{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524287387004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524287387004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 21 01:09:44 2018 " "Processing started: Sat Apr 21 01:09:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524287387004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287387004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287387004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524287387551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524287387551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32 " "Found entity 1: xor_32" {  } { { "xor_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/xor_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "X_M X_M.v(12) " "Verilog Module Declaration warning at X_M.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"X_M\"" {  } { { "X_M.v" "" { Text "C:/Users/Student/Desktop/Pacman/X_M.v" 12 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_m.v 1 1 " "Found 1 design units, including 1 entities, in source file x_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_M " "Found entity 1: X_M" {  } { { "X_M.v" "" { Text "C:/Users/Student/Desktop/Pacman/X_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.v" "" { Text "C:/Users/Student/Desktop/Pacman/writeback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_state32.v(9) " "Verilog HDL warning at tri_state32.v(9): extended using \"x\" or \"z\"" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state32.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state32 " "Found entity 1: tri_state32" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_state12.v(9) " "Verilog HDL warning at tri_state12.v(9): extended using \"x\" or \"z\"" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state12.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state12.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state12 " "Found entity 1: tri_state12" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_state5.v(9) " "Verilog HDL warning at tri_state5.v(9): extended using \"x\" or \"z\"" {  } { { "tri_state5.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state5.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state5.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state5 " "Found entity 1: tri_state5" {  } { { "tri_state5.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state " "Found entity 1: tri_state" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_32_4la.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_32_4la.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_32_4la " "Found entity 1: sum_32_4la" {  } { { "sum_32_4la.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32_4la.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_32 " "Found entity 1: sum_32" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_16.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_16 " "Found entity 1: sum_16" {  } { { "sum_16.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_8.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_8 " "Found entity 1: sum_8" {  } { { "sum_8.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4la.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_4la.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_4la " "Found entity 1: sum_4la" {  } { { "sum_4la.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_4la.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_4 " "Found entity 1: sum_4" {  } { { "sum_4.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_2 " "Found entity 1: sum_2" {  } { { "sum_2.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_1la.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_1la.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_1la " "Found entity 1: sum_1la" {  } { { "sum_1la.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_1la.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_1 " "Found entity 1: sum_1" {  } { { "sum_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stallcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file stallcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 stallControl " "Found entity 1: stallControl" {  } { { "stallControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/stallControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra64_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sra64_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra64_2 " "Found entity 1: sra64_2" {  } { { "sra64_2.v" "" { Text "C:/Users/Student/Desktop/Pacman/sra64_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_32 " "Found entity 1: sra_32" {  } { { "sra_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sra_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_16.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_16 " "Found entity 1: sra_16" {  } { { "sra_16.v" "" { Text "C:/Users/Student/Desktop/Pacman/sra_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_8.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_8 " "Found entity 1: sra_8" {  } { { "sra_8.v" "" { Text "C:/Users/Student/Desktop/Pacman/sra_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_4 " "Found entity 1: sra_4" {  } { { "sra_4.v" "" { Text "C:/Users/Student/Desktop/Pacman/sra_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_2 " "Found entity 1: sra_2" {  } { { "sra_2.v" "" { Text "C:/Users/Student/Desktop/Pacman/sra_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_1 " "Found entity 1: sra_1" {  } { { "sra_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/sra_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_32 " "Found entity 1: sll_32" {  } { { "sll_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sll_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_16.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_16 " "Found entity 1: sll_16" {  } { { "sll_16.v" "" { Text "C:/Users/Student/Desktop/Pacman/sll_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_8.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_8 " "Found entity 1: sll_8" {  } { { "sll_8.v" "" { Text "C:/Users/Student/Desktop/Pacman/sll_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_4 " "Found entity 1: sll_4" {  } { { "sll_4.v" "" { Text "C:/Users/Student/Desktop/Pacman/sll_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_2 " "Found entity 1: sll_2" {  } { { "sll_2.v" "" { Text "C:/Users/Student/Desktop/Pacman/sll_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_1 " "Found entity 1: sll_1" {  } { { "sll_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/sll_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sla64_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sla64_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sla64_1 " "Found entity 1: sla64_1" {  } { { "sla64_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/sla64_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397804 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sla_1.v(9) " "Verilog HDL warning at sla_1.v(9): extended using \"x\" or \"z\"" {  } { { "sla_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/sla_1.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524287397804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sla_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sla_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sla_1 " "Found entity 1: sla_1" {  } { { "sla_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/sla_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397804 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 signExtend17_32.v(6) " "Verilog HDL Expression warning at signExtend17_32.v(6): truncated literal to match 15 bits" {  } { { "signExtend17_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/signExtend17_32.v" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1524287397804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend17_32.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend17_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend17_32 " "Found entity 1: signExtend17_32" {  } { { "signExtend17_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/signExtend17_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rqbreg.v 1 1 " "Found 1 design units, including 1 entities, in source file rqbreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 RQBreg " "Found entity 1: RQBreg" {  } { { "RQBreg.v" "" { Text "C:/Users/Student/Desktop/Pacman/RQBreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_module.v 1 1 " "Found 1 design units, including 1 entities, in source file register_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_module " "Found entity 1: register_module" {  } { { "register_module.v" "" { Text "C:/Users/Student/Desktop/Pacman/register_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Student/Desktop/Pacman/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "productreg.v 1 1 " "Found 1 design units, including 1 entities, in source file productreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 productReg " "Found entity 1: productReg" {  } { { "productReg.v" "" { Text "C:/Users/Student/Desktop/Pacman/productReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Student/Desktop/Pacman/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/or_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.v 1 1 " "Found 1 design units, including 1 entities, in source file or_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Found entity 1: or_16" {  } { { "or_16.v" "" { Text "C:/Users/Student/Desktop/Pacman/or_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_add_sub " "Found entity 1: one_bit_add_sub" {  } { { "one_bit_add_sub.v" "" { Text "C:/Users/Student/Desktop/Pacman/one_bit_add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux32_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1_bus " "Found entity 1: mux32_1_bus" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv_tb.v" "" { Text "C:/Users/Student/Desktop/Pacman/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_cycles.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_cycles.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_cycles " "Found entity 1: multdiv_cycles" {  } { { "multdiv_cycles.v" "" { Text "C:/Users/Student/Desktop/Pacman/multdiv_cycles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/Student/Desktop/Pacman/multdiv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_control " "Found entity 1: mult_control" {  } { { "mult_control.v" "" { Text "C:/Users/Student/Desktop/Pacman/mult_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/Student/Desktop/Pacman/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Student/Desktop/Pacman/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_w.v 1 1 " "Found 1 design units, including 1 entities, in source file m_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_W " "Found entity 1: M_W" {  } { { "M_W.v" "" { Text "C:/Users/Student/Desktop/Pacman/M_W.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isequal_32.v 1 1 " "Found 1 design units, including 1 entities, in source file isequal_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEqual_32 " "Found entity 1: isEqual_32" {  } { { "isEqual_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/isEqual_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isequal_6.v 1 1 " "Found 1 design units, including 1 entities, in source file isequal_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEqual_6 " "Found entity 1: isEqual_6" {  } { { "isEqual_6.v" "" { Text "C:/Users/Student/Desktop/Pacman/isEqual_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isequal_5.v 1 1 " "Found 1 design units, including 1 entities, in source file isequal_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEqual_5 " "Found entity 1: isEqual_5" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Desktop/Pacman/isEqual_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Student/Desktop/Pacman/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_d.v 1 1 " "Found 1 design units, including 1 entities, in source file f_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_D " "Found entity 1: F_D" {  } { { "F_D.v" "" { Text "C:/Users/Student/Desktop/Pacman/F_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397861 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "execute execute.v(14) " "Verilog Module Declaration warning at execute.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"execute\"" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_control " "Found entity 1: div_control" {  } { { "div_control.v" "" { Text "C:/Users/Student/Desktop/Pacman/div_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/Student/Desktop/Pacman/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/Users/Student/Desktop/Pacman/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_module.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_module " "Found entity 1: dff_module" {  } { { "dff_module.v" "" { Text "C:/Users/Student/Desktop/Pacman/dff_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder5_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "decoder5_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/decoder5_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4_16 " "Found entity 1: decoder4_16" {  } { { "decoder4_16.v" "" { Text "C:/Users/Student/Desktop/Pacman/decoder4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.v" "" { Text "C:/Users/Student/Desktop/Pacman/decoder3_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.v" "" { Text "C:/Users/Student/Desktop/Pacman/decoder2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/Student/Desktop/Pacman/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_x.v 1 1 " "Found 1 design units, including 1 entities, in source file d_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_X " "Found entity 1: D_X" {  } { { "D_X.v" "" { Text "C:/Users/Student/Desktop/Pacman/D_X.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "curr_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file curr_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 curr_operation " "Found entity 1: curr_operation" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write2alu0_b write2alu0_B bypassControl.v(20) " "Verilog HDL Declaration information at bypassControl.v(20): object \"write2alu0_b\" differs only in case from object \"write2alu0_B\" in the same scope" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write2alu1_b write2alu1_B bypassControl.v(20) " "Verilog HDL Declaration information at bypassControl.v(20): object \"write2alu1_b\" differs only in case from object \"write2alu1_B\" in the same scope" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "exec_out_xm2alu0_b exec_out_xm2alu0_B bypassControl.v(20) " "Verilog HDL Declaration information at bypassControl.v(20): object \"exec_out_xm2alu0_b\" differs only in case from object \"exec_out_xm2alu0_B\" in the same scope" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "exec_out_xm2alu1_b exec_out_xm2alu1_B bypassControl.v(20) " "Verilog HDL Declaration information at bypassControl.v(20): object \"exec_out_xm2alu1_b\" differs only in case from object \"exec_out_xm2alu1_B\" in the same scope" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypasscontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file bypasscontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypassControl " "Found entity 1: bypassControl" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.v 1 1 " "Found 1 design units, including 1 entities, in source file and_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16 " "Found entity 1: and_16" {  } { { "and_16.v" "" { Text "C:/Users/Student/Desktop/Pacman/and_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_16 " "Found entity 1: alu_16" {  } { { "alu_16.v" "" { Text "C:/Users/Student/Desktop/Pacman/alu_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Student/Desktop/Pacman/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/Pacman/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/Desktop/Pacman/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Student/Desktop/Pacman/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "processor.v(673) " "Verilog HDL Module Instantiation warning at processor.v(673): ignored dangling comma in List of Port Connections" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 673 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1524287397908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Student/Desktop/Pacman/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Student/Desktop/Pacman/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Student/Desktop/Pacman/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Student/Desktop/Pacman/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Student/Desktop/Pacman/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Student/Desktop/Pacman/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397924 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "23 vga_controller.v(206) " "Verilog HDL Expression warning at vga_controller.v(206): truncated literal to match 23 bits" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 206 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1524287397924 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "23 vga_controller.v(215) " "Verilog HDL Expression warning at vga_controller.v(215): truncated literal to match 23 bits" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1524287397924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397924 ""} { "Info" "ISGN_ENTITY_NAME" "2 addrConverter " "Found entity 2: addrConverter" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Desktop/Pacman/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Student/Desktop/Pacman/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_fsm " "Found entity 1: ps2_fsm" {  } { { "ps2_fsm.v" "" { Text "C:/Users/Student/Desktop/Pacman/ps2_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397924 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "proc_skeleton.v(55) " "Verilog HDL Module Instantiation warning at proc_skeleton.v(55): ignored dangling comma in List of Port Connections" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1524287397924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_skeleton " "Found entity 1: proc_skeleton" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Desktop/Pacman/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clock_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_clock_converter " "Found entity 1: VGA_clock_converter" {  } { { "VGA_clock_converter.v" "" { Text "C:/Users/Student/Desktop/Pacman/VGA_clock_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgr_color_data.v 1 1 " "Found 1 design units, including 1 entities, in source file bgr_color_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 bgr_color_data " "Found entity 1: bgr_color_data" {  } { { "bgr_color_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/bgr_color_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgr_pixel_data.v 1 1 " "Found 1 design units, including 1 entities, in source file bgr_pixel_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 bgr_pixel_data " "Found entity 1: bgr_pixel_data" {  } { { "bgr_pixel_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/bgr_pixel_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits_color_data.v 1 1 " "Found 1 design units, including 1 entities, in source file digits_color_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 digits_color_data " "Found entity 1: digits_color_data" {  } { { "digits_color_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/digits_color_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits_image_data.v 1 1 " "Found 1 design units, including 1 entities, in source file digits_image_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 digits_image_data " "Found entity 1: digits_image_data" {  } { { "digits_image_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/digits_image_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287397940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exc_reg2write writeback.v(25) " "Verilog HDL Implicit Net warning at writeback.v(25): created implicit net for \"exc_reg2write\"" {  } { { "writeback.v" "" { Text "C:/Users/Student/Desktop/Pacman/writeback.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg2 regfile.v(29) " "Verilog HDL Implicit Net warning at regfile.v(29): created implicit net for \"reg2\"" {  } { { "regfile.v" "" { Text "C:/Users/Student/Desktop/Pacman/regfile.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg0 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg0\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg1 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg1\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg2 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg2\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg3 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg3\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg4 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg4\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg5 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg5\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg6 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg6\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg7 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg7\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg8 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg8\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg9 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg9\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg10 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg10\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg11 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg11\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg12 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg12\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg13 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg13\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg14 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg14\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg15 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg15\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg16 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg16\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg17 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg17\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg18 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg18\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg19 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg19\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg20 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg20\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg21 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg21\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg22 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg22\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg23 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg23\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg24 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg24\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg25 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg25\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg26 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg26\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg27 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg27\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg28 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg28\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg29 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg29\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg30 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg30\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg31 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg31\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_ena multdiv.v(49) " "Verilog HDL Implicit Net warning at multdiv.v(49): created implicit net for \"ctrl_ena\"" {  } { { "multdiv.v" "" { Text "C:/Users/Student/Desktop/Pacman/multdiv.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_mult execute.v(92) " "Verilog HDL Implicit Net warning at execute.v(92): created implicit net for \"is_mult\"" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_div execute.v(92) " "Verilog HDL Implicit Net warning at execute.v(92): created implicit net for \"is_div\"" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in0_stored execute.v(92) " "Verilog HDL Implicit Net warning at execute.v(92): created implicit net for \"in0_stored\"" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in1_stored execute.v(92) " "Verilog HDL Implicit Net warning at execute.v(92): created implicit net for \"in1_stored\"" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adder_in_upper div.v(59) " "Verilog HDL Implicit Net warning at div.v(59): created implicit net for \"adder_in_upper\"" {  } { { "div.v" "" { Text "C:/Users/Student/Desktop/Pacman/div.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adder_in_lower div.v(60) " "Verilog HDL Implicit Net warning at div.v(60): created implicit net for \"adder_in_lower\"" {  } { { "div.v" "" { Text "C:/Users/Student/Desktop/Pacman/div.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isSu_xmb bypassControl.v(66) " "Verilog HDL Implicit Net warning at bypassControl.v(66): created implicit net for \"isSu_xmb\"" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(135) " "Verilog HDL Implicit Net warning at skeleton.v(135): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(137) " "Verilog HDL Implicit Net warning at skeleton.v(137): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(137) " "Verilog HDL Implicit Net warning at skeleton.v(137): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs_xm processor.v(186) " "Verilog HDL Implicit Net warning at processor.v(186): created implicit net for \"rs_xm\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rt_xm processor.v(186) " "Verilog HDL Implicit Net warning at processor.v(186): created implicit net for \"rt_xm\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs_mw processor.v(187) " "Verilog HDL Implicit Net warning at processor.v(187): created implicit net for \"rs_mw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rt_mw processor.v(187) " "Verilog HDL Implicit Net warning at processor.v(187): created implicit net for \"rt_mw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(38) " "Verilog HDL Instantiation warning at writeback.v(38): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Desktop/Pacman/writeback.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(39) " "Verilog HDL Instantiation warning at writeback.v(39): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Desktop/Pacman/writeback.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(40) " "Verilog HDL Instantiation warning at writeback.v(40): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Desktop/Pacman/writeback.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(41) " "Verilog HDL Instantiation warning at writeback.v(41): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Desktop/Pacman/writeback.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397940 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(44) " "Verilog HDL Instantiation warning at writeback.v(44): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Desktop/Pacman/writeback.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(45) " "Verilog HDL Instantiation warning at writeback.v(45): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Desktop/Pacman/writeback.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(46) " "Verilog HDL Instantiation warning at writeback.v(46): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Desktop/Pacman/writeback.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "stallControl.v(18) " "Verilog HDL Instantiation warning at stallControl.v(18): instance has no name" {  } { { "stallControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/stallControl.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "stallControl.v(19) " "Verilog HDL Instantiation warning at stallControl.v(19): instance has no name" {  } { { "stallControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/stallControl.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mult_control.v(32) " "Verilog HDL Instantiation warning at mult_control.v(32): instance has no name" {  } { { "mult_control.v" "" { Text "C:/Users/Student/Desktop/Pacman/mult_control.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mult.v(77) " "Verilog HDL Instantiation warning at mult.v(77): instance has no name" {  } { { "mult.v" "" { Text "C:/Users/Student/Desktop/Pacman/mult.v" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "div_control.v(18) " "Verilog HDL Instantiation warning at div_control.v(18): instance has no name" {  } { { "div_control.v" "" { Text "C:/Users/Student/Desktop/Pacman/div_control.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "div.v(74) " "Verilog HDL Instantiation warning at div.v(74): instance has no name" {  } { { "div.v" "" { Text "C:/Users/Student/Desktop/Pacman/div.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(28) " "Verilog HDL Instantiation warning at instr_decoder.v(28): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(29) " "Verilog HDL Instantiation warning at instr_decoder.v(29): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(31) " "Verilog HDL Instantiation warning at instr_decoder.v(31): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(32) " "Verilog HDL Instantiation warning at instr_decoder.v(32): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(34) " "Verilog HDL Instantiation warning at instr_decoder.v(34): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(36) " "Verilog HDL Instantiation warning at instr_decoder.v(36): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(38) " "Verilog HDL Instantiation warning at instr_decoder.v(38): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(40) " "Verilog HDL Instantiation warning at instr_decoder.v(40): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(42) " "Verilog HDL Instantiation warning at instr_decoder.v(42): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(44) " "Verilog HDL Instantiation warning at instr_decoder.v(44): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(46) " "Verilog HDL Instantiation warning at instr_decoder.v(46): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(47) " "Verilog HDL Instantiation warning at instr_decoder.v(47): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(48) " "Verilog HDL Instantiation warning at instr_decoder.v(48): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(49) " "Verilog HDL Instantiation warning at instr_decoder.v(49): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(50) " "Verilog HDL Instantiation warning at instr_decoder.v(50): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(51) " "Verilog HDL Instantiation warning at instr_decoder.v(51): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(52) " "Verilog HDL Instantiation warning at instr_decoder.v(52): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(53) " "Verilog HDL Instantiation warning at instr_decoder.v(53): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(54) " "Verilog HDL Instantiation warning at instr_decoder.v(54): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(14) " "Verilog HDL Instantiation warning at curr_operation.v(14): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(15) " "Verilog HDL Instantiation warning at curr_operation.v(15): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(17) " "Verilog HDL Instantiation warning at curr_operation.v(17): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(18) " "Verilog HDL Instantiation warning at curr_operation.v(18): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(20) " "Verilog HDL Instantiation warning at curr_operation.v(20): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(22) " "Verilog HDL Instantiation warning at curr_operation.v(22): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(24) " "Verilog HDL Instantiation warning at curr_operation.v(24): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(26) " "Verilog HDL Instantiation warning at curr_operation.v(26): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(28) " "Verilog HDL Instantiation warning at curr_operation.v(28): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(30) " "Verilog HDL Instantiation warning at curr_operation.v(30): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(32) " "Verilog HDL Instantiation warning at curr_operation.v(32): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(33) " "Verilog HDL Instantiation warning at curr_operation.v(33): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(34) " "Verilog HDL Instantiation warning at curr_operation.v(34): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(35) " "Verilog HDL Instantiation warning at curr_operation.v(35): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(36) " "Verilog HDL Instantiation warning at curr_operation.v(36): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(37) " "Verilog HDL Instantiation warning at curr_operation.v(37): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(38) " "Verilog HDL Instantiation warning at curr_operation.v(38): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(39) " "Verilog HDL Instantiation warning at curr_operation.v(39): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(40) " "Verilog HDL Instantiation warning at curr_operation.v(40): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Desktop/Pacman/curr_operation.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(23) " "Verilog HDL Instantiation warning at bypassControl.v(23): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(27) " "Verilog HDL Instantiation warning at bypassControl.v(27): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(42) " "Verilog HDL Instantiation warning at bypassControl.v(42): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(44) " "Verilog HDL Instantiation warning at bypassControl.v(44): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(46) " "Verilog HDL Instantiation warning at bypassControl.v(46): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(54) " "Verilog HDL Instantiation warning at bypassControl.v(54): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(56) " "Verilog HDL Instantiation warning at bypassControl.v(56): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(58) " "Verilog HDL Instantiation warning at bypassControl.v(58): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(66) " "Verilog HDL Instantiation warning at bypassControl.v(66): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(67) " "Verilog HDL Instantiation warning at bypassControl.v(67): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(68) " "Verilog HDL Instantiation warning at bypassControl.v(68): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(69) " "Verilog HDL Instantiation warning at bypassControl.v(69): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(70) " "Verilog HDL Instantiation warning at bypassControl.v(70): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(76) " "Verilog HDL Instantiation warning at bypassControl.v(76): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(83) " "Verilog HDL Instantiation warning at bypassControl.v(83): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(85) " "Verilog HDL Instantiation warning at bypassControl.v(85): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(87) " "Verilog HDL Instantiation warning at bypassControl.v(87): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(97) " "Verilog HDL Instantiation warning at bypassControl.v(97): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(99) " "Verilog HDL Instantiation warning at bypassControl.v(99): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(101) " "Verilog HDL Instantiation warning at bypassControl.v(101): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(247) " "Verilog HDL Instantiation warning at processor.v(247): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 247 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(434) " "Verilog HDL Instantiation warning at processor.v(434): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 434 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(435) " "Verilog HDL Instantiation warning at processor.v(435): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 435 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(436) " "Verilog HDL Instantiation warning at processor.v(436): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 436 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(438) " "Verilog HDL Instantiation warning at processor.v(438): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 438 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(439) " "Verilog HDL Instantiation warning at processor.v(439): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 439 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(440) " "Verilog HDL Instantiation warning at processor.v(440): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 440 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524287397971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524287398134 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_data_in skeleton.v(38) " "Output port \"debug_data_in\" at skeleton.v(38) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524287398150 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_addr skeleton.v(39) " "Output port \"debug_addr\" at skeleton.v(39) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524287398150 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(24) " "Output port \"VGA_SYNC\" at skeleton.v(24) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524287398150 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_skeleton proc_skeleton:myProcSkeleton " "Elaborating entity \"proc_skeleton\" for hierarchy \"proc_skeleton:myProcSkeleton\"" {  } { { "skeleton.v" "myProcSkeleton" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem proc_skeleton:myProcSkeleton\|imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"proc_skeleton:myProcSkeleton\|imem:my_imem\"" {  } { { "proc_skeleton.v" "my_imem" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/Pacman/imem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Student/Desktop/Pacman/imem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398212 ""}  } { { "imem.v" "" { Text "C:/Users/Student/Desktop/Pacman/imem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524287398212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehc1 " "Found entity 1: altsyncram_ehc1" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/altsyncram_ehc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287398259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287398259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehc1 proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated " "Elaborating entity \"altsyncram_ehc1\" for hierarchy \"proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem proc_skeleton:myProcSkeleton\|dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\"" {  } { { "proc_skeleton.v" "my_dmem" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/Pacman/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Student/Desktop/Pacman/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dmem.mif " "Parameter \"init_file\" = \"../dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287398275 ""}  } { { "dmem.v" "" { Text "C:/Users/Student/Desktop/Pacman/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524287398275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cih1 " "Found entity 1: altsyncram_cih1" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/altsyncram_cih1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287398337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287398337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cih1 proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated " "Elaborating entity \"altsyncram_cih1\" for hierarchy \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc_skeleton:myProcSkeleton\|regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\"" {  } { { "proc_skeleton.v" "my_regfile" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec " "Elaborating entity \"decoder5_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\"" {  } { { "regfile.v" "dec" { Text "C:/Users/Student/Desktop/Pacman/regfile.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4_16 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0 " "Elaborating entity \"decoder4_16\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0\"" {  } { { "decoder5_32.v" "d0" { Text "C:/Users/Student/Desktop/Pacman/decoder5_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_8 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0\|decoder3_8:d0 " "Elaborating entity \"decoder3_8\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0\|decoder3_8:d0\"" {  } { { "decoder4_16.v" "d0" { Text "C:/Users/Student/Desktop/Pacman/decoder4_16.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0\|decoder3_8:d0\|decoder2_4:d0 " "Elaborating entity \"decoder2_4\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0\|decoder3_8:d0\|decoder2_4:d0\"" {  } { { "decoder3_8.v" "d0" { Text "C:/Users/Student/Desktop/Pacman/decoder3_8.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA " "Elaborating entity \"mux32_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\"" {  } { { "regfile.v" "muxA" { Text "C:/Users/Student/Desktop/Pacman/regfile.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1 " "Elaborating entity \"mux16_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\"" {  } { { "mux32_1.v" "m1" { Text "C:/Users/Student/Desktop/Pacman/mux32_1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1 " "Elaborating entity \"mux8_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1\"" {  } { { "mux16_1.v" "m1" { Text "C:/Users/Student/Desktop/Pacman/mux16_1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1 " "Elaborating entity \"mux4_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1\"" {  } { { "mux8_1.v" "m1" { Text "C:/Users/Student/Desktop/Pacman/mux8_1.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1\|mux2_1:m1 " "Elaborating entity \"mux2_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1\|mux2_1:m1\"" {  } { { "mux4_1.v" "m1" { Text "C:/Users/Student/Desktop/Pacman/mux4_1.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_module proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0 " "Elaborating entity \"register_module\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\"" {  } { { "regfile.v" "register0" { Text "C:/Users/Student/Desktop/Pacman/regfile.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_module proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|dff_module:DFF_generate\[0\].DFF " "Elaborating entity \"dff_module\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|dff_module:DFF_generate\[0\].DFF\"" {  } { { "register_module.v" "DFF_generate\[0\].DFF" { Text "C:/Users/Student/Desktop/Pacman/register_module.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[0\].tri_states " "Elaborating entity \"tri_state\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[0\].tri_states\"" {  } { { "register_module.v" "DFF_generate\[0\].tri_states" { Text "C:/Users/Student/Desktop/Pacman/register_module.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287398416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor proc_skeleton:myProcSkeleton\|processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\"" {  } { { "proc_skeleton.v" "my_processor" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypassControl proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC " "Elaborating entity \"bypassControl\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\"" {  } { { "processor.v" "BC" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399213 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "isSu_xmb 0 bypassControl.v(66) " "Net \"isSu_xmb\" at bypassControl.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524287399213 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|bypassControl:BC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isEqual_5 proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|isEqual_5:comb_3 " "Elaborating entity \"isEqual_5\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|isEqual_5:comb_3\"" {  } { { "bypassControl.v" "comb_3" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state5 proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|tri_state5:comb_56 " "Elaborating entity \"tri_state5\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|tri_state5:comb_56\"" {  } { { "bypassControl.v" "comb_56" { Text "C:/Users/Student/Desktop/Pacman/bypassControl.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stallControl proc_skeleton:myProcSkeleton\|processor:my_processor\|stallControl:comb_3 " "Elaborating entity \"stallControl\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|stallControl:comb_3\"" {  } { { "processor.v" "comb_3" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\"" {  } { { "processor.v" "pc" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[0\] " "Elaborating entity \"dflipflop\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[0\]\"" {  } { { "PC.v" "dffs\[0\]" { Text "C:/Users/Student/Desktop/Pacman/PC.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch " "Elaborating entity \"fetch\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\"" {  } { { "processor.v" "Fetch" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fetch.v(15) " "Verilog HDL assignment warning at fetch.v(15): truncated value with size 32 to match size of target (12)" {  } { { "fetch.v" "" { Text "C:/Users/Student/Desktop/Pacman/fetch.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287399228 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\"" {  } { { "fetch.v" "ALU" { Text "C:/Users/Student/Desktop/Pacman/fetch.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op " "Elaborating entity \"sum_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\"" {  } { { "alu.v" "sum_op" { Text "C:/Users/Student/Desktop/Pacman/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(16) " "Verilog HDL warning at sum_32.v(16): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(17) " "Verilog HDL warning at sum_32.v(17): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(23) " "Verilog HDL warning at sum_32.v(23): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(24) " "Verilog HDL warning at sum_32.v(24): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(25) " "Verilog HDL warning at sum_32.v(25): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(31) " "Verilog HDL warning at sum_32.v(31): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(32) " "Verilog HDL warning at sum_32.v(32): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(33) " "Verilog HDL warning at sum_32.v(33): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(34) " "Verilog HDL warning at sum_32.v(34): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(40) " "Verilog HDL warning at sum_32.v(40): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(41) " "Verilog HDL warning at sum_32.v(41): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(42) " "Verilog HDL warning at sum_32.v(42): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(43) " "Verilog HDL warning at sum_32.v(43): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(44) " "Verilog HDL warning at sum_32.v(44): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_8 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0 " "Elaborating entity \"sum_8\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0\"" {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_4la proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0\|sum_4la:sum0 " "Elaborating entity \"sum_4la\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0\|sum_4la:sum0\"" {  } { { "sum_8.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_1la proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0\|sum_4la:sum0\|sum_1la:sum0 " "Elaborating entity \"sum_1la\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0\|sum_4la:sum0\|sum_1la:sum0\"" {  } { { "sum_4la.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_4la.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|and_32:and_op " "Elaborating entity \"and_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|and_32:and_op\"" {  } { { "alu.v" "and_op" { Text "C:/Users/Student/Desktop/Pacman/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|or_32:or_op " "Elaborating entity \"or_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|or_32:or_op\"" {  } { { "alu.v" "or_op" { Text "C:/Users/Student/Desktop/Pacman/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op " "Elaborating entity \"sll_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\"" {  } { { "alu.v" "sll_op" { Text "C:/Users/Student/Desktop/Pacman/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_16 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_16:sll16 " "Elaborating entity \"sll_16\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_16:sll16\"" {  } { { "sll_32.v" "sll16" { Text "C:/Users/Student/Desktop/Pacman/sll_32.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_8 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_8:sll8 " "Elaborating entity \"sll_8\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_8:sll8\"" {  } { { "sll_32.v" "sll8" { Text "C:/Users/Student/Desktop/Pacman/sll_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_4 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_4:sll4 " "Elaborating entity \"sll_4\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_4:sll4\"" {  } { { "sll_32.v" "sll4" { Text "C:/Users/Student/Desktop/Pacman/sll_32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_2 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_2:sll2 " "Elaborating entity \"sll_2\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_2:sll2\"" {  } { { "sll_32.v" "sll2" { Text "C:/Users/Student/Desktop/Pacman/sll_32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_1 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_1:sll1 " "Elaborating entity \"sll_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_1:sll1\"" {  } { { "sll_32.v" "sll1" { Text "C:/Users/Student/Desktop/Pacman/sll_32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op " "Elaborating entity \"sra_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\"" {  } { { "alu.v" "sra_op" { Text "C:/Users/Student/Desktop/Pacman/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_16 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_16:sra16 " "Elaborating entity \"sra_16\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_16:sra16\"" {  } { { "sra_32.v" "sra16" { Text "C:/Users/Student/Desktop/Pacman/sra_32.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_8 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_8:sra8 " "Elaborating entity \"sra_8\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_8:sra8\"" {  } { { "sra_32.v" "sra8" { Text "C:/Users/Student/Desktop/Pacman/sra_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_4 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_4:sra4 " "Elaborating entity \"sra_4\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_4:sra4\"" {  } { { "sra_32.v" "sra4" { Text "C:/Users/Student/Desktop/Pacman/sra_32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_2 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_2:sra2 " "Elaborating entity \"sra_2\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_2:sra2\"" {  } { { "sra_32.v" "sra2" { Text "C:/Users/Student/Desktop/Pacman/sra_32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_1 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_1:sra1 " "Elaborating entity \"sra_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_1:sra1\"" {  } { { "sra_32.v" "sra1" { Text "C:/Users/Student/Desktop/Pacman/sra_32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_D proc_skeleton:myProcSkeleton\|processor:my_processor\|F_D:f_d " "Elaborating entity \"F_D\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|F_D:f_d\"" {  } { { "processor.v" "f_d" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode " "Elaborating entity \"decode\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode\"" {  } { { "processor.v" "Decode" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode\|instr_decoder:ID " "Elaborating entity \"instr_decoder\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode\|instr_decoder:ID\"" {  } { { "decode.v" "ID" { Text "C:/Users/Student/Desktop/Pacman/decode.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend17_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode\|instr_decoder:ID\|signExtend17_32:SE " "Elaborating entity \"signExtend17_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode\|instr_decoder:ID\|signExtend17_32:SE\"" {  } { { "instr_decoder.v" "SE" { Text "C:/Users/Student/Desktop/Pacman/instr_decoder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_X proc_skeleton:myProcSkeleton\|processor:my_processor\|D_X:d_x " "Elaborating entity \"D_X\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|D_X:d_x\"" {  } { { "processor.v" "d_x" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state32 proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232 " "Elaborating entity \"tri_state32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\"" {  } { { "processor.v" "comb_232" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute " "Elaborating entity \"execute\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\"" {  } { { "processor.v" "Execute" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_exc execute.v(74) " "Verilog HDL or VHDL warning at execute.v(74): object \"PC_exc\" assigned a value but never read" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524287399478 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|execute:Execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv_cycles proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc " "Elaborating entity \"multdiv_cycles\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\"" {  } { { "execute.v" "mdc" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD " "Elaborating entity \"multdiv\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\"" {  } { { "multdiv_cycles.v" "MD" { Text "C:/Users/Student/Desktop/Pacman/multdiv_cycles.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier " "Elaborating entity \"mult\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\"" {  } { { "multdiv.v" "multiplier" { Text "C:/Users/Student/Desktop/Pacman/multdiv.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_64_bit mult.v(39) " "Verilog HDL or VHDL warning at mult.v(39): object \"result_64_bit\" assigned a value but never read" {  } { { "mult.v" "" { Text "C:/Users/Student/Desktop/Pacman/mult.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524287399728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|execute:Execute|multdiv_cycles:mdc|multdiv:MD|mult:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sla_1 proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla " "Elaborating entity \"sla_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\"" {  } { { "mult.v" "sla" { Text "C:/Users/Student/Desktop/Pacman/mult.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287399884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "productReg proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|productReg:prod " "Elaborating entity \"productReg\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|productReg:prod\"" {  } { { "mult.v" "prod" { Text "C:/Users/Student/Desktop/Pacman/mult.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287400025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra64_2 proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sra64_2:sra " "Elaborating entity \"sra64_2\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sra64_2:sra\"" {  } { { "mult.v" "sra" { Text "C:/Users/Student/Desktop/Pacman/mult.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287400072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_control proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control " "Elaborating entity \"mult_control\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\"" {  } { { "mult.v" "control" { Text "C:/Users/Student/Desktop/Pacman/mult.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287400072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider " "Elaborating entity \"div\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\"" {  } { { "multdiv.v" "divider" { Text "C:/Users/Student/Desktop/Pacman/multdiv.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287400384 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adder_in_upper div.v(59) " "Verilog HDL or VHDL warning at div.v(59): object \"adder_in_upper\" assigned a value but never read" {  } { { "div.v" "" { Text "C:/Users/Student/Desktop/Pacman/div.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524287400400 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|execute:Execute|multdiv_cycles:mdc|multdiv:MD|div:divider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adder_in_lower div.v(60) " "Verilog HDL or VHDL warning at div.v(60): object \"adder_in_lower\" assigned a value but never read" {  } { { "div.v" "" { Text "C:/Users/Student/Desktop/Pacman/div.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524287400400 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|execute:Execute|multdiv_cycles:mdc|multdiv:MD|div:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 div.v(59) " "Verilog HDL assignment warning at div.v(59): truncated value with size 32 to match size of target (1)" {  } { { "div.v" "" { Text "C:/Users/Student/Desktop/Pacman/div.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287400400 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|execute:Execute|multdiv_cycles:mdc|multdiv:MD|div:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 div.v(60) " "Verilog HDL assignment warning at div.v(60): truncated value with size 32 to match size of target (1)" {  } { { "div.v" "" { Text "C:/Users/Student/Desktop/Pacman/div.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287400400 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|execute:Execute|multdiv_cycles:mdc|multdiv:MD|div:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RQBreg proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|RQBreg:RQB " "Elaborating entity \"RQBreg\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|RQBreg:RQB\"" {  } { { "div.v" "RQB" { Text "C:/Users/Student/Desktop/Pacman/div.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287400838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sla64_1 proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|sla64_1:sla " "Elaborating entity \"sla64_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|sla64_1:sla\"" {  } { { "div.v" "sla" { Text "C:/Users/Student/Desktop/Pacman/div.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287400869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_control proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div " "Elaborating entity \"div_control\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\"" {  } { { "div.v" "div" { Text "C:/Users/Student/Desktop/Pacman/div.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287400869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isEqual_6 proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|isEqual_6:comb_10 " "Elaborating entity \"isEqual_6\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|isEqual_6:comb_10\"" {  } { { "div_control.v" "comb_10" { Text "C:/Users/Student/Desktop/Pacman/div_control.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287400884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state12 proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12 " "Elaborating entity \"tri_state12\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\"" {  } { { "execute.v" "tri_12" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_M proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m " "Elaborating entity \"X_M\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\"" {  } { { "processor.v" "x_m" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory proc_skeleton:myProcSkeleton\|processor:my_processor\|memory:Memory " "Elaborating entity \"memory\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|memory:Memory\"" {  } { { "processor.v" "Memory" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_W proc_skeleton:myProcSkeleton\|processor:my_processor\|M_W:m_w " "Elaborating entity \"M_W\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|M_W:m_w\"" {  } { { "processor.v" "m_w" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack " "Elaborating entity \"writeback\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\"" {  } { { "processor.v" "WriteBack" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401510 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exc_reg2write writeback.v(25) " "Verilog HDL or VHDL warning at writeback.v(25): object \"exc_reg2write\" assigned a value but never read" {  } { { "writeback.v" "" { Text "C:/Users/Student/Desktop/Pacman/writeback.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524287401525 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|writeback:WriteBack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 writeback.v(25) " "Verilog HDL assignment warning at writeback.v(25): truncated value with size 5 to match size of target (1)" {  } { { "writeback.v" "" { Text "C:/Users/Student/Desktop/Pacman/writeback.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287401525 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|writeback:WriteBack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Student/Desktop/Pacman/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Student/Desktop/Pacman/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Student/Desktop/Pacman/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/Desktop/Pacman/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287401541 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Student/Desktop/Pacman/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/Pacman/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000000 " "Parameter \"clk0_divide_by\" = \"2000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401572 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/Pacman/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524287401572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scoreReg vga_controller.v(21) " "Verilog HDL or VHDL warning at vga_controller.v(21): object \"scoreReg\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524287401588 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(88) " "Verilog HDL assignment warning at vga_controller.v(88): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287401588 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(101) " "Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287401588 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(105) " "Verilog HDL assignment warning at vga_controller.v(105): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287401588 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(109) " "Verilog HDL assignment warning at vga_controller.v(109): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287401588 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(117) " "Verilog HDL assignment warning at vga_controller.v(117): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287401588 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Desktop/Pacman/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287401635 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Desktop/Pacman/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287401635 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrConverter vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0 " "Elaborating entity \"addrConverter\" for hierarchy \"vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\"" {  } { { "vga_controller.v" "myAddrConverterPlayer0" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 9 vga_controller.v(435) " "Verilog HDL assignment warning at vga_controller.v(435): truncated value with size 19 to match size of target (9)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287401635 "|skeleton|vga_controller:vga_ins|addrConverter:myAddrConverterPlayer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 10 vga_controller.v(436) " "Verilog HDL assignment warning at vga_controller.v(436): truncated value with size 19 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524287401635 "|skeleton|vga_controller:vga_ins|addrConverter:myAddrConverterPlayer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgr_pixel_data vga_controller:vga_ins\|bgr_pixel_data:img_data_inst " "Elaborating entity \"bgr_pixel_data\" for hierarchy \"vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "bgr_pixel_data.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/Pacman/bgr_pixel_data.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "bgr_pixel_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/bgr_pixel_data.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_data.mif " "Parameter \"init_file\" = \"image_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401650 ""}  } { { "bgr_pixel_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/bgr_pixel_data.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524287401650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dd62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dd62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dd62 " "Found entity 1: altsyncram_dd62" {  } { { "db/altsyncram_dd62.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/altsyncram_dd62.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287401744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287401744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dd62 vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_dd62:auto_generated " "Elaborating entity \"altsyncram_dd62\" for hierarchy \"vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_dd62:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hua " "Found entity 1: decode_hua" {  } { { "db/decode_hua.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/decode_hua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287401791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287401791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hua vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_dd62:auto_generated\|decode_hua:decode2 " "Elaborating entity \"decode_hua\" for hierarchy \"vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_dd62:auto_generated\|decode_hua:decode2\"" {  } { { "db/altsyncram_dd62.tdf" "decode2" { Text "C:/Users/Student/Desktop/Pacman/db/altsyncram_dd62.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tob " "Found entity 1: mux_tob" {  } { { "db/mux_tob.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/mux_tob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287401853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287401853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tob vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_dd62:auto_generated\|mux_tob:mux4 " "Elaborating entity \"mux_tob\" for hierarchy \"vga_controller:vga_ins\|bgr_pixel_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_dd62:auto_generated\|mux_tob:mux4\"" {  } { { "db/altsyncram_dd62.tdf" "mux4" { Text "C:/Users/Student/Desktop/Pacman/db/altsyncram_dd62.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgr_color_data vga_controller:vga_ins\|bgr_color_data:img_index_inst " "Elaborating entity \"bgr_color_data\" for hierarchy \"vga_controller:vga_ins\|bgr_color_data:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|bgr_color_data:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|bgr_color_data:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "bgr_color_data.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/Pacman/bgr_color_data.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|bgr_color_data:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|bgr_color_data:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "bgr_color_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/bgr_color_data.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|bgr_color_data:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|bgr_color_data:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file color_data.mif " "Parameter \"init_file\" = \"color_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 11 " "Parameter \"numwords_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 11 " "Parameter \"numwords_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401900 ""}  } { { "bgr_color_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/bgr_color_data.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524287401900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d162.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d162.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d162 " "Found entity 1: altsyncram_d162" {  } { { "db/altsyncram_d162.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/altsyncram_d162.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287401947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287401947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d162 vga_controller:vga_ins\|bgr_color_data:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_d162:auto_generated " "Elaborating entity \"altsyncram_d162\" for hierarchy \"vga_controller:vga_ins\|bgr_color_data:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_d162:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digits_image_data vga_controller:vga_ins\|digits_image_data:scoreRenderer " "Elaborating entity \"digits_image_data\" for hierarchy \"vga_controller:vga_ins\|digits_image_data:scoreRenderer\"" {  } { { "vga_controller.v" "scoreRenderer" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|digits_image_data:scoreRenderer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|digits_image_data:scoreRenderer\|altsyncram:altsyncram_component\"" {  } { { "digits_image_data.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/Pacman/digits_image_data.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|digits_image_data:scoreRenderer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|digits_image_data:scoreRenderer\|altsyncram:altsyncram_component\"" {  } { { "digits_image_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/digits_image_data.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287401963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|digits_image_data:scoreRenderer\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|digits_image_data:scoreRenderer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_data_digits.mif " "Parameter \"init_file\" = \"image_data_digits.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7812 " "Parameter \"numwords_a\" = \"7812\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287401963 ""}  } { { "digits_image_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/digits_image_data.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524287401963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9c1 " "Found entity 1: altsyncram_n9c1" {  } { { "db/altsyncram_n9c1.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/altsyncram_n9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287402010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287402010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n9c1 vga_controller:vga_ins\|digits_image_data:scoreRenderer\|altsyncram:altsyncram_component\|altsyncram_n9c1:auto_generated " "Elaborating entity \"altsyncram_n9c1\" for hierarchy \"vga_controller:vga_ins\|digits_image_data:scoreRenderer\|altsyncram:altsyncram_component\|altsyncram_n9c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287402010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digits_color_data vga_controller:vga_ins\|digits_color_data:scoreRenderer2 " "Elaborating entity \"digits_color_data\" for hierarchy \"vga_controller:vga_ins\|digits_color_data:scoreRenderer2\"" {  } { { "vga_controller.v" "scoreRenderer2" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287402025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|digits_color_data:scoreRenderer2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|digits_color_data:scoreRenderer2\|altsyncram:altsyncram_component\"" {  } { { "digits_color_data.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/Pacman/digits_color_data.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287402025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|digits_color_data:scoreRenderer2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|digits_color_data:scoreRenderer2\|altsyncram:altsyncram_component\"" {  } { { "digits_color_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/digits_color_data.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287402025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|digits_color_data:scoreRenderer2\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|digits_color_data:scoreRenderer2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file color_data_digits.mif " "Parameter \"init_file\" = \"color_data_digits.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287402025 ""}  } { { "digits_color_data.v" "" { Text "C:/Users/Student/Desktop/Pacman/digits_color_data.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524287402025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5c1 " "Found entity 1: altsyncram_m5c1" {  } { { "db/altsyncram_m5c1.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/altsyncram_m5c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287402088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287402088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m5c1 vga_controller:vga_ins\|digits_color_data:scoreRenderer2\|altsyncram:altsyncram_component\|altsyncram_m5c1:auto_generated " "Elaborating entity \"altsyncram_m5c1\" for hierarchy \"vga_controller:vga_ins\|digits_color_data:scoreRenderer2\|altsyncram:altsyncram_component\|altsyncram_m5c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287402088 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_controller:vga_ins\|index\[7\] " "Net \"vga_controller:vga_ins\|index\[7\]\" is missing source, defaulting to GND" {  } { { "vga_controller.v" "index\[7\]" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403510 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_controller:vga_ins\|index\[6\] " "Net \"vga_controller:vga_ins\|index\[6\]\" is missing source, defaulting to GND" {  } { { "vga_controller.v" "index\[6\]" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403510 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_controller:vga_ins\|index\[5\] " "Net \"vga_controller:vga_ins\|index\[5\]\" is missing source, defaulting to GND" {  } { { "vga_controller.v" "index\[5\]" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403510 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_controller:vga_ins\|index\[4\] " "Net \"vga_controller:vga_ins\|index\[4\]\" is missing source, defaulting to GND" {  } { { "vga_controller.v" "index\[4\]" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403510 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403510 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403557 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403572 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403572 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403572 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403572 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403588 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403603 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403603 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403603 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403619 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403619 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403619 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403635 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403650 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403650 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403650 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403666 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403682 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403682 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403682 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403697 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403697 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403697 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403713 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403728 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403744 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403744 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403744 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403760 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403775 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403775 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403775 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403791 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403791 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403791 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403807 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403822 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403822 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403822 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403838 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403838 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403853 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403869 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403869 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403869 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403885 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403885 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403885 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403900 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403916 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403916 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403916 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403916 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403947 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403963 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403963 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403963 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403963 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287403994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287403994 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287403994 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287404010 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404010 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287404010 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404072 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287404072 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404088 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287404088 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404088 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287404119 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404119 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287404119 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404137 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287404137 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404215 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404215 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404215 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404215 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1524287404215 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Desktop/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1524287404215 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Desktop/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524287404215 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524287404215 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[31\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[31\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[30\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[30\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[29\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[29\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[28\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[28\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[27\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[27\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[26\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[26\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[25\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[25\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[24\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[24\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[23\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[23\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[22\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[22\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[21\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[21\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[20\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[20\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[19\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[19\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[18\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[18\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[17\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[17\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[16\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[16\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[15\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[15\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[14\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[14\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[13\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[13\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[12\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[12\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Desktop/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[31\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[31\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[30\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[30\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[29\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[29\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[28\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[28\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[27\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[27\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[26\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[26\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[25\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[25\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[24\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[24\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[23\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[23\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[22\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[22\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[21\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[21\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[20\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[20\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[19\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[19\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[18\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[18\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[17\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[17\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[16\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[16\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[15\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[15\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[14\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[14\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[13\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[13\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[12\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[12\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[11\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[11\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[10\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[10\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[9\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[9\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[8\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[8\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[7\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[7\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[6\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[6\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[5\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[5\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[4\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[4\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[3\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[3\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[2\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[2\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[1\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[1\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[0\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[0\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Desktop/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[31\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[31\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[30\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[30\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[29\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[29\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[28\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[28\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[27\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[27\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[26\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[26\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[25\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[25\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[24\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[24\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[23\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[23\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[22\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[22\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[21\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[21\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[20\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[20\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[19\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[19\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[18\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[18\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[17\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[17\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[16\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[16\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[15\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[15\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[14\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[14\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[13\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[13\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[12\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[12\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[11\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[11\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[10\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[10\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[9\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[9\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[8\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[8\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[7\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[7\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[6\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[6\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[5\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[5\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[4\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[4\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[3\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[3\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[2\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[2\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[1\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[1\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[0\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|wm_bypass\[0\]\" into a selector" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/proc_skeleton.v" 413 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[31\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[30\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[29\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[28\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[27\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[26\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[25\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[24\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[23\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[22\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[21\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[20\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[19\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[18\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[17\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[16\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[15\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[14\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[13\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[12\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[11\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[10\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[9\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[8\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[7\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[6\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[5\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[4\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[3\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[2\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[1\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[0\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[4\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 93 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[3\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 93 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[2\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 93 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[1\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 93 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[0\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 93 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[31\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[30\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[29\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[28\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[27\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[26\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[25\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[24\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[23\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[22\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[21\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[20\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[19\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[18\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[17\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[16\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[15\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[14\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[13\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[12\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[11\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[10\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[9\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[8\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[7\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[6\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[5\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[4\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[3\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[2\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[1\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[0\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|data_exception\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|data_exception\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|data_resultRDY\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|data_resultRDY\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[4\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[4\]\" into a selector" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Desktop/Pacman/isEqual_5.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[3\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[3\]\" into a selector" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Desktop/Pacman/isEqual_5.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[2\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[2\]\" into a selector" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Desktop/Pacman/isEqual_5.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[1\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[1\]\" into a selector" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Desktop/Pacman/isEqual_5.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[0\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[0\]\" into a selector" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Desktop/Pacman/isEqual_5.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1524287407826 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1524287407826 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|Div0\"" {  } { { "vga_controller.v" "Div0" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 435 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1524287417284 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|Mod0\"" {  } { { "vga_controller.v" "Mod0" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 436 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1524287417284 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1524287417284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|lpm_divide:Div0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 435 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287417315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287417315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287417315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287417315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287417315 ""}  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 435 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524287417315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287417362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287417362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287417377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287417377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287417409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287417409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287417456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287417456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287417518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287417518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|lpm_divide:Mod0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 436 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287417518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|addrConverter:myAddrConverterPlayer0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287417518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287417518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287417518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524287417518 ""}  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 436 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524287417518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/Users/Student/Desktop/Pacman/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524287417565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287417565 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "27 " "27 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524287418759 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[11\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[11\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[10\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[10\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[9\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[9\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[8\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[8\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[7\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[7\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[6\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[6\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[5\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[5\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[4\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[4\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[3\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[3\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[2\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[2\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[1\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[1\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[0\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[0\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[0\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[0\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[0\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[0\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[1\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[1\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[1\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[1\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[2\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[2\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[2\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[2\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[3\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[3\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[3\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[3\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[4\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[4\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[4\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[4\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[5\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[5\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[5\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[5\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[6\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[6\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[6\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[6\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[7\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[7\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[7\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[7\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[8\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[8\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[8\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[8\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[9\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[9\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[9\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[9\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[10\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[10\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[10\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[10\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[11\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[11\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[11\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[11\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[12\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[12\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[12\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[12\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[13\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[13\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[13\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[13\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[14\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[14\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[14\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[14\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[15\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[15\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[15\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[15\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[16\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[16\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[16\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[16\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[31\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[31\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[31\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[31\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[28\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[28\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[28\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[28\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[30\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[30\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[30\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[30\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[29\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[29\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[29\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[29\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[25\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[25\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[25\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[25\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[24\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[24\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[24\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[24\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[27\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[27\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[27\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[27\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[26\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[26\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[26\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[26\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[19\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[19\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[19\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[19\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[18\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[18\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[18\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[18\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[17\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[17\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[17\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[17\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[23\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[23\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[23\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[23\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[21\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[21\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[21\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[21\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[22\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[22\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[22\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[22\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[20\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[20\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[20\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[20\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[0\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[0\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[0\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[0\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[1\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[1\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[1\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[1\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[2\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[2\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[2\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[2\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[3\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[3\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[3\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[3\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[4\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[4\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[4\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[4\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[5\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[5\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[5\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[5\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[6\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[6\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[6\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[6\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[7\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[7\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[7\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[7\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[8\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[8\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[8\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[8\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[9\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[9\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[9\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[9\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[10\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[10\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[10\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[10\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[11\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[11\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[11\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[11\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[12\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[12\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[12\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[12\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[13\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[13\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[13\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[13\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[14\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[14\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[14\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[14\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[15\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[15\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[15\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[15\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[16\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[16\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[16\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[16\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[31\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[31\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[31\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[31\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[28\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[28\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[28\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[28\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[30\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[30\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[30\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[30\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[29\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[29\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[29\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[29\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[25\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[25\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[25\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[25\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[24\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[24\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[24\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[24\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[27\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[27\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[27\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[27\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[26\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[26\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[26\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[26\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[19\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[19\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[19\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[19\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[18\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[18\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[18\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[18\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[17\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[17\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[17\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[17\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[23\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[23\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[23\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[23\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[21\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[21\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[21\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[21\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[22\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[22\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[22\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[22\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[20\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[20\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[20\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[20\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[0\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[0\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[0\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[0\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[1\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[1\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[1\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[1\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[2\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[2\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[2\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[2\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[3\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[3\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[3\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[3\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[4\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[4\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[4\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[4\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[5\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[5\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[5\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[5\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[6\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[6\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[6\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[6\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[7\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[7\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[7\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[7\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[8\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[8\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[8\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[8\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[9\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[9\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[9\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[9\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[10\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[10\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[10\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[10\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[11\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[11\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[11\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[11\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Desktop/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1524287418916 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1524287418916 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Desktop/Pacman/lcd.sv" 48 -1 0 } } { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/Pacman/vga_controller.v" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1524287418978 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1524287418978 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[0\] GND " "Pin \"debug_data_in\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[1\] GND " "Pin \"debug_data_in\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[2\] GND " "Pin \"debug_data_in\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[3\] GND " "Pin \"debug_data_in\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[4\] GND " "Pin \"debug_data_in\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[5\] GND " "Pin \"debug_data_in\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[6\] GND " "Pin \"debug_data_in\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[7\] GND " "Pin \"debug_data_in\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[8\] GND " "Pin \"debug_data_in\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[9\] GND " "Pin \"debug_data_in\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[10\] GND " "Pin \"debug_data_in\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[11\] GND " "Pin \"debug_data_in\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[12\] GND " "Pin \"debug_data_in\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[13\] GND " "Pin \"debug_data_in\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[14\] GND " "Pin \"debug_data_in\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[15\] GND " "Pin \"debug_data_in\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[16\] GND " "Pin \"debug_data_in\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[17\] GND " "Pin \"debug_data_in\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[18\] GND " "Pin \"debug_data_in\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[19\] GND " "Pin \"debug_data_in\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[20\] GND " "Pin \"debug_data_in\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[21\] GND " "Pin \"debug_data_in\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[22\] GND " "Pin \"debug_data_in\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[23\] GND " "Pin \"debug_data_in\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[24\] GND " "Pin \"debug_data_in\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[25\] GND " "Pin \"debug_data_in\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[26\] GND " "Pin \"debug_data_in\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[27\] GND " "Pin \"debug_data_in\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[28\] GND " "Pin \"debug_data_in\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[29\] GND " "Pin \"debug_data_in\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[30\] GND " "Pin \"debug_data_in\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[31\] GND " "Pin \"debug_data_in\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[0\] GND " "Pin \"debug_addr\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[1\] GND " "Pin \"debug_addr\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[2\] GND " "Pin \"debug_addr\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[3\] GND " "Pin \"debug_addr\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[4\] GND " "Pin \"debug_addr\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[5\] GND " "Pin \"debug_addr\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[6\] GND " "Pin \"debug_addr\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[7\] GND " "Pin \"debug_addr\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[8\] GND " "Pin \"debug_addr\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[9\] GND " "Pin \"debug_addr\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[10\] GND " "Pin \"debug_addr\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[11\] GND " "Pin \"debug_addr\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|debug_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[1\] GND " "Pin \"seg1\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[2\] GND " "Pin \"seg1\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[6\] VCC " "Pin \"seg1\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[0\] GND " "Pin \"seg2\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[3\] GND " "Pin \"seg2\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[4\] GND " "Pin \"seg2\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[5\] GND " "Pin \"seg2\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] VCC " "Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] GND " "Pin \"seg3\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] GND " "Pin \"seg3\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] GND " "Pin \"seg3\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] GND " "Pin \"seg3\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] GND " "Pin \"seg3\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] GND " "Pin \"seg4\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] GND " "Pin \"seg4\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] GND " "Pin \"seg4\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] GND " "Pin \"seg4\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] GND " "Pin \"seg4\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] GND " "Pin \"seg5\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] GND " "Pin \"seg5\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] GND " "Pin \"seg5\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] GND " "Pin \"seg5\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] GND " "Pin \"seg5\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] GND " "Pin \"seg5\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[6\] VCC " "Pin \"seg5\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[0\] GND " "Pin \"seg6\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[1\] GND " "Pin \"seg6\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[2\] GND " "Pin \"seg6\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[3\] GND " "Pin \"seg6\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[4\] GND " "Pin \"seg6\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[5\] GND " "Pin \"seg6\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[6\] VCC " "Pin \"seg6\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[0\] GND " "Pin \"seg7\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[3\] GND " "Pin \"seg7\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[4\] GND " "Pin \"seg7\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[5\] GND " "Pin \"seg7\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] VCC " "Pin \"seg7\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] GND " "Pin \"seg8\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] GND " "Pin \"seg8\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] GND " "Pin \"seg8\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] GND " "Pin \"seg8\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] VCC " "Pin \"seg8\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524287425502 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524287425502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524287426074 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524287435436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/Pacman/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Student/Desktop/Pacman/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287436218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524287437780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524287437780 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/Pacman/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 137 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1524287438004 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/Pacman/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 137 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1524287438004 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw0 " "No output dependent on input pin \"sw0\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524287438457 "|skeleton|sw0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524287438457 "|skeleton|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524287438457 "|skeleton|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/Pacman/skeleton.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524287438457 "|skeleton|sw3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524287438457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8055 " "Implemented 8055 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524287438472 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524287438472 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1524287438472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7618 " "Implemented 7618 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524287438472 ""} { "Info" "ICUT_CUT_TM_RAMS" "266 " "Implemented 266 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524287438472 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1524287438472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524287438472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4590 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4590 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524287438769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 21 01:10:38 2018 " "Processing ended: Sat Apr 21 01:10:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524287438769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524287438769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524287438769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524287438769 ""}
