# //  ModelSim DE 2024.2 May 20 2024 Linux 4.18.0-553.40.1.el8_10.x86_64
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do runsim.do
# Model Technology ModelSim DE vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap work work 
# Copying /tools/mentor/ModelSim/2024.2/modelsim_dlx/linuxpe/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:46:16 on Feb 13,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/CLK_Counter/CLK_Counter.v 
# -- Compiling module CLK_Counter
# 
# Top level modules:
# 	CLK_Counter
# End time: 13:46:16 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:46:16 on Feb 13,2025
# vlog -reportprogress 300 "+acc" -incr CLK_Counter_tb.v 
# -- Compiling module CLK_Counter_tb
# 
# Top level modules:
# 	CLK_Counter_tb
# End time: 13:46:16 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work CLK_Counter_tb 
# Start time: 13:46:16 on Feb 13,2025
# Loading work.CLK_Counter_tb
# Loading work.CLK_Counter
# Time=0 | en=x
# Time=50000 | en=0
# Time=1000050000 | en=1
# Time=1000150000 | en=0
# Time=2000050000 | en=1
# Time=2000150000 | en=0
# ** Note: $finish    : CLK_Counter_tb.v(29)
#    Time: 2500100 ns  Iteration: 0  Instance: /CLK_Counter_tb
# 1
# Break in Module CLK_Counter_tb at CLK_Counter_tb.v line 29
# End time: 13:47:08 on Feb 13,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 1
