;redcode
;assert 1
	SPL 0, <-702
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 421, 52
	ADD 421, 52
	ADD 421, 52
	JMN @12, #200
	SUB @121, 103
	CMP 0, -0
	CMP 0, -0
	SUB 12, @10
	SUB 12, @10
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 103
	ADD 210, 60
	CMP -59, <-420
	SUB 0, -0
	SPL <121, 106
	SUB 200, 60
	SUB @129, <100
	SUB @129, <100
	ADD -1, <-20
	ADD 121, 20
	SUB @121, 106
	SUB -40, 600
	SUB -40, 600
	MOV 240, 60
	SUB @127, 100
	MOV 240, 60
	CMP 210, 30
	JMN <121, 6
	JMN <121, 6
	CMP 210, 30
	CMP 210, 30
	ADD 200, 60
	ADD 200, 60
	ADD 200, 60
	SUB @0, 2
	SUB @0, 2
	DJN 1, @-20
	MOV -7, <-20
	DJN 1, @-20
	CMP 200, 60
	SUB @0, 2
	SUB @0, 2
	MOV -1, <-20
	CMP -7, <-420
	SUB 100, 200
	SUB 100, 200
	DJN -1, @-20
	ADD 421, 52
