INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maanj/project_FPGA/project_FPGA.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maanj/project_FPGA/project_FPGA.srcs/sources_1/new/packetizer_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packetizer_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maanj/project_FPGA/project_FPGA.srcs/sources_1/new/uart_packetizer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_packetizer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maanj/project_FPGA/project_FPGA.srcs/sim_1/new/uart_packetizer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_packetizer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maanj/project_FPGA/project_FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
