#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 26 18:20:45 2021
# Process ID: 25308
# Current directory: D:/Hyun/soc_proj/tetris
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28540 D:\Hyun\soc_proj\tetris\tetris.xpr
# Log file: D:/Hyun/soc_proj/tetris/vivado.log
# Journal file: D:/Hyun/soc_proj/tetris\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Hyun/soc_proj/tetris/tetris.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
disconnect_bd_net /resetn_0_1 [get_bd_pins TFTLCD_NEW_0/TFTLCD_nRESET]
disconnect_bd_net /clk_0_1 [get_bd_pins TFTLCD_NEW_0/TFTLCD_CLK]
startgroup
make_bd_pins_external  [get_bd_pins TFTLCD_NEW_0/TFTLCD_CLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins TFTLCD_NEW_0/TFTLCD_nRESET]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd]
refresh_design
set_property package_pin "" [get_ports [list  {TFTLCD_B_0[7]}]]
place_ports {TFTLCD_B_0[7]} K18
place_ports {TFTLCD_B_0[6]} J18
place_ports {TFTLCD_B_0[5]} M16
place_ports {TFTLCD_B_0[4]} M15
place_ports {TFTLCD_B_0[3]} N18
place_ports {TFTLCD_G_0[7]} L22
place_ports {TFTLCD_G_0[6]} L21
place_ports {TFTLCD_G_0[5]} K21
place_ports {TFTLCD_G_0[4]} J20
place_ports {TFTLCD_G_0[3]} J22
place_ports {TFTLCD_G_0[2]} J21
place_ports {TFTLCD_R_0[7]} T22
place_ports {TFTLCD_R_0[6]} U21
place_ports {TFTLCD_R_0[5]} T21
place_ports {TFTLCD_R_0[4]} K20
place_ports {TFTLCD_R_0[3]} K19
set_property IOSTANDARD LVCMOS33 [get_ports [list {TFTLCD_B_0[7]} {TFTLCD_B_0[6]} {TFTLCD_B_0[5]} {TFTLCD_B_0[4]} {TFTLCD_B_0[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {TFTLCD_G_0[7]} {TFTLCD_G_0[6]} {TFTLCD_G_0[5]} {TFTLCD_G_0[4]} {TFTLCD_G_0[3]} {TFTLCD_G_0[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {TFTLCD_R_0[7]} {TFTLCD_R_0[6]} {TFTLCD_R_0[5]} {TFTLCD_R_0[4]} {TFTLCD_R_0[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list TFTLCD_DE_out_0]]
set_property package_pin "" [get_ports [list  TFTLCD_DE_out_0]]
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
current_design synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd]
refresh_design
set_property iostandard LVCMOS33 [get_ports [list {pb_0[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {pb_0[3]}]]
set_property target_constrs_file D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc [current_fileset -constrset]
save_constraints -force
