Synopsys Generic Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)

@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":48:36:48:58|Tristate driver data_ready_for_transmit on net data_ready_for_transmit has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":46:36:46:52|Tristate driver transmit_complete on net transmit_complete has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_1 on net address_out_1 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_2 on net address_out_2 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_3 on net address_out_3 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_4 on net address_out_4 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_5 on net address_out_5 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_6 on net address_out_6 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_7 on net address_out_7 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_8 on net address_out_8 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_9 on net address_out_9 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_10 on net address_out_10 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_11 on net address_out_11 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_12 on net address_out_12 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_13 on net address_out_13 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_14 on net address_out_14 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_15 on net address_out_15 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb\fabosc_0\core_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module Core_sb_FABOSC_0_OSC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb\fabosc_0\core_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module Core_sb_FABOSC_0_OSC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb\fabosc_0\core_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module Core_sb_FABOSC_0_OSC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb\fabosc_0\core_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module Core_sb_FABOSC_0_OSC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb\fabosc_0\core_sb_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC on net RCOSC_25_50MHZ_CCC has its enable tied to GND (module Core_sb_FABOSC_0_OSC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":27:28:27:47|Tristate driver hptdc_encode_control on net hptdc_encode_control has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":28:28:28:44|Tristate driver hptdc_bunch_reset on net hptdc_bunch_reset has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":35:28:35:44|Tristate driver hptdc_event_reset on net hptdc_event_reset has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":33:28:33:40|Tristate driver hptdc_trigger on net hptdc_trigger has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":31:28:31:49|Tristate driver hptdc_serial_bypass_in on net hptdc_serial_bypass_in has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":30:28:30:42|Tristate driver hptdc_serial_in on net hptdc_serial_in has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":29:28:29:48|Tristate driver hptdc_token_bypass_in on net hptdc_token_bypass_in has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":27:28:27:37|Tristate driver serial_clk on net serial_clk has its enable tied to GND (module SerialTransmitter) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":32:36:32:51|Tristate driver transmit_request on net transmit_request has its enable tied to GND (module ControlDecoder) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[0] on net Adder_0_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[1] on net Adder_0_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[2] on net Adder_0_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[3] on net Adder_0_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[4] on net Adder_0_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[5] on net Adder_0_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[6] on net Adder_0_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[7] on net Adder_0_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[8] on net Adder_0_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[9] on net Adder_0_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[10] on net Adder_0_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[11] on net Adder_0_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[12] on net Adder_0_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[13] on net Adder_0_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[14] on net Adder_0_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_transmit_complete_t on net Adder_0_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_data_ready_for_transmit_t on net Adder_0_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[0] on net Adder_1_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[1] on net Adder_1_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[2] on net Adder_1_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[3] on net Adder_1_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[4] on net Adder_1_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[5] on net Adder_1_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[6] on net Adder_1_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[7] on net Adder_1_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[8] on net Adder_1_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[9] on net Adder_1_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[10] on net Adder_1_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[11] on net Adder_1_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[12] on net Adder_1_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[13] on net Adder_1_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[14] on net Adder_1_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_transmit_complete_t on net Adder_1_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_data_ready_for_transmit_t on net Adder_1_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[0] on net Adder_2_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[1] on net Adder_2_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[2] on net Adder_2_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[3] on net Adder_2_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[4] on net Adder_2_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[5] on net Adder_2_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[6] on net Adder_2_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[7] on net Adder_2_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[8] on net Adder_2_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[9] on net Adder_2_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[10] on net Adder_2_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[11] on net Adder_2_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[12] on net Adder_2_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[13] on net Adder_2_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[14] on net Adder_2_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_transmit_complete_t on net Adder_2_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_data_ready_for_transmit_t on net Adder_2_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[0] on net Adder_3_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[1] on net Adder_3_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[2] on net Adder_3_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[3] on net Adder_3_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[4] on net Adder_3_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[5] on net Adder_3_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[6] on net Adder_3_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[7] on net Adder_3_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[8] on net Adder_3_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[9] on net Adder_3_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[10] on net Adder_3_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[11] on net Adder_3_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[12] on net Adder_3_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[13] on net Adder_3_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[14] on net Adder_3_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_transmit_complete_t on net Adder_3_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_data_ready_for_transmit_t on net Adder_3_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_0_transmit_request_t on net ControlDecoder_0_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_1_transmit_request_t on net ControlDecoder_1_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_2_transmit_request_t on net ControlDecoder_2_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_3_transmit_request_t on net ControlDecoder_3_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_0_t on net hptdc_token_bypass_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_0_t on net hptdc_serial_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_0_t on net hptdc_serial_bypass_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_0_t on net hptdc_trigger_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_0_t on net hptdc_event_reset_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_0_t on net hptdc_bunch_reset_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_0_t on net hptdc_encode_control_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_1_t on net hptdc_token_bypass_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_1_t on net hptdc_serial_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_1_t on net hptdc_serial_bypass_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_1_t on net hptdc_trigger_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_1_t on net hptdc_event_reset_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_1_t on net hptdc_bunch_reset_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_1_t on net hptdc_encode_control_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_2_t on net hptdc_token_bypass_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_2_t on net hptdc_serial_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_2_t on net hptdc_serial_bypass_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_2_t on net hptdc_trigger_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_2_t on net hptdc_event_reset_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_2_t on net hptdc_bunch_reset_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_2_t on net hptdc_encode_control_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_3_t on net hptdc_token_bypass_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_3_t on net hptdc_serial_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_3_t on net hptdc_serial_bypass_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_3_t on net hptdc_trigger_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_3_t on net hptdc_event_reset_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_3_t on net hptdc_bunch_reset_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_3_t on net hptdc_encode_control_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_0_t on net poh_clk_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_1_t on net poh_clk_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_2_t on net poh_clk_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_3_t on net poh_clk_3 has its enable tied to GND (module TDR) 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Sequential instance FIFO_0.old_write_enable reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Sequential instance FIFO_1.old_write_enable reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Sequential instance FIFO_2.old_write_enable reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Sequential instance FIFO_3.old_write_enable reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Sequential instance ControlDecoder_0.old_ccu25_strobe_out reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Sequential instance ControlDecoder_1.old_ccu25_strobe_out reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Sequential instance ControlDecoder_2.old_ccu25_strobe_out reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Sequential instance ControlDecoder_3.old_ccu25_strobe_out reduced to a combinational gate by constant propagation
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Register bit CoreAHBLite_1.matrix4x16.masterstage_0.masterRegAddrSel is always 0, optimizing ...
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHTRANS of view:PrimLib.dffre(prim) in hierarchy view:work.Core_sb(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[3:0] of view:PrimLib.dffre(prim) in hierarchy view:work.Core_sb(verilog) because there are no references to its outputs 
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.get_data_from_hptdc,  because it is equivalent to instance ControlDecoder_2.get_data_from_hptdc
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.get_data_from_hptdc,  because it is equivalent to instance ControlDecoder_1.get_data_from_hptdc
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.get_data_from_hptdc,  because it is equivalent to instance ControlDecoder_0.get_data_from_hptdc
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_3.trstn_pad_o,  because it is equivalent to instance JTAG_2.trstn_pad_o
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_2.trstn_pad_o,  because it is equivalent to instance JTAG_1.trstn_pad_o
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_1.trstn_pad_o,  because it is equivalent to instance JTAG_0.trstn_pad_o
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\tdr\tdr.v":945:15:945:30|Removing user instance BiasController_1,  because it is equivalent to instance BiasController_0
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\tdr\tdr.v":957:15:957:30|Removing user instance BiasController_2,  because it is equivalent to instance BiasController_0
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\tdr\tdr.v":969:15:969:30|Removing user instance BiasController_3,  because it is equivalent to instance BiasController_0
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance Core_sb_0.CORERESETP_0.sdif3_spll_lock_q1,  because it is equivalent to instance Core_sb_0.CORERESETP_0.CONFIG2_DONE_q1

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\biascontroller.vhd":60:1:60:2|Removing sequential instance temp[15:1] of view:PrimLib.dffe(prim) in hierarchy view:work.BiasController(behavioral) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\biascontroller.vhd":60:1:60:2|Removing sequential instance sequence[1:0] of view:PrimLib.dffe(prim) in hierarchy view:work.BiasController(behavioral) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Removing sequential instance FIFO_2.status_cnt[15:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Removing sequential instance FIFO_2.empty of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Removing sequential instance FIFO_3.status_cnt[15:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Removing sequential instance FIFO_3.empty of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.counter[6:0] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.counter[6:0] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Removing sequential instance FIFO_1.status_cnt[15:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.counter[6:0] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 151MB)

Encoding state machine JTAG_3.next_TAP_state[10:0] (view:work.TDR(verilog))
original code -> new code
   0001 -> 00000000000
   0010 -> 00000000011
   0100 -> 00000000101
   0101 -> 00000001001
   0110 -> 00000010001
   0111 -> 00000100001
   1001 -> 00001000001
   1010 -> 00010000001
   1100 -> 00100000001
   1101 -> 01000000001
   1110 -> 10000000001
Encoding state machine JTAG_2.next_TAP_state[10:0] (view:work.TDR(verilog))
original code -> new code
   0001 -> 00000000000
   0010 -> 00000000011
   0100 -> 00000000101
   0101 -> 00000001001
   0110 -> 00000010001
   0111 -> 00000100001
   1001 -> 00001000001
   1010 -> 00010000001
   1100 -> 00100000001
   1101 -> 01000000001
   1110 -> 10000000001
Encoding state machine JTAG_1.next_TAP_state[10:0] (view:work.TDR(verilog))
original code -> new code
   0001 -> 00000000000
   0010 -> 00000000011
   0100 -> 00000000101
   0101 -> 00000001001
   0110 -> 00000010001
   0111 -> 00000100001
   1001 -> 00001000001
   1010 -> 00010000001
   1100 -> 00100000001
   1101 -> 01000000001
   1110 -> 10000000001
Encoding state machine JTAG_0.next_TAP_state[10:0] (view:work.TDR(verilog))
original code -> new code
   0001 -> 00000000000
   0010 -> 00000000011
   0100 -> 00000000101
   0101 -> 00000001001
   0110 -> 00000010001
   0111 -> 00000100001
   1001 -> 00001000001
   1010 -> 00010000001
   1100 -> 00100000001
   1101 -> 01000000001
   1110 -> 10000000001
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.lathed_data_from_hptdc[7:0] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.lathed_data_from_hptdc[7:0] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.lathed_data_from_hptdc[7:0] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.lathed_data_from_hptdc[7:0] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_0.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_1.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_2.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_3.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_0.counter[0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_1.counter[0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_2.counter[0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_3.counter[0] is always 0, optimizing ...
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Removing sequential instance FIFO_0.empty of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.get_data_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.counter[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.counter[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.counter[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.counter[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.counter[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.counter[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.counter[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.run_number[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.instruction[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.instruction[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.instruction[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.instruction[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.instruction[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.instruction[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.instruction[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.instruction[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.instruction[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.instruction[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.ccu25_data_temp[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.ccu25_data_temp[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.ccu25_data_temp[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.ccu25_data_temp[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.ccu25_data_temp[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.ccu25_data_temp[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.ccu25_data_temp[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.ccu25_data_temp[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.ccu25_data_temp[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.ccu25_data_temp[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.ccu25_data_temp[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.ccu25_data_temp[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.ccu25_data_temp[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.ccu25_data_temp[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.ccu25_data_temp[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.ccu25_data_temp[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.threshold_voltage[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.instruction[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.instruction[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.instruction[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.instruction[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.run_number[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.ccu25_data_temp[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.ccu25_data_temp[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.ccu25_data_temp[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.ccu25_data_temp[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.ccu25_data_temp[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.ccu25_data_temp[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.ccu25_data_temp[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.ccu25_data_temp[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.ccu25_data_temp[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.ccu25_data_temp[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.ccu25_data_temp[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.ccu25_data_temp[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.ccu25_data_temp[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.ccu25_data_temp[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.threshold_voltage[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.instruction[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.instruction[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.instruction[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.instruction[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.instruction[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.instruction[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.instruction[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.instruction[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.instruction[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.instruction[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.instruction[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.instruction[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.instruction[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.instruction[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.ccu25_data_temp[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.ccu25_data_temp[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.run_number[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.ccu25_data_temp[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.ccu25_data_temp[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.ccu25_data_temp[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.ccu25_data_temp[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.ccu25_data_temp[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.ccu25_data_temp[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.ccu25_data_temp[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.ccu25_data_temp[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.ccu25_data_temp[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.ccu25_data_temp[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.ccu25_data_temp[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.ccu25_data_temp[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.ccu25_data_temp[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.ccu25_data_temp[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.ccu25_data_temp[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.ccu25_data_temp[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.threshold_voltage[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.instruction[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.instruction[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.instruction[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.instruction[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.instruction[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.instruction[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.instruction[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.instruction[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.instruction[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.instruction[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.instruction[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.instruction[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.instruction[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.instruction[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.ccu25_data_temp[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.ccu25_data_temp[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.ccu25_data_temp[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.ccu25_data_temp[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.threshold_voltage[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.run_number[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.instruction[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.instruction[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.instruction[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.instruction[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.instruction[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.instruction[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.instruction[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.instruction[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.instruction[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.instruction[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.instruction[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.instruction[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.instruction[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.instruction[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.ccu25_data_temp[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.ccu25_data_temp[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.ccu25_data_temp[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.ccu25_data_temp[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.ccu25_data_temp[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.ccu25_data_temp[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.ccu25_data_temp[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.ccu25_data_temp[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.ccu25_data_temp[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.ccu25_data_temp[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.ccu25_data_temp[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.ccu25_data_temp[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.send_data_to_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.send_data_to_hptdc packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.ccu25_strobe_in in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.ccu25_strobe_in packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.send_data_to_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_1.send_data_to_hptdc packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.ccu25_strobe_in in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.ccu25_strobe_in packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.send_data_to_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_0.send_data_to_hptdc packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.ccu25_strobe_in in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.ccu25_strobe_in packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.send_data_to_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_3.send_data_to_hptdc packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.ccu25_strobe_in in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Boundary register ControlDecoder_2.ccu25_strobe_in packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[7] on net ccu25_data_2[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[6] on net ccu25_data_2[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[5] on net ccu25_data_2[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[4] on net ccu25_data_2[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[3] on net ccu25_data_2[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[2] on net ccu25_data_2[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[1] on net ccu25_data_2[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[0] on net ccu25_data_2[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[7] on net ccu25_data_3[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[6] on net ccu25_data_3[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[5] on net ccu25_data_3[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[4] on net ccu25_data_3[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[3] on net ccu25_data_3[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[2] on net ccu25_data_3[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[1] on net ccu25_data_3[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[0] on net ccu25_data_3[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[7] on net ccu25_data_0[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[6] on net ccu25_data_0[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[5] on net ccu25_data_0[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[4] on net ccu25_data_0[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[3] on net ccu25_data_0[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[2] on net ccu25_data_0[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[1] on net ccu25_data_0[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[0] on net ccu25_data_0[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[7] on net ccu25_data_1[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[6] on net ccu25_data_1[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[5] on net ccu25_data_1[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[4] on net ccu25_data_1[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[3] on net ccu25_data_1[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[2] on net ccu25_data_1[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[1] on net ccu25_data_1[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[0] on net ccu25_data_1[0] has its enable tied to GND (module TDR) 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp1[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp1[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp1[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp1[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp1[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp1[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp1[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp1[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp1[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp1[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp1[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp1[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp1[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp1[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp1[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp1[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp2[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp2[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp2[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp2[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp2[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp2[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp2[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp2[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp2[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp2[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp2[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp2[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp2[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp2[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp2[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp3[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp3[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp3[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp3[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp3[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp3[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp3[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp3[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp3[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp3[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp3[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp3[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp3[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp3[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp3[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp3[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp4[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp4[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp4[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp4[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp4[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp4[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp4[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp4[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp4[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp4[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp4[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp4[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp4[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp4[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.ccu25_data_temp4[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.ccu25_data_temp4[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] is always 0, optimizing ...
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[3] of view:PrimLib.dffr(prim) in hierarchy view:work.Core_sb(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[2] of view:PrimLib.dffr(prim) in hierarchy view:work.Core_sb(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[1] of view:PrimLib.dffr(prim) in hierarchy view:work.Core_sb(verilog) because there are no references to its outputs 
Encoding state machine arbRegSMCurrentState[15:0] (view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[0] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[3] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[4] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[7] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[8] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[12] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[15] reduced to a combinational gate by constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[14] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[10] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[6] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[2] removed due to constant propagation
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[5] is always 0, optimizing ...
Encoding state machine arbRegSMCurrentState[15:0] (view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[15] is always 0, optimizing ...
@W: MO161 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[13] is always 1, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[0] is always 0, optimizing ...
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[14] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[10] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[6] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[2] removed due to constant propagation
Encoding state machine sm0_state[6:0] (view:work.CoreResetP_Z8_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Found counter in view:work.SerialTransmitter(verilog) inst send_counter[5:0]
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][0] is always 0, optimizing ...
@N:"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Found counter in view:work.DACController(behavioral) inst sclock_counter[16:31]
@N: FX404 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":71:6:71:7|Found addmux in view:work.DACController(behavioral) inst temp_7[11:0] from un2_data_value[21:32] 
@N: MF179 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":66:7:66:33|Found 12 bit by 12 bit '==' comparator, 'un3_sclockv'
@N:"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\biascontroller.vhd":60:1:60:2|Found counter in view:work.BiasController(behavioral) inst sclock_counter[16:31]
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\biascontroller.vhd":60:1:60:2|Removing sequential instance index[0] in hierarchy view:work.BiasController(behavioral) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\biascontroller.vhd":60:1:60:2|Removing sequential instance index[1] in hierarchy view:work.BiasController(behavioral) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\biascontroller.vhd":60:1:60:2|Removing sequential instance index[2] in hierarchy view:work.BiasController(behavioral) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\biascontroller.vhd":60:1:60:2|Removing sequential instance index[3] in hierarchy view:work.BiasController(behavioral) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\biascontroller.vhd":60:1:60:2|Removing sequential instance index[4] in hierarchy view:work.BiasController(behavioral) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\biascontroller.vhd":60:1:60:2|Removing sequential instance dinv in hierarchy view:work.BiasController(behavioral) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\biascontroller.vhd":60:1:60:2|Boundary register dinv packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN115 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\biascontroller.vhd":89:32:89:39|Removing instance un1_index_1 of view:DECOMP.PM_TDR_ADDC__0_5__m2s150fc1152std(DECOMP) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance Core_sb_0.CORERESETP_0.INIT_DONE_int in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.buffer\[1\][59] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.buffer_counter[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.buffer_counter[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.buffer_counter[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.buffer_counter[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.buffer_counter[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.buffer_counter[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.buffer_counter[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.buffer_counter[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.buffer_counter[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.buffer_counter[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.buffer_counter[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.buffer_counter[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.cache1[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Removing sequential instance USB_0.pbpd_temp[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\usb.v":153:4:153:9|Boundary register USB_0.pbpd_temp[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_0.data_to[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm0_state[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHWRITE in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 152MB)

@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Removing sequential instance Adder_3.data_out_1[59] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Removing sequential instance Adder_2.data_out_1[59] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Removing sequential instance Adder_1.data_out_1[59] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Removing sequential instance Adder_0.data_out_1[59] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Removing sequential instance Adder_0.data_out_1[60] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Removing sequential instance Adder_1.data_out_1[60] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Removing sequential instance Adder_2.data_out_1[60] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Removing sequential instance Adder_3.data_out_1[60] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.send_counter[5:0] of view:PrimLib.counter(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.send_counter[5:0] of view:PrimLib.counter(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.send_counter[5:0] of view:PrimLib.counter(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.send_counter[5:0] of view:PrimLib.counter(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.buffer_counter[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.latched in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Boundary register SerialTransmitter_0.latched packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.buffer_counter[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.latched in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Boundary register SerialTransmitter_1.latched packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.buffer_counter[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.latched in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Boundary register SerialTransmitter_2.latched packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.buffer_counter[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.latched in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Boundary register SerialTransmitter_3.latched packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.index[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.sequence[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.index[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.index[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.index[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.index[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.temp[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.dataready in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.sequence[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 152MB)

@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.old_data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.old_data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.old_data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.old_data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_2.get_data in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_2.sending_data_to_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_3.data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_3.get_data in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_3.sending_data_to_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.latched_data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_0.data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_0.get_data in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_0.sending_data_to_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_1.data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_1.get_data in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_1.sending_data_to_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_2.data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_0.latched_data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.latched_data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.latched_data_received_from_hptdc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_3.data_from_hptdc_1[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Boundary register JTAG_3.data_from_hptdc_1[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_3.data_from_hptdc_1[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Boundary register JTAG_3.data_from_hptdc_1[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_0.data_from_hptdc_1[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Boundary register JTAG_0.data_from_hptdc_1[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_0.data_from_hptdc_1[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Boundary register JTAG_0.data_from_hptdc_1[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_1.data_from_hptdc_1[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Boundary register JTAG_1.data_from_hptdc_1[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_1.data_from_hptdc_1[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Boundary register JTAG_1.data_from_hptdc_1[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_2.data_from_hptdc_1[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Boundary register JTAG_2.data_from_hptdc_1[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_2.data_from_hptdc_1[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Boundary register JTAG_2.data_from_hptdc_1[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":64:4:64:9|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":511:4:511:9|Removing sequential instance Core_sb_0.CORERESETP_0.RESET_N_M2F_q1 in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":496:4:496:9|Removing sequential instance Core_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance Core_sb_0.CORERESETP_0.ddr_settled_q1 in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register Core_sb_0.CORERESETP_0.ddr_settled_q1 packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance Core_sb_0.CORERESETP_0.sdif3_spll_lock_q2 in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance Core_sb_0.CORERESETP_0.CONFIG1_DONE_q1 in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":565:4:565:9|Removing sequential instance Core_sb_0.CORERESETP_0.MSS_HPMS_READY_int in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm0_areset_n_rcosc in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm0_areset_n_q1 in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm0_areset_n_clk_base in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":769:4:769:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm1_areset_n_clk_base in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":526:4:526:9|Removing sequential instance Core_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":511:4:511:9|Removing sequential instance Core_sb_0.CORERESETP_0.RESET_N_M2F_clk_base in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":496:4:496:9|Removing sequential instance Core_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance Core_sb_0.CORERESETP_0.ddr_settled_clk_base in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance Core_sb_0.CORERESETP_0.ddr_settled in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Boundary register Core_sb_0.CORERESETP_0.ddr_settled packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Removing sequential instance Core_sb_0.CORERESETP_0.RESET_N_F2M_int in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":769:4:769:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm1_areset_n_q1 in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":526:4:526:9|Removing sequential instance Core_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance Core_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm0_state[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm0_state[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm0_state[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm0_state[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm0_state[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance Core_sb_0.CORERESETP_0.sm0_state[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":545:4:545:9|Removing sequential instance Core_sb_0.CORERESETP_0.mss_ready_state in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":545:4:545:9|Removing sequential instance Core_sb_0.CORERESETP_0.mss_ready_select in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance Core_sb_0.CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance Core_sb_0.CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance Core_sb_0.CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN114 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb_mss\core_sb_mss.v":271:0:271:13|Removing instance Core_sb_0.Core_sb_MSS_0.MSS_ADLIB_INST of black_box view:work.MSS_120(verilog) because there are no references to its outputs 
@N: BN114 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb\ccc_0\core_sb_ccc_0_fccc.v":30:37:30:44|Removing instance Core_sb_0.CCC_0.CCC_INST of black_box view:work.CCC(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Removing sequential instance DACController_0.dinv in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\daccontroller.vhd":60:1:60:2|Boundary register DACController_0.dinv packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_1.data_length in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_0.data_length in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_3.data_length in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_2.data_length in hierarchy view:work.TDR(verilog) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 152MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     4.00ns		 172 /       119
@N: FP130 |Promoting Net clk_c on CLKINT  I_802 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 152MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 152MB)

@N: MT611 :|Automatically generated clock Core_sb_CCC_0_FCCC|GL0_net_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock Core_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 119 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                    
-----------------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   119        BiasController_0.sclock_counter[16]
===========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 152MB)

Writing Analyst data base D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\synwork\TDR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 152MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 152MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 152MB)

@W: MT420 |Found inferred clock TDR|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"

@W: MT420 |Found inferred clock TDR|ifclk with period 10.00ns. Please declare a user-defined clock on object "p:ifclk"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar 04 13:25:02 2016
#


Top view:               TDR
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 5.489

                   Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------
TDR|clk            100.0 MHz     221.7 MHz     10.000        4.511         5.489     inferred     Inferred_clkgroup_1
TDR|ifclk          100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_0
=====================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks             |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
TDR|clk   TDR|clk  |  10.000      5.489  |  10.000      6.531  |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TDR|clk
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                              Arrival          
Instance                                Reference     Type     Pin     Net                    Time        Slack
                                        Clock                                                                  
---------------------------------------------------------------------------------------------------------------
BiasController_0.sclock_counter[23]     TDR|clk       SLE      Q       sclock_counter[23]     0.108       5.489
BiasController_0.sclock_counter[24]     TDR|clk       SLE      Q       sclock_counter[24]     0.108       5.583
BiasController_0.sclock_counter[25]     TDR|clk       SLE      Q       sclock_counter[25]     0.108       5.658
BiasController_0.sclock_counter[26]     TDR|clk       SLE      Q       sclock_counter[26]     0.108       5.765
DACController_0.sclock_counter[22]      TDR|clk       SLE      Q       sclock_counter[22]     0.087       5.827
DACController_0.sclock_counter[23]      TDR|clk       SLE      Q       sclock_counter[23]     0.087       5.928
BiasController_0.sclock_counter[22]     TDR|clk       SLE      Q       sclock_counter[22]     0.087       5.999
DACController_0.sclock_counter[19]      TDR|clk       SLE      Q       sclock_counter[19]     0.087       6.006
DACController_0.sclock_counter[24]      TDR|clk       SLE      Q       sclock_counter[24]     0.087       6.010
DACController_0.sclock_counter[25]      TDR|clk       SLE      Q       sclock_counter[25]     0.087       6.053
===============================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference     Type     Pin     Net                          Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
BiasController_0.ldac_barv             TDR|clk       SLE      EN      un1_sclock_counter15_3       9.662        5.489
BiasController_0.sclockv               TDR|clk       SLE      D       sclock_counter15             9.745        5.824
DACController_0.sclock_counter[16]     TDR|clk       SLE      SLn     un2_sclock_counter_i_0_i     9.662        5.827
DACController_0.sclock_counter[17]     TDR|clk       SLE      SLn     un2_sclock_counter_i_0_i     9.662        5.827
DACController_0.sclock_counter[18]     TDR|clk       SLE      SLn     un2_sclock_counter_i_0_i     9.662        5.827
DACController_0.sclock_counter[19]     TDR|clk       SLE      SLn     un2_sclock_counter_i_0_i     9.662        5.827
DACController_0.sclock_counter[20]     TDR|clk       SLE      SLn     un2_sclock_counter_i_0_i     9.662        5.827
DACController_0.sclock_counter[21]     TDR|clk       SLE      SLn     un2_sclock_counter_i_0_i     9.662        5.827
DACController_0.sclock_counter[22]     TDR|clk       SLE      SLn     un2_sclock_counter_i_0_i     9.662        5.827
DACController_0.sclock_counter[23]     TDR|clk       SLE      SLn     un2_sclock_counter_i_0_i     9.662        5.827
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      4.173
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     5.489

    Number of logic level(s):                5
    Starting point:                          BiasController_0.sclock_counter[23] / Q
    Ending point:                            BiasController_0.ldac_barv / EN
    The start point is clocked by            TDR|clk [rising] on pin CLK
    The end   point is clocked by            TDR|clk [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
BiasController_0.sclock_counter[23]            SLE      Q        Out     0.108     0.108       -         
sclock_counter[23]                             Net      -        -       0.733     -           3         
BiasController_0.un2_sclock_counter_1lto8      CFG4     D        In      -         0.841       -         
BiasController_0.un2_sclock_counter_1lto8      CFG4     Y        Out     0.317     1.159       -         
un2_sclock_counter_1lt11                       Net      -        -       0.556     -           1         
BiasController_0.un2_sclock_counter_1lto11     CFG4     B        In      -         1.714       -         
BiasController_0.un2_sclock_counter_1lto11     CFG4     Y        Out     0.165     1.879       -         
un2_sclock_counter_1lt13                       Net      -        -       0.556     -           1         
BiasController_0.un2_sclock_counter_1lto14     CFG4     B        In      -         2.434       -         
BiasController_0.un2_sclock_counter_1lto14     CFG4     Y        Out     0.165     2.599       -         
un2_sclock_counter_1lt15                       Net      -        -       0.556     -           1         
BiasController_0.sclock_counter15              CFG4     B        In      -         3.154       -         
BiasController_0.sclock_counter15              CFG4     Y        Out     0.143     3.298       -         
sclock_counter15                               Net      -        -       0.630     -           2         
BiasController_0.un1_sclock_counter15_3        CFG2     A        In      -         3.928       -         
BiasController_0.un1_sclock_counter15_3        CFG2     Y        Out     0.087     4.015       -         
un1_sclock_counter15_3                         Net      -        -       0.159     -           1         
BiasController_0.ldac_barv                     SLE      EN       In      -         4.173       -         
=========================================================================================================
Total path delay (propagation time + setup) of 4.511 is 1.323(29.3%) logic and 3.188(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 152MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 152MB)

---------------------------------------
Resource Usage Report for TDR 

Mapping to part: m2s150fc1152std
Cell usage:
CLKINT          1 use
SYSRESET        1 use
CFG1           8 uses
CFG2           43 uses
CFG3           35 uses
CFG4           52 uses

Carry primitives used for arithmetic functions:
ARI1           32 uses


Sequential Cells: 
SLE            119 uses

DSP Blocks:    0

I/O ports: 339
I/O primitives: 147
INBUF          11 uses
OUTBUF         64 uses
TRIBUFF        72 uses


Global Clock Buffers: 1


Total LUTs:    170

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  119 + 0 + 0 + 0 = 119;
Total number of LUTs after P&R:  170 + 0 + 0 + 0 = 170;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 53MB peak: 152MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Mar 04 13:25:02 2016

###########################################################]
