Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Dec  5 14:54:47 2024
| Host         : eecs-digital-11 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -7.012ns  (required time - arrival time)
  Source:                 vsg/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rd_hdmi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_100_cw_fast rise@2330.000ns - clk_pixel_cw_hdmi rise@2329.966ns)
  Data Path Delay:        5.736ns  (logic 1.371ns (23.903%)  route 4.365ns (76.097%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 2327.206 - 2330.000 ) 
    Source Clock Delay      (SCD):    -2.892ns = ( 2327.074 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                   2329.966  2329.966 r  
    N15                                               0.000  2329.966 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  2329.966    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  2331.407 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584  2331.991    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612  2325.379 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800  2326.179    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096  2326.275 r  wizard_migcam/clkout1_buf/O
                         net (fo=2136, unplaced)      0.584  2326.859    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480  2325.379 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800  2326.179    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096  2326.275 r  wizard_hdmi/clkout1_buf/O
                         net (fo=99, unplaced)        0.800  2327.074    vsg/clk_pixel
                         FDRE                                         r  vsg/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456  2327.531 f  vsg/hcount_out_reg[7]/Q
                         net (fo=8, unplaced)         0.779  2328.310    vsg/hcount_hdmi[7]
                         LUT4 (Prop_lut4_I1_O)        0.295  2328.604 f  vsg/xpm_fifo_axis_inst_i_6/O
                         net (fo=1, unplaced)         0.902  2329.507    vsg/xpm_fifo_axis_inst_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124  2329.631 f  vsg/xpm_fifo_axis_inst_i_4/O
                         net (fo=1, unplaced)         0.449  2330.080    vsg/xpm_fifo_axis_inst_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124  2330.204 r  vsg/xpm_fifo_axis_inst_i_2/O
                         net (fo=6, unplaced)         0.481  2330.685    r_hdmi_unstacker/y_pix_tready
                         LUT6 (Prop_lut6_I1_O)        0.124  2330.809 r  r_hdmi_unstacker/xpm_fifo_axis_inst_i_1__2/O
                         net (fo=1, unplaced)         0.449  2331.258    rd_hdmi_fifo/xpm_fifo_axis_inst/m_axis_tready
                         LUT2 (Prop_lut2_I1_O)        0.124  2331.382 r  rd_hdmi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=17, unplaced)        0.505  2331.886    rd_hdmi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
                         LUT4 (Prop_lut4_I2_O)        0.124  2332.010 r  rd_hdmi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, unplaced)        0.800  2332.810    rd_hdmi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
                         RAMB36E1                                     r  rd_hdmi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                   2330.000  2330.000 r  
    N15                                               0.000  2330.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  2330.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  2331.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439  2331.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893  2325.916 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760  2326.676    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091  2326.767 r  wizard_migcam/clkout1_buf/O
                         net (fo=2136, unplaced)      0.439  2327.206    rd_hdmi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
                         RAMB36E1                                     r  rd_hdmi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.459  2326.747    
                         clock uncertainty           -0.506  2326.241    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  2325.798    rd_hdmi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                       2325.798    
                         arrival time                       -2332.810    
  -------------------------------------------------------------------
                         slack                                 -7.012    




