<module name="DMPAC0_FOCO_1_DMPAC_FOCO_1_CFG_SLV_VPAC_FOCO_LSE_CFG_VP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_status_param" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_status_param" offset="0x0" width="32" description="">
		<bitfield id="BYPASS_CH" width="2" begin="31" end="30" resetval="0x0" description="Number of available input channel selection for loopback mode" range="31 - 30" rwaccess="R"/> 
		<bitfield id="OUT_SKIP_EN" width="1" begin="29" end="29" resetval="0x0" description="Output Auto-Skip Enable" range="29" rwaccess="R"/> 
		<bitfield id="CORE_OUT_2D" width="1" begin="28" end="28" resetval="0x0" description="1D or 2D output addressing mode(2D if 1)" range="28" rwaccess="R"/> 
		<bitfield id="CORE_OUT_DW" width="5" begin="27" end="23" resetval="0x12" description="Core Output Channel Data Width" range="27 - 23" rwaccess="R"/> 
		<bitfield id="LINE_SKIP_EN" width="1" begin="22" end="22" resetval="0x1" description="Source Line Inc by 2 Supported (if 1)" range="22" rwaccess="R"/> 
		<bitfield id="BIT_AOFFSET" width="1" begin="21" end="21" resetval="0x0" description="Source nibble offset address Supported (if 1)" range="21" rwaccess="R"/> 
		<bitfield id="HV_INSERT" width="1" begin="20" end="20" resetval="0x0" description="H/VBLANK Insertion Supported (if 1)" range="20" rwaccess="R"/> 
		<bitfield id="PIX_MX_HT" width="3" begin="19" end="17" resetval="0x1" description="Core_Input Pixel Matrix Height" range="19 - 17" rwaccess="R"/> 
		<bitfield id="CORE_DW" width="5" begin="16" end="12" resetval="0x16" description="Core Input Data Bus Width" range="16 - 12" rwaccess="R"/> 
		<bitfield id="SL2_OUT_H3A_CH" width="2" begin="11" end="10" resetval="0x0" description="Number of SL2 H3A Output Channels" range="11 - 10" rwaccess="R"/> 
		<bitfield id="SL2_OUT_CH" width="4" begin="9" end="6" resetval="0x4" description="Number of SL2 Output Channels" range="9 - 6" rwaccess="R"/> 
		<bitfield id="SL2_IN_CH_THR" width="3" begin="5" end="3" resetval="0x4" description="Number of Input Channels per thread" range="5 - 3" rwaccess="R"/> 
		<bitfield id="VPORT_THR" width="1" begin="2" end="2" resetval="0x0" description="Number of VPORT input enabled" range="2" rwaccess="R"/> 
		<bitfield id="NTHR" width="2" begin="1" end="0" resetval="0x1" description="Number of threads supported" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_status_error" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_status_error" offset="0x4" width="32" description="">
		<bitfield id="VM_WR_ERR" width="7" begin="14" end="8" resetval="0x0" description="VBUSM I/F Last Write Error Status  [14:11] Write Channel Number  [10:8] VBUSM write error status" range="14 - 8" rwaccess="R/W1TC"/> 
		<bitfield id="VM_RD_ERR" width="5" begin="4" end="0" resetval="0x0" description="VBUSM I/F Last Read Error Status  [4:3] Read Channel Number  [2:0] VBUSM read error status" range="4 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_status_idle_mode" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_status_idle_mode" offset="0x8" width="32" description="">
		<bitfield id="LSE_OUT_CHAN" width="4" begin="15" end="12" resetval="0x0" description="Output Channel[3:0] Status" range="15 - 12" rwaccess="R"/> 
		<bitfield id="LSE_IN_CHAN" width="4" begin="7" end="4" resetval="0x0" description="Input Channel[3:0] Status" range="7 - 4" rwaccess="R"/> 
		<bitfield id="VM_WR_PORT" width="1" begin="1" end="1" resetval="0x0" description="SL2 vbusm I/F Write Port Status" range="1" rwaccess="R"/> 
		<bitfield id="VM_RD_PORT" width="1" begin="0" end="0" resetval="0x0" description="SL2 vbusm I/F Read Port Status" range="0" rwaccess="R"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_cfg_lse" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_cfg_lse" offset="0xC" width="32" description="">
		<bitfield id="PSA_EN" width="1" begin="8" end="8" resetval="0x0" description="Test mode Output Channel Signature Generation Enable   0:  Disable (default)  1:  Enable  When enabled, LSE generates a unique CRC signature for each output channel's frame data at frame completion." range="8" rwaccess="R/W"/> 
		<bitfield id="VM_ARB_FIXED_MODE" width="1" begin="4" end="4" resetval="0x0" description="VBUSM Arbitration Fixed Mode select  0:  Round-Robin Arbitration (default)  1:  Fixed-mode Arbitration" range="4" rwaccess="R/W"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_psa_signature" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_psa_signature" offset="0x140" width="32" description="">
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="32-bit CRC signature value " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_dbg" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_dbg" offset="0x1E0" width="32" description="">
		<bitfield id="STATUS" width="32" begin="31" end="0" resetval="0x0" description="Debug status" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_cfg" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_cfg" offset="0x0" width="32" description="">
		<bitfield id="SRC_LN_INC_2" width="1" begin="7" end="7" resetval="0x0" description="Source Line address Increment by 2 enable  0: Disable  1: Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_ALIGN" width="1" begin="4" end="4" resetval="0x0" description="Input Pixel Container Alignment   0: LSB-aligned   1: MSB-aligned" range="4" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_CNTRSZ" width="2" begin="3" end="2" resetval="0x0" description="Input Pixel Container Size Sel   0: 8-bit   1: 12-bit   2: 16-bit   3: reserved  Input pixel container size must be same or larger than input pixel width." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_PW" width="2" begin="1" end="0" resetval="0x0" description="Input Pixel Width Sel   0:  8-bit   1: 12-bit   2: 14-bit   3: 16-bit  The width defines the bit-depth of the pixel data to be extracted from the pixel container. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_frame_size" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_frame_size" offset="0x8" width="32" description="">
		<bitfield id="HEIGHT" width="13" begin="28" end="16" resetval="0x0" description="SL2 - Source Buffer Height (number of lines)" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WIDTH" width="13" begin="12" end="0" resetval="0x0" description="SL2 - Source Buffer Width (number of pixels)" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_buf_attr" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_buf_attr" offset="0xC" width="32" description="">
		<bitfield id="CBUF_SIZE" width="9" begin="24" end="16" resetval="0x0" description="SL2 Circular Buffer Size (number of line buffers)" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="BUF_STRIDE" width="10" begin="15" end="6" resetval="0x0" description="Buffer Stride Size [15:6]  (64 byte multiple) stride size" range="15 - 6" rwaccess="R/W"/> 
		<bitfield id="BUF_STRIDE_6_LSB" width="6" begin="5" end="0" resetval="0x0" description="Buffer Stride Size [5:0]   - 6 LSB bits of buffer stride size should always be 0. Writes have no effect.  Always read as 0" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_buf_ba" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_buf_ba" offset="0x10" width="32" description="">
		<bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Input Buffer Enable   0: Disable  1: Enable When the processing thread is enabled, at least one of the input buffer must be enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="ADDR" width="18" begin="23" end="6" resetval="0x0" description="Base Address[23:6] - (64 Byte aligned) byte address " range="23 - 6" rwaccess="R/W"/> 
		<bitfield id="ADDR_6_LSB" width="6" begin="5" end="0" resetval="0x0" description="Base Address[5:0]  - 6 LSB bits of address should always be 0. Writes have no effect.  Always read as 0" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_buf_cfg" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_buf_cfg" offset="0x0" width="32" description="">
		<bitfield id="CH_DISABLED" width="1" begin="31" end="31" resetval="0x0" description="Channel Disable Status (read-only)  0: (Default) Chanel is enabled for Y, UV or YUV422 data transfer to SL2 memory.  All configurations associated with this DST_BUF[a] are valid.  1:  Channel is disabled for SL2 data transfer (because the channel logic is used internally for YUV data interleaving).  All configuration associated with this DST_BUF[a] are ignored." range="31" rwaccess="R"/> 
		<bitfield id="YUV422_INTLV_ORDER" width="1" begin="29" end="29" resetval="0x0" description="YUV422 Interleaving Order Selection  0:  UYVY  1:  YUYV    Only Applicable if this output channel is YUV422 output capable LUMA channel. Otherwise, setting has no effect." range="29" rwaccess="R/W"/> 
		<bitfield id="YUV422_OUT_EN" width="1" begin="28" end="28" resetval="0x0" description="YUV422 Interleaved Output Merge Enable  0: Disable  1: Enable When enabled, this channel interleaves data from the associated chroma data output channel to output YUV422 interleaved data to the SL2 memory.    Only Applicable if this output channel is YUV422 output capable LUMA channel. Otherwise, setting has no effect." range="28" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_ALIGN" width="1" begin="4" end="4" resetval="0x0" description="Output Pixel Container Alignment   0: LSB-aligned   1: MSB-aligned" range="4" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_CNTRSZ" width="2" begin="3" end="2" resetval="0x0" description="Output Pixel Container Size Sel   0: 8-bit   1: 12-bit   2: 16-bit   3: reserved  Output pixel container size must be same or larger than output pixel width.   If yuv422_out_en is set, pix_fmt_cntrsz must be 0. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_PW" width="2" begin="1" end="0" resetval="0x0" description="Output Pixel Width Sel   0:  8-bit   1: 12-bit   2: reserved   3: 16-bit  The width defines the bit-depth of the pixel data to be stored in the pixel container. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_buf_attr0" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_buf_attr0" offset="0x4" width="32" description="">
		<bitfield id="CBUF_SIZE" width="9" begin="24" end="16" resetval="0x0" description="SL2 Circular Buffer Size (number of line buffers)" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="BUF_STRIDE" width="10" begin="15" end="6" resetval="0x0" description="Buffer Stride Size [15:6]  (64 byte multiple) stride size" range="15 - 6" rwaccess="R/W"/> 
		<bitfield id="BUF_STRIDE_6_LSB" width="6" begin="5" end="0" resetval="0x0" description="Buffer Stride Size [5:0]   - 6 LSB bits of buffer stride size should always be 0. Writes have no effect.  Always read as 0" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_buf_ba" acronym="DMPAC_FOCO_1__CFG_SLV__VPAC_FOCO_LSE__CFG_VP__REGS_buf_ba" offset="0xC" width="32" description="">
		<bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Output Channel Enable  0: Disable  1: Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="ADDR" width="18" begin="23" end="6" resetval="0x0" description="Base Address[23:6] - (64 Byte aligned) byte address " range="23 - 6" rwaccess="R/W"/> 
		<bitfield id="ADDR_6_LSB" width="6" begin="5" end="0" resetval="0x0" description="Base Address[5:0]  - 6 LSB bits of address should always be 0. Writes have no effect.  Always read as 0" range="5 - 0" rwaccess="R"/>
	</register>
</module>