$date
	Sat Oct 22 21:03:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#114181
b1000 !
1"
#114182
b1000 &
b1000 %
1$
#114183
0"
#114186
b100 &
b100 %
#114190
b10 &
b10 %
#114194
b1 &
b1 %
1#
#114198
b0 &
0#
b0 %
0$
#1062051
b111 !
1"
#1062054
b111 &
b111 %
1$
#1062055
0"
#1062058
b10110 &
b10110 %
#1062062
b1011 &
b1011 %
#1062066
b100010 &
b100010 %
#1062070
b10001 &
b10001 %
#1062074
b110100 &
b110100 %
#1062078
b11010 &
b11010 %
#1062082
b1101 &
b1101 %
#1062086
b101000 &
b101000 %
#1062090
b10100 &
b10100 %
#1062094
b1010 &
b1010 %
#1062098
b101 &
b101 %
#1062102
b10000 &
b10000 %
#1062106
b1000 &
b1000 %
#1062110
b100 &
b100 %
#1062114
b10 &
b10 %
#1062118
b1 &
1#
b1 %
#1062122
b0 &
b0 %
0#
0$
#2121084
b10100 !
1"
#2121086
b10100 &
b10100 %
1$
#2121087
0"
#2121090
b1010 &
b1010 %
#2121094
b101 &
b101 %
#2121098
b10000 &
b10000 %
#2121102
b1000 &
b1000 %
#2121106
b100 &
b100 %
#2121110
b10 &
b10 %
#2121114
b1 &
b1 %
1#
#2121118
b0 &
0#
b0 %
0$
#4500012
