
14-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000098dc  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004098dc  004098dc  000118dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  004098e4  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004c0  20000884  0040a168  00018884  2**2
                  ALLOC
  4 .stack        00003004  20000d44  0040a628  00018884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00018884  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000188ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000986f  00000000  00000000  00018909  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000165a  00000000  00000000  00022178  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005854  00000000  00000000  000237d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009b8  00000000  00000000  00029026  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008e8  00000000  00000000  000299de  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013a57  00000000  00000000  0002a2c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009e89  00000000  00000000  0003dd1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000598ed  00000000  00000000  00047ba6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003500  00000000  00000000  000a1494  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d48 	.word	0x20003d48
  400004:	00402195 	.word	0x00402195
  400008:	0040225d 	.word	0x0040225d
  40000c:	0040225d 	.word	0x0040225d
  400010:	0040225d 	.word	0x0040225d
  400014:	0040225d 	.word	0x0040225d
  400018:	0040225d 	.word	0x0040225d
	...
  40002c:	0040225d 	.word	0x0040225d
  400030:	0040225d 	.word	0x0040225d
  400034:	00000000 	.word	0x00000000
  400038:	0040225d 	.word	0x0040225d
  40003c:	0040225d 	.word	0x0040225d
  400040:	0040225d 	.word	0x0040225d
  400044:	0040225d 	.word	0x0040225d
  400048:	0040225d 	.word	0x0040225d
  40004c:	0040225d 	.word	0x0040225d
  400050:	0040225d 	.word	0x0040225d
  400054:	0040225d 	.word	0x0040225d
  400058:	0040225d 	.word	0x0040225d
  40005c:	0040225d 	.word	0x0040225d
  400060:	0040225d 	.word	0x0040225d
  400064:	0040225d 	.word	0x0040225d
  400068:	00000000 	.word	0x00000000
  40006c:	00401e6d 	.word	0x00401e6d
  400070:	00401e85 	.word	0x00401e85
  400074:	00401e9d 	.word	0x00401e9d
  400078:	0040225d 	.word	0x0040225d
  40007c:	0040225d 	.word	0x0040225d
	...
  400088:	0040225d 	.word	0x0040225d
  40008c:	0040225d 	.word	0x0040225d
  400090:	0040225d 	.word	0x0040225d
  400094:	0040225d 	.word	0x0040225d
  400098:	0040225d 	.word	0x0040225d
  40009c:	0040225d 	.word	0x0040225d
  4000a0:	0040225d 	.word	0x0040225d
  4000a4:	0040225d 	.word	0x0040225d
  4000a8:	0040225d 	.word	0x0040225d
  4000ac:	0040225d 	.word	0x0040225d
  4000b0:	0040225d 	.word	0x0040225d
  4000b4:	0040295d 	.word	0x0040295d
  4000b8:	0040225d 	.word	0x0040225d
  4000bc:	0040225d 	.word	0x0040225d
  4000c0:	0040225d 	.word	0x0040225d
  4000c4:	0040225d 	.word	0x0040225d
  4000c8:	0040225d 	.word	0x0040225d

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004098e4 	.word	0x004098e4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004098e4 	.word	0x004098e4
  40011c:	20000888 	.word	0x20000888
  400120:	004098e4 	.word	0x004098e4
  400124:	00000000 	.word	0x00000000

00400128 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400128:	b480      	push	{r7}
  40012a:	b087      	sub	sp, #28
  40012c:	af00      	add	r7, sp, #0
  40012e:	60f8      	str	r0, [r7, #12]
  400130:	60b9      	str	r1, [r7, #8]
  400132:	607a      	str	r2, [r7, #4]
  400134:	603b      	str	r3, [r7, #0]
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400136:	68fb      	ldr	r3, [r7, #12]
  400138:	2201      	movs	r2, #1
  40013a:	601a      	str	r2, [r3, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  40013c:	68fb      	ldr	r3, [r7, #12]
  40013e:	2200      	movs	r2, #0
  400140:	605a      	str	r2, [r3, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400142:	68fb      	ldr	r3, [r7, #12]
  400144:	f240 2202 	movw	r2, #514	; 0x202
  400148:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  40014c:	68fb      	ldr	r3, [r7, #12]
  40014e:	2200      	movs	r2, #0
  400150:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400154:	68fb      	ldr	r3, [r7, #12]
  400156:	2200      	movs	r2, #0
  400158:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  40015c:	687b      	ldr	r3, [r7, #4]
  40015e:	005b      	lsls	r3, r3, #1
  400160:	68ba      	ldr	r2, [r7, #8]
  400162:	fbb2 f3f3 	udiv	r3, r2, r3
  400166:	3b01      	subs	r3, #1
  400168:	617b      	str	r3, [r7, #20]
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  40016a:	68fb      	ldr	r3, [r7, #12]
  40016c:	685a      	ldr	r2, [r3, #4]
  40016e:	697b      	ldr	r3, [r7, #20]
  400170:	021b      	lsls	r3, r3, #8
  400172:	b299      	uxth	r1, r3
  400174:	683b      	ldr	r3, [r7, #0]
  400176:	430b      	orrs	r3, r1
  400178:	431a      	orrs	r2, r3
  40017a:	68fb      	ldr	r3, [r7, #12]
  40017c:	605a      	str	r2, [r3, #4]
	return 0;
  40017e:	2300      	movs	r3, #0
}
  400180:	4618      	mov	r0, r3
  400182:	371c      	adds	r7, #28
  400184:	46bd      	mov	sp, r7
  400186:	f85d 7b04 	ldr.w	r7, [sp], #4
  40018a:	4770      	bx	lr

0040018c <adc_configure_trigger>:
 * ADC_MR_FREERUN_OFF disables freerun mode.
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
  40018c:	b480      	push	{r7}
  40018e:	b083      	sub	sp, #12
  400190:	af00      	add	r7, sp, #0
  400192:	6078      	str	r0, [r7, #4]
  400194:	460b      	mov	r3, r1
  400196:	70fb      	strb	r3, [r7, #3]
  400198:	4613      	mov	r3, r2
  40019a:	70bb      	strb	r3, [r7, #2]
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  40019c:	687b      	ldr	r3, [r7, #4]
  40019e:	685a      	ldr	r2, [r3, #4]
  4001a0:	78f9      	ldrb	r1, [r7, #3]
  4001a2:	78bb      	ldrb	r3, [r7, #2]
  4001a4:	01db      	lsls	r3, r3, #7
  4001a6:	b2db      	uxtb	r3, r3
  4001a8:	430b      	orrs	r3, r1
  4001aa:	431a      	orrs	r2, r3
  4001ac:	687b      	ldr	r3, [r7, #4]
  4001ae:	605a      	str	r2, [r3, #4]
}
  4001b0:	370c      	adds	r7, #12
  4001b2:	46bd      	mov	sp, r7
  4001b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001b8:	4770      	bx	lr
  4001ba:	bf00      	nop

004001bc <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  4001bc:	b480      	push	{r7}
  4001be:	b085      	sub	sp, #20
  4001c0:	af00      	add	r7, sp, #0
  4001c2:	60f8      	str	r0, [r7, #12]
  4001c4:	607a      	str	r2, [r7, #4]
  4001c6:	461a      	mov	r2, r3
  4001c8:	460b      	mov	r3, r1
  4001ca:	72fb      	strb	r3, [r7, #11]
  4001cc:	4613      	mov	r3, r2
  4001ce:	72bb      	strb	r3, [r7, #10]
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001d0:	68fb      	ldr	r3, [r7, #12]
  4001d2:	685a      	ldr	r2, [r3, #4]
  4001d4:	7abb      	ldrb	r3, [r7, #10]
  4001d6:	071b      	lsls	r3, r3, #28
  4001d8:	f003 5140 	and.w	r1, r3, #805306368	; 0x30000000
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	4319      	orrs	r1, r3
  4001e0:	7afb      	ldrb	r3, [r7, #11]
  4001e2:	061b      	lsls	r3, r3, #24
  4001e4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  4001e8:	430b      	orrs	r3, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001ea:	431a      	orrs	r2, r3
  4001ec:	68fb      	ldr	r3, [r7, #12]
  4001ee:	605a      	str	r2, [r3, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  4001f0:	3714      	adds	r7, #20
  4001f2:	46bd      	mov	sp, r7
  4001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop

004001fc <adc_start>:
 *
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
  4001fc:	b480      	push	{r7}
  4001fe:	b083      	sub	sp, #12
  400200:	af00      	add	r7, sp, #0
  400202:	6078      	str	r0, [r7, #4]
	p_adc->ADC_CR = ADC_CR_START;
  400204:	687b      	ldr	r3, [r7, #4]
  400206:	2202      	movs	r2, #2
  400208:	601a      	str	r2, [r3, #0]
}
  40020a:	370c      	adds	r7, #12
  40020c:	46bd      	mov	sp, r7
  40020e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400212:	4770      	bx	lr

00400214 <adc_enable_channel>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400214:	b480      	push	{r7}
  400216:	b083      	sub	sp, #12
  400218:	af00      	add	r7, sp, #0
  40021a:	6078      	str	r0, [r7, #4]
  40021c:	460b      	mov	r3, r1
  40021e:	70fb      	strb	r3, [r7, #3]
	p_adc->ADC_CHER = 1 << adc_ch;
  400220:	78fb      	ldrb	r3, [r7, #3]
  400222:	2201      	movs	r2, #1
  400224:	fa02 f303 	lsl.w	r3, r2, r3
  400228:	461a      	mov	r2, r3
  40022a:	687b      	ldr	r3, [r7, #4]
  40022c:	611a      	str	r2, [r3, #16]
}
  40022e:	370c      	adds	r7, #12
  400230:	46bd      	mov	sp, r7
  400232:	f85d 7b04 	ldr.w	r7, [sp], #4
  400236:	4770      	bx	lr

00400238 <adc_get_channel_value>:
 * \param adc_ch ADC channel number.
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400238:	b480      	push	{r7}
  40023a:	b085      	sub	sp, #20
  40023c:	af00      	add	r7, sp, #0
  40023e:	6078      	str	r0, [r7, #4]
  400240:	460b      	mov	r3, r1
  400242:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_data = 0;
  400244:	2300      	movs	r3, #0
  400246:	60fb      	str	r3, [r7, #12]

	if (15 >= adc_ch) {
  400248:	78fb      	ldrb	r3, [r7, #3]
  40024a:	2b0f      	cmp	r3, #15
  40024c:	d805      	bhi.n	40025a <adc_get_channel_value+0x22>
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  40024e:	78fa      	ldrb	r2, [r7, #3]
  400250:	687b      	ldr	r3, [r7, #4]
  400252:	3214      	adds	r2, #20
  400254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400258:	60fb      	str	r3, [r7, #12]
	}

	return ul_data;
  40025a:	68fb      	ldr	r3, [r7, #12]
}
  40025c:	4618      	mov	r0, r3
  40025e:	3714      	adds	r7, #20
  400260:	46bd      	mov	sp, r7
  400262:	f85d 7b04 	ldr.w	r7, [sp], #4
  400266:	4770      	bx	lr

00400268 <adc_enable_interrupt>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
  400268:	b480      	push	{r7}
  40026a:	b083      	sub	sp, #12
  40026c:	af00      	add	r7, sp, #0
  40026e:	6078      	str	r0, [r7, #4]
  400270:	6039      	str	r1, [r7, #0]
	p_adc->ADC_IER = ul_source;
  400272:	687b      	ldr	r3, [r7, #4]
  400274:	683a      	ldr	r2, [r7, #0]
  400276:	625a      	str	r2, [r3, #36]	; 0x24
}
  400278:	370c      	adds	r7, #12
  40027a:	46bd      	mov	sp, r7
  40027c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400280:	4770      	bx	lr
  400282:	bf00      	nop

00400284 <adc_get_status>:
 * \param p_adc Pointer to an ADC instance.
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
  400284:	b480      	push	{r7}
  400286:	b083      	sub	sp, #12
  400288:	af00      	add	r7, sp, #0
  40028a:	6078      	str	r0, [r7, #4]
	return p_adc->ADC_ISR;
  40028c:	687b      	ldr	r3, [r7, #4]
  40028e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400290:	4618      	mov	r0, r3
  400292:	370c      	adds	r7, #12
  400294:	46bd      	mov	sp, r7
  400296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40029a:	4770      	bx	lr

0040029c <adc_enable_ts>:
 * \brief Turn on temperature sensor.
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_ts(Adc *p_adc)
{
  40029c:	b480      	push	{r7}
  40029e:	b083      	sub	sp, #12
  4002a0:	af00      	add	r7, sp, #0
  4002a2:	6078      	str	r0, [r7, #4]
	p_adc->ADC_ACR |= ADC_ACR_TSON;
  4002a4:	687b      	ldr	r3, [r7, #4]
  4002a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
  4002aa:	f043 0210 	orr.w	r2, r3, #16
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
  4002b4:	370c      	adds	r7, #12
  4002b6:	46bd      	mov	sp, r7
  4002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop

004002c0 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4002c0:	b580      	push	{r7, lr}
  4002c2:	b082      	sub	sp, #8
  4002c4:	af00      	add	r7, sp, #0
  4002c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002c8:	687b      	ldr	r3, [r7, #4]
  4002ca:	2b07      	cmp	r3, #7
  4002cc:	d830      	bhi.n	400330 <osc_enable+0x70>
  4002ce:	a201      	add	r2, pc, #4	; (adr r2, 4002d4 <osc_enable+0x14>)
  4002d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002d4:	00400331 	.word	0x00400331
  4002d8:	004002f5 	.word	0x004002f5
  4002dc:	004002fd 	.word	0x004002fd
  4002e0:	00400305 	.word	0x00400305
  4002e4:	0040030d 	.word	0x0040030d
  4002e8:	00400315 	.word	0x00400315
  4002ec:	0040031d 	.word	0x0040031d
  4002f0:	00400327 	.word	0x00400327
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4002f4:	2000      	movs	r0, #0
  4002f6:	4b10      	ldr	r3, [pc, #64]	; (400338 <osc_enable+0x78>)
  4002f8:	4798      	blx	r3
		break;
  4002fa:	e019      	b.n	400330 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4002fc:	2001      	movs	r0, #1
  4002fe:	4b0e      	ldr	r3, [pc, #56]	; (400338 <osc_enable+0x78>)
  400300:	4798      	blx	r3
		break;
  400302:	e015      	b.n	400330 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400304:	2000      	movs	r0, #0
  400306:	4b0d      	ldr	r3, [pc, #52]	; (40033c <osc_enable+0x7c>)
  400308:	4798      	blx	r3
		break;
  40030a:	e011      	b.n	400330 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40030c:	2010      	movs	r0, #16
  40030e:	4b0b      	ldr	r3, [pc, #44]	; (40033c <osc_enable+0x7c>)
  400310:	4798      	blx	r3
		break;
  400312:	e00d      	b.n	400330 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400314:	2020      	movs	r0, #32
  400316:	4b09      	ldr	r3, [pc, #36]	; (40033c <osc_enable+0x7c>)
  400318:	4798      	blx	r3
		break;
  40031a:	e009      	b.n	400330 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40031c:	2000      	movs	r0, #0
  40031e:	213e      	movs	r1, #62	; 0x3e
  400320:	4b07      	ldr	r3, [pc, #28]	; (400340 <osc_enable+0x80>)
  400322:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400324:	e004      	b.n	400330 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400326:	2001      	movs	r0, #1
  400328:	213e      	movs	r1, #62	; 0x3e
  40032a:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_enable+0x80>)
  40032c:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40032e:	bf00      	nop
	}
}
  400330:	3708      	adds	r7, #8
  400332:	46bd      	mov	sp, r7
  400334:	bd80      	pop	{r7, pc}
  400336:	bf00      	nop
  400338:	00401f39 	.word	0x00401f39
  40033c:	00401fa5 	.word	0x00401fa5
  400340:	00402015 	.word	0x00402015

00400344 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400344:	b580      	push	{r7, lr}
  400346:	b082      	sub	sp, #8
  400348:	af00      	add	r7, sp, #0
  40034a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40034c:	687b      	ldr	r3, [r7, #4]
  40034e:	2b07      	cmp	r3, #7
  400350:	d826      	bhi.n	4003a0 <osc_is_ready+0x5c>
  400352:	a201      	add	r2, pc, #4	; (adr r2, 400358 <osc_is_ready+0x14>)
  400354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400358:	00400379 	.word	0x00400379
  40035c:	0040037d 	.word	0x0040037d
  400360:	0040037d 	.word	0x0040037d
  400364:	0040038f 	.word	0x0040038f
  400368:	0040038f 	.word	0x0040038f
  40036c:	0040038f 	.word	0x0040038f
  400370:	0040038f 	.word	0x0040038f
  400374:	0040038f 	.word	0x0040038f
	case OSC_SLCK_32K_RC:
		return 1;
  400378:	2301      	movs	r3, #1
  40037a:	e012      	b.n	4003a2 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40037c:	4b0b      	ldr	r3, [pc, #44]	; (4003ac <osc_is_ready+0x68>)
  40037e:	4798      	blx	r3
  400380:	4603      	mov	r3, r0
  400382:	2b00      	cmp	r3, #0
  400384:	bf14      	ite	ne
  400386:	2301      	movne	r3, #1
  400388:	2300      	moveq	r3, #0
  40038a:	b2db      	uxtb	r3, r3
  40038c:	e009      	b.n	4003a2 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40038e:	4b08      	ldr	r3, [pc, #32]	; (4003b0 <osc_is_ready+0x6c>)
  400390:	4798      	blx	r3
  400392:	4603      	mov	r3, r0
  400394:	2b00      	cmp	r3, #0
  400396:	bf14      	ite	ne
  400398:	2301      	movne	r3, #1
  40039a:	2300      	moveq	r3, #0
  40039c:	b2db      	uxtb	r3, r3
  40039e:	e000      	b.n	4003a2 <osc_is_ready+0x5e>
	}

	return 0;
  4003a0:	2300      	movs	r3, #0
}
  4003a2:	4618      	mov	r0, r3
  4003a4:	3708      	adds	r7, #8
  4003a6:	46bd      	mov	sp, r7
  4003a8:	bd80      	pop	{r7, pc}
  4003aa:	bf00      	nop
  4003ac:	00401f71 	.word	0x00401f71
  4003b0:	0040208d 	.word	0x0040208d

004003b4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4003b4:	b480      	push	{r7}
  4003b6:	b083      	sub	sp, #12
  4003b8:	af00      	add	r7, sp, #0
  4003ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4003bc:	687b      	ldr	r3, [r7, #4]
  4003be:	2b07      	cmp	r3, #7
  4003c0:	d825      	bhi.n	40040e <osc_get_rate+0x5a>
  4003c2:	a201      	add	r2, pc, #4	; (adr r2, 4003c8 <osc_get_rate+0x14>)
  4003c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4003c8:	004003e9 	.word	0x004003e9
  4003cc:	004003ef 	.word	0x004003ef
  4003d0:	004003f5 	.word	0x004003f5
  4003d4:	004003fb 	.word	0x004003fb
  4003d8:	004003ff 	.word	0x004003ff
  4003dc:	00400403 	.word	0x00400403
  4003e0:	00400407 	.word	0x00400407
  4003e4:	0040040b 	.word	0x0040040b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4003e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4003ec:	e010      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4003ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4003f2:	e00d      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4003f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4003f8:	e00a      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4003fa:	4b08      	ldr	r3, [pc, #32]	; (40041c <osc_get_rate+0x68>)
  4003fc:	e008      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4003fe:	4b08      	ldr	r3, [pc, #32]	; (400420 <osc_get_rate+0x6c>)
  400400:	e006      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400402:	4b08      	ldr	r3, [pc, #32]	; (400424 <osc_get_rate+0x70>)
  400404:	e004      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400406:	4b07      	ldr	r3, [pc, #28]	; (400424 <osc_get_rate+0x70>)
  400408:	e002      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40040a:	4b06      	ldr	r3, [pc, #24]	; (400424 <osc_get_rate+0x70>)
  40040c:	e000      	b.n	400410 <osc_get_rate+0x5c>
	}

	return 0;
  40040e:	2300      	movs	r3, #0
}
  400410:	4618      	mov	r0, r3
  400412:	370c      	adds	r7, #12
  400414:	46bd      	mov	sp, r7
  400416:	f85d 7b04 	ldr.w	r7, [sp], #4
  40041a:	4770      	bx	lr
  40041c:	003d0900 	.word	0x003d0900
  400420:	007a1200 	.word	0x007a1200
  400424:	00b71b00 	.word	0x00b71b00

00400428 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400428:	b580      	push	{r7, lr}
  40042a:	b082      	sub	sp, #8
  40042c:	af00      	add	r7, sp, #0
  40042e:	4603      	mov	r3, r0
  400430:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400432:	bf00      	nop
  400434:	79fb      	ldrb	r3, [r7, #7]
  400436:	4618      	mov	r0, r3
  400438:	4b05      	ldr	r3, [pc, #20]	; (400450 <osc_wait_ready+0x28>)
  40043a:	4798      	blx	r3
  40043c:	4603      	mov	r3, r0
  40043e:	f083 0301 	eor.w	r3, r3, #1
  400442:	b2db      	uxtb	r3, r3
  400444:	2b00      	cmp	r3, #0
  400446:	d1f5      	bne.n	400434 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400448:	3708      	adds	r7, #8
  40044a:	46bd      	mov	sp, r7
  40044c:	bd80      	pop	{r7, pc}
  40044e:	bf00      	nop
  400450:	00400345 	.word	0x00400345

00400454 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400454:	b580      	push	{r7, lr}
  400456:	b086      	sub	sp, #24
  400458:	af00      	add	r7, sp, #0
  40045a:	60f8      	str	r0, [r7, #12]
  40045c:	607a      	str	r2, [r7, #4]
  40045e:	603b      	str	r3, [r7, #0]
  400460:	460b      	mov	r3, r1
  400462:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400464:	7afb      	ldrb	r3, [r7, #11]
  400466:	4618      	mov	r0, r3
  400468:	4b0d      	ldr	r3, [pc, #52]	; (4004a0 <pll_config_init+0x4c>)
  40046a:	4798      	blx	r3
  40046c:	4602      	mov	r2, r0
  40046e:	687b      	ldr	r3, [r7, #4]
  400470:	fbb2 f3f3 	udiv	r3, r2, r3
  400474:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400476:	697b      	ldr	r3, [r7, #20]
  400478:	683a      	ldr	r2, [r7, #0]
  40047a:	fb02 f303 	mul.w	r3, r2, r3
  40047e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400480:	683b      	ldr	r3, [r7, #0]
  400482:	3b01      	subs	r3, #1
  400484:	041a      	lsls	r2, r3, #16
  400486:	4b07      	ldr	r3, [pc, #28]	; (4004a4 <pll_config_init+0x50>)
  400488:	4013      	ands	r3, r2
  40048a:	687a      	ldr	r2, [r7, #4]
  40048c:	b2d2      	uxtb	r2, r2
  40048e:	4313      	orrs	r3, r2
  400490:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  400494:	68fb      	ldr	r3, [r7, #12]
  400496:	601a      	str	r2, [r3, #0]
}
  400498:	3718      	adds	r7, #24
  40049a:	46bd      	mov	sp, r7
  40049c:	bd80      	pop	{r7, pc}
  40049e:	bf00      	nop
  4004a0:	004003b5 	.word	0x004003b5
  4004a4:	07ff0000 	.word	0x07ff0000

004004a8 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4004a8:	b580      	push	{r7, lr}
  4004aa:	b082      	sub	sp, #8
  4004ac:	af00      	add	r7, sp, #0
  4004ae:	6078      	str	r0, [r7, #4]
  4004b0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4004b2:	683b      	ldr	r3, [r7, #0]
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	d108      	bne.n	4004ca <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4004b8:	4b08      	ldr	r3, [pc, #32]	; (4004dc <pll_enable+0x34>)
  4004ba:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4004bc:	4a08      	ldr	r2, [pc, #32]	; (4004e0 <pll_enable+0x38>)
  4004be:	687b      	ldr	r3, [r7, #4]
  4004c0:	681b      	ldr	r3, [r3, #0]
  4004c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4004c6:	6293      	str	r3, [r2, #40]	; 0x28
  4004c8:	e005      	b.n	4004d6 <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  4004ca:	4b06      	ldr	r3, [pc, #24]	; (4004e4 <pll_enable+0x3c>)
  4004cc:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  4004ce:	4a04      	ldr	r2, [pc, #16]	; (4004e0 <pll_enable+0x38>)
  4004d0:	687b      	ldr	r3, [r7, #4]
  4004d2:	681b      	ldr	r3, [r3, #0]
  4004d4:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  4004d6:	3708      	adds	r7, #8
  4004d8:	46bd      	mov	sp, r7
  4004da:	bd80      	pop	{r7, pc}
  4004dc:	004020a9 	.word	0x004020a9
  4004e0:	400e0400 	.word	0x400e0400
  4004e4:	004020dd 	.word	0x004020dd

004004e8 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4004e8:	b580      	push	{r7, lr}
  4004ea:	b082      	sub	sp, #8
  4004ec:	af00      	add	r7, sp, #0
  4004ee:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4004f0:	687b      	ldr	r3, [r7, #4]
  4004f2:	2b00      	cmp	r3, #0
  4004f4:	d103      	bne.n	4004fe <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4004f6:	4b05      	ldr	r3, [pc, #20]	; (40050c <pll_is_locked+0x24>)
  4004f8:	4798      	blx	r3
  4004fa:	4603      	mov	r3, r0
  4004fc:	e002      	b.n	400504 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  4004fe:	4b04      	ldr	r3, [pc, #16]	; (400510 <pll_is_locked+0x28>)
  400500:	4798      	blx	r3
  400502:	4603      	mov	r3, r0
	}
}
  400504:	4618      	mov	r0, r3
  400506:	3708      	adds	r7, #8
  400508:	46bd      	mov	sp, r7
  40050a:	bd80      	pop	{r7, pc}
  40050c:	004020c1 	.word	0x004020c1
  400510:	004020f5 	.word	0x004020f5

00400514 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400514:	b580      	push	{r7, lr}
  400516:	b082      	sub	sp, #8
  400518:	af00      	add	r7, sp, #0
  40051a:	4603      	mov	r3, r0
  40051c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40051e:	79fb      	ldrb	r3, [r7, #7]
  400520:	3b03      	subs	r3, #3
  400522:	2b04      	cmp	r3, #4
  400524:	d808      	bhi.n	400538 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400526:	79fb      	ldrb	r3, [r7, #7]
  400528:	4618      	mov	r0, r3
  40052a:	4b05      	ldr	r3, [pc, #20]	; (400540 <pll_enable_source+0x2c>)
  40052c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40052e:	79fb      	ldrb	r3, [r7, #7]
  400530:	4618      	mov	r0, r3
  400532:	4b04      	ldr	r3, [pc, #16]	; (400544 <pll_enable_source+0x30>)
  400534:	4798      	blx	r3
		break;
  400536:	e000      	b.n	40053a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400538:	bf00      	nop
	}
}
  40053a:	3708      	adds	r7, #8
  40053c:	46bd      	mov	sp, r7
  40053e:	bd80      	pop	{r7, pc}
  400540:	004002c1 	.word	0x004002c1
  400544:	00400429 	.word	0x00400429

00400548 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400548:	b580      	push	{r7, lr}
  40054a:	b082      	sub	sp, #8
  40054c:	af00      	add	r7, sp, #0
  40054e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400550:	bf00      	nop
  400552:	6878      	ldr	r0, [r7, #4]
  400554:	4b04      	ldr	r3, [pc, #16]	; (400568 <pll_wait_for_lock+0x20>)
  400556:	4798      	blx	r3
  400558:	4603      	mov	r3, r0
  40055a:	2b00      	cmp	r3, #0
  40055c:	d0f9      	beq.n	400552 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40055e:	2300      	movs	r3, #0
}
  400560:	4618      	mov	r0, r3
  400562:	3708      	adds	r7, #8
  400564:	46bd      	mov	sp, r7
  400566:	bd80      	pop	{r7, pc}
  400568:	004004e9 	.word	0x004004e9

0040056c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400570:	2006      	movs	r0, #6
  400572:	4b04      	ldr	r3, [pc, #16]	; (400584 <sysclk_get_main_hz+0x18>)
  400574:	4798      	blx	r3
  400576:	4602      	mov	r2, r0
  400578:	4613      	mov	r3, r2
  40057a:	009b      	lsls	r3, r3, #2
  40057c:	4413      	add	r3, r2
  40057e:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400580:	4618      	mov	r0, r3
  400582:	bd80      	pop	{r7, pc}
  400584:	004003b5 	.word	0x004003b5

00400588 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400588:	b580      	push	{r7, lr}
  40058a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40058c:	4b02      	ldr	r3, [pc, #8]	; (400598 <sysclk_get_cpu_hz+0x10>)
  40058e:	4798      	blx	r3
  400590:	4603      	mov	r3, r0
  400592:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400594:	4618      	mov	r0, r3
  400596:	bd80      	pop	{r7, pc}
  400598:	0040056d 	.word	0x0040056d

0040059c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40059c:	b590      	push	{r4, r7, lr}
  40059e:	b083      	sub	sp, #12
  4005a0:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4005a2:	4811      	ldr	r0, [pc, #68]	; (4005e8 <sysclk_init+0x4c>)
  4005a4:	4b11      	ldr	r3, [pc, #68]	; (4005ec <sysclk_init+0x50>)
  4005a6:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  4005a8:	2006      	movs	r0, #6
  4005aa:	4b11      	ldr	r3, [pc, #68]	; (4005f0 <sysclk_init+0x54>)
  4005ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4005ae:	1d3b      	adds	r3, r7, #4
  4005b0:	4618      	mov	r0, r3
  4005b2:	2106      	movs	r1, #6
  4005b4:	2201      	movs	r2, #1
  4005b6:	2314      	movs	r3, #20
  4005b8:	4c0e      	ldr	r4, [pc, #56]	; (4005f4 <sysclk_init+0x58>)
  4005ba:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4005bc:	1d3b      	adds	r3, r7, #4
  4005be:	4618      	mov	r0, r3
  4005c0:	2100      	movs	r1, #0
  4005c2:	4b0d      	ldr	r3, [pc, #52]	; (4005f8 <sysclk_init+0x5c>)
  4005c4:	4798      	blx	r3
		pll_wait_for_lock(0);
  4005c6:	2000      	movs	r0, #0
  4005c8:	4b0c      	ldr	r3, [pc, #48]	; (4005fc <sysclk_init+0x60>)
  4005ca:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4005cc:	2010      	movs	r0, #16
  4005ce:	4b0c      	ldr	r3, [pc, #48]	; (400600 <sysclk_init+0x64>)
  4005d0:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4005d2:	4b0c      	ldr	r3, [pc, #48]	; (400604 <sysclk_init+0x68>)
  4005d4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4005d6:	4b0c      	ldr	r3, [pc, #48]	; (400608 <sysclk_init+0x6c>)
  4005d8:	4798      	blx	r3
  4005da:	4603      	mov	r3, r0
  4005dc:	4618      	mov	r0, r3
  4005de:	4b03      	ldr	r3, [pc, #12]	; (4005ec <sysclk_init+0x50>)
  4005e0:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4005e2:	370c      	adds	r7, #12
  4005e4:	46bd      	mov	sp, r7
  4005e6:	bd90      	pop	{r4, r7, pc}
  4005e8:	07270e00 	.word	0x07270e00
  4005ec:	00402401 	.word	0x00402401
  4005f0:	00400515 	.word	0x00400515
  4005f4:	00400455 	.word	0x00400455
  4005f8:	004004a9 	.word	0x004004a9
  4005fc:	00400549 	.word	0x00400549
  400600:	00401eb5 	.word	0x00401eb5
  400604:	00402265 	.word	0x00402265
  400608:	00400589 	.word	0x00400589

0040060c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40060c:	b580      	push	{r7, lr}
  40060e:	b082      	sub	sp, #8
  400610:	af00      	add	r7, sp, #0
  400612:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400614:	6878      	ldr	r0, [r7, #4]
  400616:	4b02      	ldr	r3, [pc, #8]	; (400620 <sysclk_enable_peripheral_clock+0x14>)
  400618:	4798      	blx	r3
}
  40061a:	3708      	adds	r7, #8
  40061c:	46bd      	mov	sp, r7
  40061e:	bd80      	pop	{r7, pc}
  400620:	00402111 	.word	0x00402111

00400624 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400624:	b580      	push	{r7, lr}
  400626:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400628:	200b      	movs	r0, #11
  40062a:	4b04      	ldr	r3, [pc, #16]	; (40063c <ioport_init+0x18>)
  40062c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40062e:	200c      	movs	r0, #12
  400630:	4b02      	ldr	r3, [pc, #8]	; (40063c <ioport_init+0x18>)
  400632:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400634:	200d      	movs	r0, #13
  400636:	4b01      	ldr	r3, [pc, #4]	; (40063c <ioport_init+0x18>)
  400638:	4798      	blx	r3
	arch_ioport_init();
}
  40063a:	bd80      	pop	{r7, pc}
  40063c:	0040060d 	.word	0x0040060d

00400640 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400640:	b580      	push	{r7, lr}
  400642:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400644:	4b2a      	ldr	r3, [pc, #168]	; (4006f0 <board_init+0xb0>)
  400646:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40064a:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  40064c:	4b29      	ldr	r3, [pc, #164]	; (4006f4 <board_init+0xb4>)
  40064e:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400650:	2013      	movs	r0, #19
  400652:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400656:	4b28      	ldr	r3, [pc, #160]	; (4006f8 <board_init+0xb8>)
  400658:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40065a:	2014      	movs	r0, #20
  40065c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400660:	4b25      	ldr	r3, [pc, #148]	; (4006f8 <board_init+0xb8>)
  400662:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400664:	2023      	movs	r0, #35	; 0x23
  400666:	4925      	ldr	r1, [pc, #148]	; (4006fc <board_init+0xbc>)
  400668:	4b23      	ldr	r3, [pc, #140]	; (4006f8 <board_init+0xb8>)
  40066a:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  40066c:	204c      	movs	r0, #76	; 0x4c
  40066e:	4924      	ldr	r1, [pc, #144]	; (400700 <board_init+0xc0>)
  400670:	4b21      	ldr	r3, [pc, #132]	; (4006f8 <board_init+0xb8>)
  400672:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400674:	4823      	ldr	r0, [pc, #140]	; (400704 <board_init+0xc4>)
  400676:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40067a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40067e:	4b22      	ldr	r3, [pc, #136]	; (400708 <board_init+0xc8>)
  400680:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400682:	2040      	movs	r0, #64	; 0x40
  400684:	4921      	ldr	r1, [pc, #132]	; (40070c <board_init+0xcc>)
  400686:	4b1c      	ldr	r3, [pc, #112]	; (4006f8 <board_init+0xb8>)
  400688:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  40068a:	2041      	movs	r0, #65	; 0x41
  40068c:	491f      	ldr	r1, [pc, #124]	; (40070c <board_init+0xcc>)
  40068e:	4b1a      	ldr	r3, [pc, #104]	; (4006f8 <board_init+0xb8>)
  400690:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400692:	2042      	movs	r0, #66	; 0x42
  400694:	491d      	ldr	r1, [pc, #116]	; (40070c <board_init+0xcc>)
  400696:	4b18      	ldr	r3, [pc, #96]	; (4006f8 <board_init+0xb8>)
  400698:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  40069a:	2043      	movs	r0, #67	; 0x43
  40069c:	491b      	ldr	r1, [pc, #108]	; (40070c <board_init+0xcc>)
  40069e:	4b16      	ldr	r3, [pc, #88]	; (4006f8 <board_init+0xb8>)
  4006a0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  4006a2:	2044      	movs	r0, #68	; 0x44
  4006a4:	4919      	ldr	r1, [pc, #100]	; (40070c <board_init+0xcc>)
  4006a6:	4b14      	ldr	r3, [pc, #80]	; (4006f8 <board_init+0xb8>)
  4006a8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  4006aa:	2045      	movs	r0, #69	; 0x45
  4006ac:	4917      	ldr	r1, [pc, #92]	; (40070c <board_init+0xcc>)
  4006ae:	4b12      	ldr	r3, [pc, #72]	; (4006f8 <board_init+0xb8>)
  4006b0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  4006b2:	2046      	movs	r0, #70	; 0x46
  4006b4:	4915      	ldr	r1, [pc, #84]	; (40070c <board_init+0xcc>)
  4006b6:	4b10      	ldr	r3, [pc, #64]	; (4006f8 <board_init+0xb8>)
  4006b8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  4006ba:	2047      	movs	r0, #71	; 0x47
  4006bc:	4913      	ldr	r1, [pc, #76]	; (40070c <board_init+0xcc>)
  4006be:	4b0e      	ldr	r3, [pc, #56]	; (4006f8 <board_init+0xb8>)
  4006c0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  4006c2:	204b      	movs	r0, #75	; 0x4b
  4006c4:	4911      	ldr	r1, [pc, #68]	; (40070c <board_init+0xcc>)
  4006c6:	4b0c      	ldr	r3, [pc, #48]	; (4006f8 <board_init+0xb8>)
  4006c8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  4006ca:	2048      	movs	r0, #72	; 0x48
  4006cc:	490f      	ldr	r1, [pc, #60]	; (40070c <board_init+0xcc>)
  4006ce:	4b0a      	ldr	r3, [pc, #40]	; (4006f8 <board_init+0xb8>)
  4006d0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  4006d2:	204f      	movs	r0, #79	; 0x4f
  4006d4:	490d      	ldr	r1, [pc, #52]	; (40070c <board_init+0xcc>)
  4006d6:	4b08      	ldr	r3, [pc, #32]	; (4006f8 <board_init+0xb8>)
  4006d8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4006da:	2053      	movs	r0, #83	; 0x53
  4006dc:	490b      	ldr	r1, [pc, #44]	; (40070c <board_init+0xcc>)
  4006de:	4b06      	ldr	r3, [pc, #24]	; (4006f8 <board_init+0xb8>)
  4006e0:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4006e2:	204d      	movs	r0, #77	; 0x4d
  4006e4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4006e8:	4b03      	ldr	r3, [pc, #12]	; (4006f8 <board_init+0xb8>)
  4006ea:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  4006ec:	bd80      	pop	{r7, pc}
  4006ee:	bf00      	nop
  4006f0:	400e1450 	.word	0x400e1450
  4006f4:	00400625 	.word	0x00400625
  4006f8:	00401a2d 	.word	0x00401a2d
  4006fc:	28000079 	.word	0x28000079
  400700:	28000059 	.word	0x28000059
  400704:	400e0e00 	.word	0x400e0e00
  400708:	00401be5 	.word	0x00401be5
  40070c:	08000001 	.word	0x08000001

00400710 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400710:	b480      	push	{r7}
  400712:	b08b      	sub	sp, #44	; 0x2c
  400714:	af00      	add	r7, sp, #0
  400716:	6078      	str	r0, [r7, #4]
  400718:	460b      	mov	r3, r1
  40071a:	70fb      	strb	r3, [r7, #3]
  40071c:	687b      	ldr	r3, [r7, #4]
  40071e:	627b      	str	r3, [r7, #36]	; 0x24
  400720:	78fb      	ldrb	r3, [r7, #3]
  400722:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400728:	61fb      	str	r3, [r7, #28]
  40072a:	69fb      	ldr	r3, [r7, #28]
  40072c:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40072e:	69bb      	ldr	r3, [r7, #24]
  400730:	095b      	lsrs	r3, r3, #5
  400732:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400734:	697b      	ldr	r3, [r7, #20]
  400736:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40073a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40073e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400740:	613b      	str	r3, [r7, #16]

	if (level) {
  400742:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400746:	2b00      	cmp	r3, #0
  400748:	d009      	beq.n	40075e <ioport_set_pin_level+0x4e>
  40074a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40074c:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40074e:	68fb      	ldr	r3, [r7, #12]
  400750:	f003 031f 	and.w	r3, r3, #31
  400754:	2201      	movs	r2, #1
  400756:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400758:	693b      	ldr	r3, [r7, #16]
  40075a:	631a      	str	r2, [r3, #48]	; 0x30
  40075c:	e008      	b.n	400770 <ioport_set_pin_level+0x60>
  40075e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400760:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400762:	68bb      	ldr	r3, [r7, #8]
  400764:	f003 031f 	and.w	r3, r3, #31
  400768:	2201      	movs	r2, #1
  40076a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40076c:	693b      	ldr	r3, [r7, #16]
  40076e:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  400770:	372c      	adds	r7, #44	; 0x2c
  400772:	46bd      	mov	sp, r7
  400774:	f85d 7b04 	ldr.w	r7, [sp], #4
  400778:	4770      	bx	lr
  40077a:	bf00      	nop

0040077c <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  40077c:	b580      	push	{r7, lr}
  40077e:	b084      	sub	sp, #16
  400780:	af00      	add	r7, sp, #0
  400782:	6078      	str	r0, [r7, #4]
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400784:	687b      	ldr	r3, [r7, #4]
  400786:	f1c3 0311 	rsb	r3, r3, #17
  40078a:	607b      	str	r3, [r7, #4]
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40078c:	687b      	ldr	r3, [r7, #4]
  40078e:	2b10      	cmp	r3, #16
  400790:	bf28      	it	cs
  400792:	2310      	movcs	r3, #16
  400794:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400796:	687b      	ldr	r3, [r7, #4]
  400798:	2b00      	cmp	r3, #0
  40079a:	d001      	beq.n	4007a0 <aat31xx_set_backlight+0x24>
  40079c:	687b      	ldr	r3, [r7, #4]
  40079e:	e000      	b.n	4007a2 <aat31xx_set_backlight+0x26>
  4007a0:	2301      	movs	r3, #1
  4007a2:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4007a4:	2300      	movs	r3, #0
  4007a6:	60fb      	str	r3, [r7, #12]
  4007a8:	e01a      	b.n	4007e0 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  4007aa:	204d      	movs	r0, #77	; 0x4d
  4007ac:	2100      	movs	r1, #0
  4007ae:	4b14      	ldr	r3, [pc, #80]	; (400800 <aat31xx_set_backlight+0x84>)
  4007b0:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  4007b2:	2318      	movs	r3, #24
  4007b4:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4007b6:	bf00      	nop
  4007b8:	68bb      	ldr	r3, [r7, #8]
  4007ba:	1e5a      	subs	r2, r3, #1
  4007bc:	60ba      	str	r2, [r7, #8]
  4007be:	2b00      	cmp	r3, #0
  4007c0:	d1fa      	bne.n	4007b8 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  4007c2:	204d      	movs	r0, #77	; 0x4d
  4007c4:	2101      	movs	r1, #1
  4007c6:	4b0e      	ldr	r3, [pc, #56]	; (400800 <aat31xx_set_backlight+0x84>)
  4007c8:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  4007ca:	2318      	movs	r3, #24
  4007cc:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4007ce:	bf00      	nop
  4007d0:	68bb      	ldr	r3, [r7, #8]
  4007d2:	1e5a      	subs	r2, r3, #1
  4007d4:	60ba      	str	r2, [r7, #8]
  4007d6:	2b00      	cmp	r3, #0
  4007d8:	d1fa      	bne.n	4007d0 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	3301      	adds	r3, #1
  4007de:	60fb      	str	r3, [r7, #12]
  4007e0:	68fa      	ldr	r2, [r7, #12]
  4007e2:	687b      	ldr	r3, [r7, #4]
  4007e4:	429a      	cmp	r2, r3
  4007e6:	d3e0      	bcc.n	4007aa <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4007e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4007ec:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  4007ee:	bf00      	nop
  4007f0:	68bb      	ldr	r3, [r7, #8]
  4007f2:	1e5a      	subs	r2, r3, #1
  4007f4:	60ba      	str	r2, [r7, #8]
  4007f6:	2b00      	cmp	r3, #0
  4007f8:	d1fa      	bne.n	4007f0 <aat31xx_set_backlight+0x74>
	}
}
  4007fa:	3710      	adds	r7, #16
  4007fc:	46bd      	mov	sp, r7
  4007fe:	bd80      	pop	{r7, pc}
  400800:	00400711 	.word	0x00400711

00400804 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400804:	b580      	push	{r7, lr}
  400806:	b082      	sub	sp, #8
  400808:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  40080a:	204d      	movs	r0, #77	; 0x4d
  40080c:	2100      	movs	r1, #0
  40080e:	4b07      	ldr	r3, [pc, #28]	; (40082c <aat31xx_disable_backlight+0x28>)
  400810:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  400812:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400816:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  400818:	bf00      	nop
  40081a:	687b      	ldr	r3, [r7, #4]
  40081c:	1e5a      	subs	r2, r3, #1
  40081e:	607a      	str	r2, [r7, #4]
  400820:	2b00      	cmp	r3, #0
  400822:	d1fa      	bne.n	40081a <aat31xx_disable_backlight+0x16>
	}
}
  400824:	3708      	adds	r7, #8
  400826:	46bd      	mov	sp, r7
  400828:	bd80      	pop	{r7, pc}
  40082a:	bf00      	nop
  40082c:	00400711 	.word	0x00400711

00400830 <LCD_IR>:
#define DEVICE_TYPE_ILI9325  1
#define DEVICE_TYPE_ILI9341  2
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	4603      	mov	r3, r0
  400838:	71fb      	strb	r3, [r7, #7]
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40083a:	f04f 42c2 	mov.w	r2, #1627389952	; 0x61000000
  40083e:	79fb      	ldrb	r3, [r7, #7]
  400840:	7013      	strb	r3, [r2, #0]
}
  400842:	370c      	adds	r7, #12
  400844:	46bd      	mov	sp, r7
  400846:	f85d 7b04 	ldr.w	r7, [sp], #4
  40084a:	4770      	bx	lr

0040084c <LCD_WD>:

static inline void LCD_WD(uint8_t lcd_data)
{
  40084c:	b480      	push	{r7}
  40084e:	b083      	sub	sp, #12
  400850:	af00      	add	r7, sp, #0
  400852:	4603      	mov	r3, r0
  400854:	71fb      	strb	r3, [r7, #7]
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400856:	4a04      	ldr	r2, [pc, #16]	; (400868 <LCD_WD+0x1c>)
  400858:	79fb      	ldrb	r3, [r7, #7]
  40085a:	7013      	strb	r3, [r2, #0]
																lcd_data;
}
  40085c:	370c      	adds	r7, #12
  40085e:	46bd      	mov	sp, r7
  400860:	f85d 7b04 	ldr.w	r7, [sp], #4
  400864:	4770      	bx	lr
  400866:	bf00      	nop
  400868:	61000002 	.word	0x61000002

0040086c <LCD_RD>:

static inline uint8_t LCD_RD(void)
{
  40086c:	b480      	push	{r7}
  40086e:	af00      	add	r7, sp, #0
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400870:	4b03      	ldr	r3, [pc, #12]	; (400880 <LCD_RD+0x14>)
  400872:	781b      	ldrb	r3, [r3, #0]
  400874:	b2db      	uxtb	r3, r3
}
  400876:	4618      	mov	r0, r3
  400878:	46bd      	mov	sp, r7
  40087a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40087e:	4770      	bx	lr
  400880:	61000002 	.word	0x61000002

00400884 <ili93xx_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
  400884:	b580      	push	{r7, lr}
  400886:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400888:	4b0c      	ldr	r3, [pc, #48]	; (4008bc <ili93xx_write_ram_prepare+0x38>)
  40088a:	781b      	ldrb	r3, [r3, #0]
  40088c:	2b01      	cmp	r3, #1
  40088e:	d106      	bne.n	40089e <ili93xx_write_ram_prepare+0x1a>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
  400890:	2000      	movs	r0, #0
  400892:	4b0b      	ldr	r3, [pc, #44]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  400894:	4798      	blx	r3
		LCD_IR(ILI9325_GRAM_DATA_REG);
  400896:	2022      	movs	r0, #34	; 0x22
  400898:	4b09      	ldr	r3, [pc, #36]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  40089a:	4798      	blx	r3
  40089c:	e00c      	b.n	4008b8 <ili93xx_write_ram_prepare+0x34>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40089e:	4b07      	ldr	r3, [pc, #28]	; (4008bc <ili93xx_write_ram_prepare+0x38>)
  4008a0:	781b      	ldrb	r3, [r3, #0]
  4008a2:	2b02      	cmp	r3, #2
  4008a4:	d108      	bne.n	4008b8 <ili93xx_write_ram_prepare+0x34>
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
  4008a6:	202c      	movs	r0, #44	; 0x2c
  4008a8:	4b05      	ldr	r3, [pc, #20]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  4008aa:	4798      	blx	r3
		LCD_IR(0);
  4008ac:	2000      	movs	r0, #0
  4008ae:	4b04      	ldr	r3, [pc, #16]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  4008b0:	4798      	blx	r3
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
  4008b2:	203c      	movs	r0, #60	; 0x3c
  4008b4:	4b02      	ldr	r3, [pc, #8]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  4008b6:	4798      	blx	r3
	}
}
  4008b8:	bd80      	pop	{r7, pc}
  4008ba:	bf00      	nop
  4008bc:	200008a0 	.word	0x200008a0
  4008c0:	00400831 	.word	0x00400831

004008c4 <ili93xx_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
  4008c4:	b580      	push	{r7, lr}
  4008c6:	b082      	sub	sp, #8
  4008c8:	af00      	add	r7, sp, #0
  4008ca:	6078      	str	r0, [r7, #4]
	LCD_WD((ul_color >> 16) & 0xFF);
  4008cc:	687b      	ldr	r3, [r7, #4]
  4008ce:	0c1b      	lsrs	r3, r3, #16
  4008d0:	b2db      	uxtb	r3, r3
  4008d2:	4618      	mov	r0, r3
  4008d4:	4b07      	ldr	r3, [pc, #28]	; (4008f4 <ili93xx_write_ram+0x30>)
  4008d6:	4798      	blx	r3
	LCD_WD((ul_color >> 8) & 0xFF);
  4008d8:	687b      	ldr	r3, [r7, #4]
  4008da:	0a1b      	lsrs	r3, r3, #8
  4008dc:	b2db      	uxtb	r3, r3
  4008de:	4618      	mov	r0, r3
  4008e0:	4b04      	ldr	r3, [pc, #16]	; (4008f4 <ili93xx_write_ram+0x30>)
  4008e2:	4798      	blx	r3
	LCD_WD(ul_color & 0xFF);
  4008e4:	687b      	ldr	r3, [r7, #4]
  4008e6:	b2db      	uxtb	r3, r3
  4008e8:	4618      	mov	r0, r3
  4008ea:	4b02      	ldr	r3, [pc, #8]	; (4008f4 <ili93xx_write_ram+0x30>)
  4008ec:	4798      	blx	r3
}
  4008ee:	3708      	adds	r7, #8
  4008f0:	46bd      	mov	sp, r7
  4008f2:	bd80      	pop	{r7, pc}
  4008f4:	0040084d 	.word	0x0040084d

004008f8 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  4008f8:	b580      	push	{r7, lr}
  4008fa:	b084      	sub	sp, #16
  4008fc:	af00      	add	r7, sp, #0
  4008fe:	6078      	str	r0, [r7, #4]
  400900:	6039      	str	r1, [r7, #0]
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400902:	2300      	movs	r3, #0
  400904:	60fb      	str	r3, [r7, #12]
  400906:	e049      	b.n	40099c <ili93xx_write_ram_buffer+0xa4>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400908:	68fb      	ldr	r3, [r7, #12]
  40090a:	009b      	lsls	r3, r3, #2
  40090c:	687a      	ldr	r2, [r7, #4]
  40090e:	4413      	add	r3, r2
  400910:	681b      	ldr	r3, [r3, #0]
  400912:	4618      	mov	r0, r3
  400914:	4b2e      	ldr	r3, [pc, #184]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400916:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400918:	68fb      	ldr	r3, [r7, #12]
  40091a:	3301      	adds	r3, #1
  40091c:	009b      	lsls	r3, r3, #2
  40091e:	687a      	ldr	r2, [r7, #4]
  400920:	4413      	add	r3, r2
  400922:	681b      	ldr	r3, [r3, #0]
  400924:	4618      	mov	r0, r3
  400926:	4b2a      	ldr	r3, [pc, #168]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400928:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40092a:	68fb      	ldr	r3, [r7, #12]
  40092c:	3302      	adds	r3, #2
  40092e:	009b      	lsls	r3, r3, #2
  400930:	687a      	ldr	r2, [r7, #4]
  400932:	4413      	add	r3, r2
  400934:	681b      	ldr	r3, [r3, #0]
  400936:	4618      	mov	r0, r3
  400938:	4b25      	ldr	r3, [pc, #148]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  40093a:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  40093c:	68fb      	ldr	r3, [r7, #12]
  40093e:	3303      	adds	r3, #3
  400940:	009b      	lsls	r3, r3, #2
  400942:	687a      	ldr	r2, [r7, #4]
  400944:	4413      	add	r3, r2
  400946:	681b      	ldr	r3, [r3, #0]
  400948:	4618      	mov	r0, r3
  40094a:	4b21      	ldr	r3, [pc, #132]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  40094c:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  40094e:	68fb      	ldr	r3, [r7, #12]
  400950:	3304      	adds	r3, #4
  400952:	009b      	lsls	r3, r3, #2
  400954:	687a      	ldr	r2, [r7, #4]
  400956:	4413      	add	r3, r2
  400958:	681b      	ldr	r3, [r3, #0]
  40095a:	4618      	mov	r0, r3
  40095c:	4b1c      	ldr	r3, [pc, #112]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  40095e:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400960:	68fb      	ldr	r3, [r7, #12]
  400962:	3305      	adds	r3, #5
  400964:	009b      	lsls	r3, r3, #2
  400966:	687a      	ldr	r2, [r7, #4]
  400968:	4413      	add	r3, r2
  40096a:	681b      	ldr	r3, [r3, #0]
  40096c:	4618      	mov	r0, r3
  40096e:	4b18      	ldr	r3, [pc, #96]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400970:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400972:	68fb      	ldr	r3, [r7, #12]
  400974:	3306      	adds	r3, #6
  400976:	009b      	lsls	r3, r3, #2
  400978:	687a      	ldr	r2, [r7, #4]
  40097a:	4413      	add	r3, r2
  40097c:	681b      	ldr	r3, [r3, #0]
  40097e:	4618      	mov	r0, r3
  400980:	4b13      	ldr	r3, [pc, #76]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400982:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400984:	68fb      	ldr	r3, [r7, #12]
  400986:	3307      	adds	r3, #7
  400988:	009b      	lsls	r3, r3, #2
  40098a:	687a      	ldr	r2, [r7, #4]
  40098c:	4413      	add	r3, r2
  40098e:	681b      	ldr	r3, [r3, #0]
  400990:	4618      	mov	r0, r3
  400992:	4b0f      	ldr	r3, [pc, #60]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400994:	4798      	blx	r3
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400996:	68fb      	ldr	r3, [r7, #12]
  400998:	3308      	adds	r3, #8
  40099a:	60fb      	str	r3, [r7, #12]
  40099c:	683b      	ldr	r3, [r7, #0]
  40099e:	f023 0207 	bic.w	r2, r3, #7
  4009a2:	68fb      	ldr	r3, [r7, #12]
  4009a4:	429a      	cmp	r2, r3
  4009a6:	d8af      	bhi.n	400908 <ili93xx_write_ram_buffer+0x10>
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4009a8:	e00a      	b.n	4009c0 <ili93xx_write_ram_buffer+0xc8>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4009aa:	68fb      	ldr	r3, [r7, #12]
  4009ac:	009b      	lsls	r3, r3, #2
  4009ae:	687a      	ldr	r2, [r7, #4]
  4009b0:	4413      	add	r3, r2
  4009b2:	681b      	ldr	r3, [r3, #0]
  4009b4:	4618      	mov	r0, r3
  4009b6:	4b06      	ldr	r3, [pc, #24]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  4009b8:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4009ba:	68fb      	ldr	r3, [r7, #12]
  4009bc:	3301      	adds	r3, #1
  4009be:	60fb      	str	r3, [r7, #12]
  4009c0:	68fa      	ldr	r2, [r7, #12]
  4009c2:	683b      	ldr	r3, [r7, #0]
  4009c4:	429a      	cmp	r2, r3
  4009c6:	d3f0      	bcc.n	4009aa <ili93xx_write_ram_buffer+0xb2>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
	}
}
  4009c8:	3710      	adds	r7, #16
  4009ca:	46bd      	mov	sp, r7
  4009cc:	bd80      	pop	{r7, pc}
  4009ce:	bf00      	nop
  4009d0:	004008c5 	.word	0x004008c5

004009d4 <ili93xx_write_register_word>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
  4009d4:	b580      	push	{r7, lr}
  4009d6:	b082      	sub	sp, #8
  4009d8:	af00      	add	r7, sp, #0
  4009da:	4603      	mov	r3, r0
  4009dc:	460a      	mov	r2, r1
  4009de:	71fb      	strb	r3, [r7, #7]
  4009e0:	4613      	mov	r3, r2
  4009e2:	80bb      	strh	r3, [r7, #4]
	LCD_IR(0);
  4009e4:	2000      	movs	r0, #0
  4009e6:	4b0a      	ldr	r3, [pc, #40]	; (400a10 <ili93xx_write_register_word+0x3c>)
  4009e8:	4798      	blx	r3
	LCD_IR(uc_reg);
  4009ea:	79fb      	ldrb	r3, [r7, #7]
  4009ec:	4618      	mov	r0, r3
  4009ee:	4b08      	ldr	r3, [pc, #32]	; (400a10 <ili93xx_write_register_word+0x3c>)
  4009f0:	4798      	blx	r3
	LCD_WD((us_data >> 8) & 0xFF);
  4009f2:	88bb      	ldrh	r3, [r7, #4]
  4009f4:	0a1b      	lsrs	r3, r3, #8
  4009f6:	b29b      	uxth	r3, r3
  4009f8:	b2db      	uxtb	r3, r3
  4009fa:	4618      	mov	r0, r3
  4009fc:	4b05      	ldr	r3, [pc, #20]	; (400a14 <ili93xx_write_register_word+0x40>)
  4009fe:	4798      	blx	r3
	LCD_WD(us_data & 0xFF);
  400a00:	88bb      	ldrh	r3, [r7, #4]
  400a02:	b2db      	uxtb	r3, r3
  400a04:	4618      	mov	r0, r3
  400a06:	4b03      	ldr	r3, [pc, #12]	; (400a14 <ili93xx_write_register_word+0x40>)
  400a08:	4798      	blx	r3
}
  400a0a:	3708      	adds	r7, #8
  400a0c:	46bd      	mov	sp, r7
  400a0e:	bd80      	pop	{r7, pc}
  400a10:	00400831 	.word	0x00400831
  400a14:	0040084d 	.word	0x0040084d

00400a18 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	b084      	sub	sp, #16
  400a1c:	af00      	add	r7, sp, #0
  400a1e:	4603      	mov	r3, r0
  400a20:	6039      	str	r1, [r7, #0]
  400a22:	71fb      	strb	r3, [r7, #7]
  400a24:	4613      	mov	r3, r2
  400a26:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400a28:	2000      	movs	r0, #0
  400a2a:	4b0d      	ldr	r3, [pc, #52]	; (400a60 <ili93xx_write_register+0x48>)
  400a2c:	4798      	blx	r3
	LCD_IR(uc_reg);
  400a2e:	79fb      	ldrb	r3, [r7, #7]
  400a30:	4618      	mov	r0, r3
  400a32:	4b0b      	ldr	r3, [pc, #44]	; (400a60 <ili93xx_write_register+0x48>)
  400a34:	4798      	blx	r3
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a36:	2300      	movs	r3, #0
  400a38:	73fb      	strb	r3, [r7, #15]
  400a3a:	e009      	b.n	400a50 <ili93xx_write_register+0x38>
		LCD_WD(p_data[i]);
  400a3c:	7bfb      	ldrb	r3, [r7, #15]
  400a3e:	683a      	ldr	r2, [r7, #0]
  400a40:	4413      	add	r3, r2
  400a42:	781b      	ldrb	r3, [r3, #0]
  400a44:	4618      	mov	r0, r3
  400a46:	4b07      	ldr	r3, [pc, #28]	; (400a64 <ili93xx_write_register+0x4c>)
  400a48:	4798      	blx	r3
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a4a:	7bfb      	ldrb	r3, [r7, #15]
  400a4c:	3301      	adds	r3, #1
  400a4e:	73fb      	strb	r3, [r7, #15]
  400a50:	7bfa      	ldrb	r2, [r7, #15]
  400a52:	79bb      	ldrb	r3, [r7, #6]
  400a54:	429a      	cmp	r2, r3
  400a56:	d3f1      	bcc.n	400a3c <ili93xx_write_register+0x24>
		LCD_WD(p_data[i]);
	}
}
  400a58:	3710      	adds	r7, #16
  400a5a:	46bd      	mov	sp, r7
  400a5c:	bd80      	pop	{r7, pc}
  400a5e:	bf00      	nop
  400a60:	00400831 	.word	0x00400831
  400a64:	0040084d 	.word	0x0040084d

00400a68 <ili93xx_read_register>:
 * \param p_data the pointer to the read data.
 * \param uc_datacnt the number of the read data
 */
static void ili93xx_read_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400a68:	b590      	push	{r4, r7, lr}
  400a6a:	b085      	sub	sp, #20
  400a6c:	af00      	add	r7, sp, #0
  400a6e:	4603      	mov	r3, r0
  400a70:	6039      	str	r1, [r7, #0]
  400a72:	71fb      	strb	r3, [r7, #7]
  400a74:	4613      	mov	r3, r2
  400a76:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400a78:	2000      	movs	r0, #0
  400a7a:	4b0d      	ldr	r3, [pc, #52]	; (400ab0 <ili93xx_read_register+0x48>)
  400a7c:	4798      	blx	r3
	LCD_IR(uc_reg);
  400a7e:	79fb      	ldrb	r3, [r7, #7]
  400a80:	4618      	mov	r0, r3
  400a82:	4b0b      	ldr	r3, [pc, #44]	; (400ab0 <ili93xx_read_register+0x48>)
  400a84:	4798      	blx	r3

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a86:	2300      	movs	r3, #0
  400a88:	73fb      	strb	r3, [r7, #15]
  400a8a:	e009      	b.n	400aa0 <ili93xx_read_register+0x38>
		p_data[i] = LCD_RD();
  400a8c:	7bfb      	ldrb	r3, [r7, #15]
  400a8e:	683a      	ldr	r2, [r7, #0]
  400a90:	18d4      	adds	r4, r2, r3
  400a92:	4b08      	ldr	r3, [pc, #32]	; (400ab4 <ili93xx_read_register+0x4c>)
  400a94:	4798      	blx	r3
  400a96:	4603      	mov	r3, r0
  400a98:	7023      	strb	r3, [r4, #0]
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a9a:	7bfb      	ldrb	r3, [r7, #15]
  400a9c:	3301      	adds	r3, #1
  400a9e:	73fb      	strb	r3, [r7, #15]
  400aa0:	7bfa      	ldrb	r2, [r7, #15]
  400aa2:	79bb      	ldrb	r3, [r7, #6]
  400aa4:	429a      	cmp	r2, r3
  400aa6:	d3f1      	bcc.n	400a8c <ili93xx_read_register+0x24>
		p_data[i] = LCD_RD();
	}
}
  400aa8:	3714      	adds	r7, #20
  400aaa:	46bd      	mov	sp, r7
  400aac:	bd90      	pop	{r4, r7, pc}
  400aae:	bf00      	nop
  400ab0:	00400831 	.word	0x00400831
  400ab4:	0040086d 	.word	0x0040086d

00400ab8 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400ab8:	b480      	push	{r7}
  400aba:	b085      	sub	sp, #20
  400abc:	af00      	add	r7, sp, #0
  400abe:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400ac0:	2300      	movs	r3, #0
  400ac2:	60fb      	str	r3, [r7, #12]
  400ac4:	e00c      	b.n	400ae0 <ili93xx_delay+0x28>
		for (i = 0; i < 100000; i++) {
  400ac6:	2300      	movs	r3, #0
  400ac8:	60fb      	str	r3, [r7, #12]
  400aca:	e002      	b.n	400ad2 <ili93xx_delay+0x1a>
  400acc:	68fb      	ldr	r3, [r7, #12]
  400ace:	3301      	adds	r3, #1
  400ad0:	60fb      	str	r3, [r7, #12]
  400ad2:	68fb      	ldr	r3, [r7, #12]
  400ad4:	4a07      	ldr	r2, [pc, #28]	; (400af4 <ili93xx_delay+0x3c>)
  400ad6:	4293      	cmp	r3, r2
  400ad8:	d9f8      	bls.n	400acc <ili93xx_delay+0x14>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400ada:	68fb      	ldr	r3, [r7, #12]
  400adc:	3301      	adds	r3, #1
  400ade:	60fb      	str	r3, [r7, #12]
  400ae0:	68fa      	ldr	r2, [r7, #12]
  400ae2:	687b      	ldr	r3, [r7, #4]
  400ae4:	429a      	cmp	r2, r3
  400ae6:	d3ee      	bcc.n	400ac6 <ili93xx_delay+0xe>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400ae8:	3714      	adds	r7, #20
  400aea:	46bd      	mov	sp, r7
  400aec:	f85d 7b04 	ldr.w	r7, [sp], #4
  400af0:	4770      	bx	lr
  400af2:	bf00      	nop
  400af4:	0001869f 	.word	0x0001869f

00400af8 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400af8:	b480      	push	{r7}
  400afa:	b087      	sub	sp, #28
  400afc:	af00      	add	r7, sp, #0
  400afe:	60f8      	str	r0, [r7, #12]
  400b00:	60b9      	str	r1, [r7, #8]
  400b02:	607a      	str	r2, [r7, #4]
  400b04:	603b      	str	r3, [r7, #0]
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  400b06:	68fb      	ldr	r3, [r7, #12]
  400b08:	681a      	ldr	r2, [r3, #0]
  400b0a:	4b27      	ldr	r3, [pc, #156]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b0c:	681b      	ldr	r3, [r3, #0]
  400b0e:	429a      	cmp	r2, r3
  400b10:	d304      	bcc.n	400b1c <ili93xx_check_box_coordinates+0x24>
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400b12:	4b25      	ldr	r3, [pc, #148]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b14:	681b      	ldr	r3, [r3, #0]
  400b16:	1e5a      	subs	r2, r3, #1
  400b18:	68fb      	ldr	r3, [r7, #12]
  400b1a:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400b1c:	687b      	ldr	r3, [r7, #4]
  400b1e:	681a      	ldr	r2, [r3, #0]
  400b20:	4b21      	ldr	r3, [pc, #132]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b22:	681b      	ldr	r3, [r3, #0]
  400b24:	429a      	cmp	r2, r3
  400b26:	d304      	bcc.n	400b32 <ili93xx_check_box_coordinates+0x3a>
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400b28:	4b1f      	ldr	r3, [pc, #124]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b2a:	681b      	ldr	r3, [r3, #0]
  400b2c:	1e5a      	subs	r2, r3, #1
  400b2e:	687b      	ldr	r3, [r7, #4]
  400b30:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400b32:	68bb      	ldr	r3, [r7, #8]
  400b34:	681a      	ldr	r2, [r3, #0]
  400b36:	4b1d      	ldr	r3, [pc, #116]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b38:	681b      	ldr	r3, [r3, #0]
  400b3a:	429a      	cmp	r2, r3
  400b3c:	d304      	bcc.n	400b48 <ili93xx_check_box_coordinates+0x50>
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400b3e:	4b1b      	ldr	r3, [pc, #108]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b40:	681b      	ldr	r3, [r3, #0]
  400b42:	1e5a      	subs	r2, r3, #1
  400b44:	68bb      	ldr	r3, [r7, #8]
  400b46:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400b48:	683b      	ldr	r3, [r7, #0]
  400b4a:	681a      	ldr	r2, [r3, #0]
  400b4c:	4b17      	ldr	r3, [pc, #92]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b4e:	681b      	ldr	r3, [r3, #0]
  400b50:	429a      	cmp	r2, r3
  400b52:	d304      	bcc.n	400b5e <ili93xx_check_box_coordinates+0x66>
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  400b54:	4b15      	ldr	r3, [pc, #84]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b56:	681b      	ldr	r3, [r3, #0]
  400b58:	1e5a      	subs	r2, r3, #1
  400b5a:	683b      	ldr	r3, [r7, #0]
  400b5c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400b5e:	68fb      	ldr	r3, [r7, #12]
  400b60:	681a      	ldr	r2, [r3, #0]
  400b62:	687b      	ldr	r3, [r7, #4]
  400b64:	681b      	ldr	r3, [r3, #0]
  400b66:	429a      	cmp	r2, r3
  400b68:	d909      	bls.n	400b7e <ili93xx_check_box_coordinates+0x86>
		dw = *p_ul_x1;
  400b6a:	68fb      	ldr	r3, [r7, #12]
  400b6c:	681b      	ldr	r3, [r3, #0]
  400b6e:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  400b70:	687b      	ldr	r3, [r7, #4]
  400b72:	681a      	ldr	r2, [r3, #0]
  400b74:	68fb      	ldr	r3, [r7, #12]
  400b76:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = dw;
  400b78:	687b      	ldr	r3, [r7, #4]
  400b7a:	697a      	ldr	r2, [r7, #20]
  400b7c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400b7e:	68bb      	ldr	r3, [r7, #8]
  400b80:	681a      	ldr	r2, [r3, #0]
  400b82:	683b      	ldr	r3, [r7, #0]
  400b84:	681b      	ldr	r3, [r3, #0]
  400b86:	429a      	cmp	r2, r3
  400b88:	d909      	bls.n	400b9e <ili93xx_check_box_coordinates+0xa6>
		dw = *p_ul_y1;
  400b8a:	68bb      	ldr	r3, [r7, #8]
  400b8c:	681b      	ldr	r3, [r3, #0]
  400b8e:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  400b90:	683b      	ldr	r3, [r7, #0]
  400b92:	681a      	ldr	r2, [r3, #0]
  400b94:	68bb      	ldr	r3, [r7, #8]
  400b96:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = dw;
  400b98:	683b      	ldr	r3, [r7, #0]
  400b9a:	697a      	ldr	r2, [r7, #20]
  400b9c:	601a      	str	r2, [r3, #0]
	}
}
  400b9e:	371c      	adds	r7, #28
  400ba0:	46bd      	mov	sp, r7
  400ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ba6:	4770      	bx	lr
  400ba8:	20000000 	.word	0x20000000
  400bac:	20000004 	.word	0x20000004

00400bb0 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400bb0:	b580      	push	{r7, lr}
  400bb2:	b082      	sub	sp, #8
  400bb4:	af00      	add	r7, sp, #0
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
  400bb6:	463b      	mov	r3, r7
  400bb8:	20d3      	movs	r0, #211	; 0xd3
  400bba:	4619      	mov	r1, r3
  400bbc:	2204      	movs	r2, #4
  400bbe:	4b18      	ldr	r3, [pc, #96]	; (400c20 <ili93xx_device_type_identify+0x70>)
  400bc0:	4798      	blx	r3
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400bc2:	78bb      	ldrb	r3, [r7, #2]
  400bc4:	b29b      	uxth	r3, r3
  400bc6:	021b      	lsls	r3, r3, #8
  400bc8:	b29a      	uxth	r2, r3
  400bca:	78fb      	ldrb	r3, [r7, #3]
  400bcc:	b29b      	uxth	r3, r3
  400bce:	4413      	add	r3, r2
  400bd0:	80fb      	strh	r3, [r7, #6]

	if (chipid == ILI9341_DEVICE_CODE) {
  400bd2:	88fb      	ldrh	r3, [r7, #6]
  400bd4:	f249 3241 	movw	r2, #37697	; 0x9341
  400bd8:	4293      	cmp	r3, r2
  400bda:	d104      	bne.n	400be6 <ili93xx_device_type_identify+0x36>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400bdc:	4b11      	ldr	r3, [pc, #68]	; (400c24 <ili93xx_device_type_identify+0x74>)
  400bde:	2202      	movs	r2, #2
  400be0:	701a      	strb	r2, [r3, #0]
		return 0;
  400be2:	2300      	movs	r3, #0
  400be4:	e018      	b.n	400c18 <ili93xx_device_type_identify+0x68>
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
  400be6:	463b      	mov	r3, r7
  400be8:	2000      	movs	r0, #0
  400bea:	4619      	mov	r1, r3
  400bec:	2202      	movs	r2, #2
  400bee:	4b0c      	ldr	r3, [pc, #48]	; (400c20 <ili93xx_device_type_identify+0x70>)
  400bf0:	4798      	blx	r3
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400bf2:	783b      	ldrb	r3, [r7, #0]
  400bf4:	b29b      	uxth	r3, r3
  400bf6:	021b      	lsls	r3, r3, #8
  400bf8:	b29a      	uxth	r2, r3
  400bfa:	787b      	ldrb	r3, [r7, #1]
  400bfc:	b29b      	uxth	r3, r3
  400bfe:	4413      	add	r3, r2
  400c00:	80fb      	strh	r3, [r7, #6]
	if (chipid == ILI9325_DEVICE_CODE) {
  400c02:	88fb      	ldrh	r3, [r7, #6]
  400c04:	f249 3225 	movw	r2, #37669	; 0x9325
  400c08:	4293      	cmp	r3, r2
  400c0a:	d104      	bne.n	400c16 <ili93xx_device_type_identify+0x66>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400c0c:	4b05      	ldr	r3, [pc, #20]	; (400c24 <ili93xx_device_type_identify+0x74>)
  400c0e:	2201      	movs	r2, #1
  400c10:	701a      	strb	r2, [r3, #0]
		return 0;
  400c12:	2300      	movs	r3, #0
  400c14:	e000      	b.n	400c18 <ili93xx_device_type_identify+0x68>
	}

	return 1;
  400c16:	2301      	movs	r3, #1
}
  400c18:	4618      	mov	r0, r3
  400c1a:	3708      	adds	r7, #8
  400c1c:	46bd      	mov	sp, r7
  400c1e:	bd80      	pop	{r7, pc}
  400c20:	00400a69 	.word	0x00400a69
  400c24:	200008a0 	.word	0x200008a0

00400c28 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  400c28:	b590      	push	{r4, r7, lr}
  400c2a:	b085      	sub	sp, #20
  400c2c:	af00      	add	r7, sp, #0
  400c2e:	6078      	str	r0, [r7, #4]
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400c30:	4b7a      	ldr	r3, [pc, #488]	; (400e1c <ili93xx_init+0x1f4>)
  400c32:	4798      	blx	r3
  400c34:	4603      	mov	r3, r0
  400c36:	2b00      	cmp	r3, #0
  400c38:	d001      	beq.n	400c3e <ili93xx_init+0x16>
		return 1;
  400c3a:	2301      	movs	r3, #1
  400c3c:	e1ad      	b.n	400f9a <ili93xx_init+0x372>
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  400c3e:	4b78      	ldr	r3, [pc, #480]	; (400e20 <ili93xx_init+0x1f8>)
  400c40:	22f0      	movs	r2, #240	; 0xf0
  400c42:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400c44:	4b77      	ldr	r3, [pc, #476]	; (400e24 <ili93xx_init+0x1fc>)
  400c46:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400c4a:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400c4c:	4b76      	ldr	r3, [pc, #472]	; (400e28 <ili93xx_init+0x200>)
  400c4e:	781b      	ldrb	r3, [r3, #0]
  400c50:	2b01      	cmp	r3, #1
  400c52:	f040 80f5 	bne.w	400e40 <ili93xx_init+0x218>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400c56:	2007      	movs	r0, #7
  400c58:	2133      	movs	r1, #51	; 0x33
  400c5a:	4b74      	ldr	r3, [pc, #464]	; (400e2c <ili93xx_init+0x204>)
  400c5c:	4798      	blx	r3
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400c5e:	2010      	movs	r0, #16
  400c60:	2100      	movs	r1, #0
  400c62:	4b72      	ldr	r3, [pc, #456]	; (400e2c <ili93xx_init+0x204>)
  400c64:	4798      	blx	r3
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400c66:	2000      	movs	r0, #0
  400c68:	2101      	movs	r1, #1
  400c6a:	4b70      	ldr	r3, [pc, #448]	; (400e2c <ili93xx_init+0x204>)
  400c6c:	4798      	blx	r3
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400c6e:	2001      	movs	r0, #1
  400c70:	f44f 7180 	mov.w	r1, #256	; 0x100
  400c74:	4b6d      	ldr	r3, [pc, #436]	; (400e2c <ili93xx_init+0x204>)
  400c76:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400c78:	2002      	movs	r0, #2
  400c7a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400c7e:	4b6b      	ldr	r3, [pc, #428]	; (400e2c <ili93xx_init+0x204>)
  400c80:	4798      	blx	r3
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400c82:	2004      	movs	r0, #4
  400c84:	2100      	movs	r1, #0
  400c86:	4b69      	ldr	r3, [pc, #420]	; (400e2c <ili93xx_init+0x204>)
  400c88:	4798      	blx	r3
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400c8a:	2008      	movs	r0, #8
  400c8c:	f240 2107 	movw	r1, #519	; 0x207
  400c90:	4b66      	ldr	r3, [pc, #408]	; (400e2c <ili93xx_init+0x204>)
  400c92:	4798      	blx	r3
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400c94:	2009      	movs	r0, #9
  400c96:	2100      	movs	r1, #0
  400c98:	4b64      	ldr	r3, [pc, #400]	; (400e2c <ili93xx_init+0x204>)
  400c9a:	4798      	blx	r3
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400c9c:	200a      	movs	r0, #10
  400c9e:	2100      	movs	r1, #0
  400ca0:	4b62      	ldr	r3, [pc, #392]	; (400e2c <ili93xx_init+0x204>)
  400ca2:	4798      	blx	r3
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400ca4:	200c      	movs	r0, #12
  400ca6:	2100      	movs	r1, #0
  400ca8:	4b60      	ldr	r3, [pc, #384]	; (400e2c <ili93xx_init+0x204>)
  400caa:	4798      	blx	r3
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400cac:	200d      	movs	r0, #13
  400cae:	2100      	movs	r1, #0
  400cb0:	4b5e      	ldr	r3, [pc, #376]	; (400e2c <ili93xx_init+0x204>)
  400cb2:	4798      	blx	r3
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400cb4:	200f      	movs	r0, #15
  400cb6:	2100      	movs	r1, #0
  400cb8:	4b5c      	ldr	r3, [pc, #368]	; (400e2c <ili93xx_init+0x204>)
  400cba:	4798      	blx	r3
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400cbc:	2010      	movs	r0, #16
  400cbe:	2100      	movs	r1, #0
  400cc0:	4b5a      	ldr	r3, [pc, #360]	; (400e2c <ili93xx_init+0x204>)
  400cc2:	4798      	blx	r3

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400cc4:	2011      	movs	r0, #17
  400cc6:	2100      	movs	r1, #0
  400cc8:	4b58      	ldr	r3, [pc, #352]	; (400e2c <ili93xx_init+0x204>)
  400cca:	4798      	blx	r3
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400ccc:	2012      	movs	r0, #18
  400cce:	2100      	movs	r1, #0
  400cd0:	4b56      	ldr	r3, [pc, #344]	; (400e2c <ili93xx_init+0x204>)
  400cd2:	4798      	blx	r3
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400cd4:	2013      	movs	r0, #19
  400cd6:	2100      	movs	r1, #0
  400cd8:	4b54      	ldr	r3, [pc, #336]	; (400e2c <ili93xx_init+0x204>)
  400cda:	4798      	blx	r3
		ili93xx_delay(200);
  400cdc:	20c8      	movs	r0, #200	; 0xc8
  400cde:	4b54      	ldr	r3, [pc, #336]	; (400e30 <ili93xx_init+0x208>)
  400ce0:	4798      	blx	r3

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400ce2:	2010      	movs	r0, #16
  400ce4:	f241 2190 	movw	r1, #4752	; 0x1290
  400ce8:	4b50      	ldr	r3, [pc, #320]	; (400e2c <ili93xx_init+0x204>)
  400cea:	4798      	blx	r3

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400cec:	2011      	movs	r0, #17
  400cee:	f240 2127 	movw	r1, #551	; 0x227
  400cf2:	4b4e      	ldr	r3, [pc, #312]	; (400e2c <ili93xx_init+0x204>)
  400cf4:	4798      	blx	r3
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400cf6:	2032      	movs	r0, #50	; 0x32
  400cf8:	4b4d      	ldr	r3, [pc, #308]	; (400e30 <ili93xx_init+0x208>)
  400cfa:	4798      	blx	r3
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400cfc:	2012      	movs	r0, #18
  400cfe:	211b      	movs	r1, #27
  400d00:	4b4a      	ldr	r3, [pc, #296]	; (400e2c <ili93xx_init+0x204>)
  400d02:	4798      	blx	r3
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400d04:	2032      	movs	r0, #50	; 0x32
  400d06:	4b4a      	ldr	r3, [pc, #296]	; (400e30 <ili93xx_init+0x208>)
  400d08:	4798      	blx	r3
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400d0a:	2013      	movs	r0, #19
  400d0c:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400d10:	4b46      	ldr	r3, [pc, #280]	; (400e2c <ili93xx_init+0x204>)
  400d12:	4798      	blx	r3
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400d14:	2029      	movs	r0, #41	; 0x29
  400d16:	2119      	movs	r1, #25
  400d18:	4b44      	ldr	r3, [pc, #272]	; (400e2c <ili93xx_init+0x204>)
  400d1a:	4798      	blx	r3
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400d1c:	202b      	movs	r0, #43	; 0x2b
  400d1e:	210d      	movs	r1, #13
  400d20:	4b42      	ldr	r3, [pc, #264]	; (400e2c <ili93xx_init+0x204>)
  400d22:	4798      	blx	r3
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  400d24:	2032      	movs	r0, #50	; 0x32
  400d26:	4b42      	ldr	r3, [pc, #264]	; (400e30 <ili93xx_init+0x208>)
  400d28:	4798      	blx	r3

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400d2a:	2030      	movs	r0, #48	; 0x30
  400d2c:	2100      	movs	r1, #0
  400d2e:	4b3f      	ldr	r3, [pc, #252]	; (400e2c <ili93xx_init+0x204>)
  400d30:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400d32:	2031      	movs	r0, #49	; 0x31
  400d34:	f44f 7101 	mov.w	r1, #516	; 0x204
  400d38:	4b3c      	ldr	r3, [pc, #240]	; (400e2c <ili93xx_init+0x204>)
  400d3a:	4798      	blx	r3
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400d3c:	2032      	movs	r0, #50	; 0x32
  400d3e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400d42:	4b3a      	ldr	r3, [pc, #232]	; (400e2c <ili93xx_init+0x204>)
  400d44:	4798      	blx	r3
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400d46:	2035      	movs	r0, #53	; 0x35
  400d48:	2107      	movs	r1, #7
  400d4a:	4b38      	ldr	r3, [pc, #224]	; (400e2c <ili93xx_init+0x204>)
  400d4c:	4798      	blx	r3
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400d4e:	2036      	movs	r0, #54	; 0x36
  400d50:	f241 4104 	movw	r1, #5124	; 0x1404
  400d54:	4b35      	ldr	r3, [pc, #212]	; (400e2c <ili93xx_init+0x204>)
  400d56:	4798      	blx	r3
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400d58:	2037      	movs	r0, #55	; 0x37
  400d5a:	f240 7105 	movw	r1, #1797	; 0x705
  400d5e:	4b33      	ldr	r3, [pc, #204]	; (400e2c <ili93xx_init+0x204>)
  400d60:	4798      	blx	r3
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400d62:	2038      	movs	r0, #56	; 0x38
  400d64:	f240 3105 	movw	r1, #773	; 0x305
  400d68:	4b30      	ldr	r3, [pc, #192]	; (400e2c <ili93xx_init+0x204>)
  400d6a:	4798      	blx	r3
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400d6c:	2039      	movs	r0, #57	; 0x39
  400d6e:	f240 7107 	movw	r1, #1799	; 0x707
  400d72:	4b2e      	ldr	r3, [pc, #184]	; (400e2c <ili93xx_init+0x204>)
  400d74:	4798      	blx	r3
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400d76:	203c      	movs	r0, #60	; 0x3c
  400d78:	f240 7101 	movw	r1, #1793	; 0x701
  400d7c:	4b2b      	ldr	r3, [pc, #172]	; (400e2c <ili93xx_init+0x204>)
  400d7e:	4798      	blx	r3
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400d80:	203d      	movs	r0, #61	; 0x3d
  400d82:	210e      	movs	r1, #14
  400d84:	4b29      	ldr	r3, [pc, #164]	; (400e2c <ili93xx_init+0x204>)
  400d86:	4798      	blx	r3
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400d88:	2003      	movs	r0, #3
  400d8a:	f24d 0110 	movw	r1, #53264	; 0xd010
  400d8e:	4b27      	ldr	r3, [pc, #156]	; (400e2c <ili93xx_init+0x204>)
  400d90:	4798      	blx	r3
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400d92:	2060      	movs	r0, #96	; 0x60
  400d94:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400d98:	4b24      	ldr	r3, [pc, #144]	; (400e2c <ili93xx_init+0x204>)
  400d9a:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400d9c:	2061      	movs	r0, #97	; 0x61
  400d9e:	2101      	movs	r1, #1
  400da0:	4b22      	ldr	r3, [pc, #136]	; (400e2c <ili93xx_init+0x204>)
  400da2:	4798      	blx	r3
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400da4:	206a      	movs	r0, #106	; 0x6a
  400da6:	2100      	movs	r1, #0
  400da8:	4b20      	ldr	r3, [pc, #128]	; (400e2c <ili93xx_init+0x204>)
  400daa:	4798      	blx	r3
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400dac:	2080      	movs	r0, #128	; 0x80
  400dae:	2100      	movs	r1, #0
  400db0:	4b1e      	ldr	r3, [pc, #120]	; (400e2c <ili93xx_init+0x204>)
  400db2:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400db4:	2081      	movs	r0, #129	; 0x81
  400db6:	2100      	movs	r1, #0
  400db8:	4b1c      	ldr	r3, [pc, #112]	; (400e2c <ili93xx_init+0x204>)
  400dba:	4798      	blx	r3
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400dbc:	2082      	movs	r0, #130	; 0x82
  400dbe:	2100      	movs	r1, #0
  400dc0:	4b1a      	ldr	r3, [pc, #104]	; (400e2c <ili93xx_init+0x204>)
  400dc2:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400dc4:	2083      	movs	r0, #131	; 0x83
  400dc6:	2100      	movs	r1, #0
  400dc8:	4b18      	ldr	r3, [pc, #96]	; (400e2c <ili93xx_init+0x204>)
  400dca:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400dcc:	2084      	movs	r0, #132	; 0x84
  400dce:	2100      	movs	r1, #0
  400dd0:	4b16      	ldr	r3, [pc, #88]	; (400e2c <ili93xx_init+0x204>)
  400dd2:	4798      	blx	r3
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400dd4:	2085      	movs	r0, #133	; 0x85
  400dd6:	2100      	movs	r1, #0
  400dd8:	4b14      	ldr	r3, [pc, #80]	; (400e2c <ili93xx_init+0x204>)
  400dda:	4798      	blx	r3
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400ddc:	2090      	movs	r0, #144	; 0x90
  400dde:	2110      	movs	r1, #16
  400de0:	4b12      	ldr	r3, [pc, #72]	; (400e2c <ili93xx_init+0x204>)
  400de2:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400de4:	2092      	movs	r0, #146	; 0x92
  400de6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400dea:	4b10      	ldr	r3, [pc, #64]	; (400e2c <ili93xx_init+0x204>)
  400dec:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400dee:	2095      	movs	r0, #149	; 0x95
  400df0:	f44f 7188 	mov.w	r1, #272	; 0x110
  400df4:	4b0d      	ldr	r3, [pc, #52]	; (400e2c <ili93xx_init+0x204>)
  400df6:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400df8:	687b      	ldr	r3, [r7, #4]
  400dfa:	681a      	ldr	r2, [r3, #0]
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	685b      	ldr	r3, [r3, #4]
  400e00:	2000      	movs	r0, #0
  400e02:	2100      	movs	r1, #0
  400e04:	4c0b      	ldr	r4, [pc, #44]	; (400e34 <ili93xx_init+0x20c>)
  400e06:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400e08:	687b      	ldr	r3, [r7, #4]
  400e0a:	689b      	ldr	r3, [r3, #8]
  400e0c:	4618      	mov	r0, r3
  400e0e:	4b0a      	ldr	r3, [pc, #40]	; (400e38 <ili93xx_init+0x210>)
  400e10:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400e12:	2000      	movs	r0, #0
  400e14:	2100      	movs	r1, #0
  400e16:	4b09      	ldr	r3, [pc, #36]	; (400e3c <ili93xx_init+0x214>)
  400e18:	4798      	blx	r3
  400e1a:	e0bd      	b.n	400f98 <ili93xx_init+0x370>
  400e1c:	00400bb1 	.word	0x00400bb1
  400e20:	20000000 	.word	0x20000000
  400e24:	20000004 	.word	0x20000004
  400e28:	200008a0 	.word	0x200008a0
  400e2c:	004009d5 	.word	0x004009d5
  400e30:	00400ab9 	.word	0x00400ab9
  400e34:	00401025 	.word	0x00401025
  400e38:	00400ff1 	.word	0x00400ff1
  400e3c:	00401119 	.word	0x00401119
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400e40:	4b58      	ldr	r3, [pc, #352]	; (400fa4 <ili93xx_init+0x37c>)
  400e42:	781b      	ldrb	r3, [r3, #0]
  400e44:	2b02      	cmp	r3, #2
  400e46:	f040 80a5 	bne.w	400f94 <ili93xx_init+0x36c>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400e4a:	2339      	movs	r3, #57	; 0x39
  400e4c:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x2C;
  400e4e:	232c      	movs	r3, #44	; 0x2c
  400e50:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x00;
  400e52:	2300      	movs	r3, #0
  400e54:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x34;
  400e56:	2334      	movs	r3, #52	; 0x34
  400e58:	72fb      	strb	r3, [r7, #11]
		paratable[4] = 0x02;
  400e5a:	2302      	movs	r3, #2
  400e5c:	733b      	strb	r3, [r7, #12]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400e5e:	f107 0308 	add.w	r3, r7, #8
  400e62:	20cb      	movs	r0, #203	; 0xcb
  400e64:	4619      	mov	r1, r3
  400e66:	2205      	movs	r2, #5
  400e68:	4b4f      	ldr	r3, [pc, #316]	; (400fa8 <ili93xx_init+0x380>)
  400e6a:	4798      	blx	r3

		/** power control B configuration */
		paratable[0] = 0;
  400e6c:	2300      	movs	r3, #0
  400e6e:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0xAA;
  400e70:	23aa      	movs	r3, #170	; 0xaa
  400e72:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0xB0;
  400e74:	23b0      	movs	r3, #176	; 0xb0
  400e76:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400e78:	f107 0308 	add.w	r3, r7, #8
  400e7c:	20cf      	movs	r0, #207	; 0xcf
  400e7e:	4619      	mov	r1, r3
  400e80:	2203      	movs	r2, #3
  400e82:	4b49      	ldr	r3, [pc, #292]	; (400fa8 <ili93xx_init+0x380>)
  400e84:	4798      	blx	r3

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400e86:	2330      	movs	r3, #48	; 0x30
  400e88:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400e8a:	f107 0308 	add.w	r3, r7, #8
  400e8e:	20f7      	movs	r0, #247	; 0xf7
  400e90:	4619      	mov	r1, r3
  400e92:	2201      	movs	r2, #1
  400e94:	4b44      	ldr	r3, [pc, #272]	; (400fa8 <ili93xx_init+0x380>)
  400e96:	4798      	blx	r3
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400e98:	2325      	movs	r3, #37	; 0x25
  400e9a:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400e9c:	f107 0308 	add.w	r3, r7, #8
  400ea0:	20c0      	movs	r0, #192	; 0xc0
  400ea2:	4619      	mov	r1, r3
  400ea4:	2201      	movs	r2, #1
  400ea6:	4b40      	ldr	r3, [pc, #256]	; (400fa8 <ili93xx_init+0x380>)
  400ea8:	4798      	blx	r3

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  400eaa:	2311      	movs	r3, #17
  400eac:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400eae:	f107 0308 	add.w	r3, r7, #8
  400eb2:	20c1      	movs	r0, #193	; 0xc1
  400eb4:	4619      	mov	r1, r3
  400eb6:	2201      	movs	r2, #1
  400eb8:	4b3b      	ldr	r3, [pc, #236]	; (400fa8 <ili93xx_init+0x380>)
  400eba:	4798      	blx	r3

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  400ebc:	235c      	movs	r3, #92	; 0x5c
  400ebe:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x4C;
  400ec0:	234c      	movs	r3, #76	; 0x4c
  400ec2:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400ec4:	f107 0308 	add.w	r3, r7, #8
  400ec8:	20c5      	movs	r0, #197	; 0xc5
  400eca:	4619      	mov	r1, r3
  400ecc:	2202      	movs	r2, #2
  400ece:	4b36      	ldr	r3, [pc, #216]	; (400fa8 <ili93xx_init+0x380>)
  400ed0:	4798      	blx	r3

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  400ed2:	2394      	movs	r3, #148	; 0x94
  400ed4:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400ed6:	f107 0308 	add.w	r3, r7, #8
  400eda:	20c7      	movs	r0, #199	; 0xc7
  400edc:	4619      	mov	r1, r3
  400ede:	2201      	movs	r2, #1
  400ee0:	4b31      	ldr	r3, [pc, #196]	; (400fa8 <ili93xx_init+0x380>)
  400ee2:	4798      	blx	r3

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  400ee4:	2385      	movs	r3, #133	; 0x85
  400ee6:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x01;
  400ee8:	2301      	movs	r3, #1
  400eea:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x78;
  400eec:	2378      	movs	r3, #120	; 0x78
  400eee:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400ef0:	f107 0308 	add.w	r3, r7, #8
  400ef4:	20e8      	movs	r0, #232	; 0xe8
  400ef6:	4619      	mov	r1, r3
  400ef8:	2203      	movs	r2, #3
  400efa:	4b2b      	ldr	r3, [pc, #172]	; (400fa8 <ili93xx_init+0x380>)
  400efc:	4798      	blx	r3

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400efe:	2300      	movs	r3, #0
  400f00:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x00;
  400f02:	2300      	movs	r3, #0
  400f04:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400f06:	f107 0308 	add.w	r3, r7, #8
  400f0a:	20ea      	movs	r0, #234	; 0xea
  400f0c:	4619      	mov	r1, r3
  400f0e:	2202      	movs	r2, #2
  400f10:	4b25      	ldr	r3, [pc, #148]	; (400fa8 <ili93xx_init+0x380>)
  400f12:	4798      	blx	r3

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400f14:	2348      	movs	r3, #72	; 0x48
  400f16:	723b      	strb	r3, [r7, #8]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400f18:	f107 0308 	add.w	r3, r7, #8
  400f1c:	2036      	movs	r0, #54	; 0x36
  400f1e:	4619      	mov	r1, r3
  400f20:	2201      	movs	r2, #1
  400f22:	4b21      	ldr	r3, [pc, #132]	; (400fa8 <ili93xx_init+0x380>)
  400f24:	4798      	blx	r3
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400f26:	2306      	movs	r3, #6
  400f28:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400f2a:	f107 0308 	add.w	r3, r7, #8
  400f2e:	203a      	movs	r0, #58	; 0x3a
  400f30:	4619      	mov	r1, r3
  400f32:	2201      	movs	r2, #1
  400f34:	4b1c      	ldr	r3, [pc, #112]	; (400fa8 <ili93xx_init+0x380>)
  400f36:	4798      	blx	r3

		/** Display Function Control */
		paratable[0] = 0x02;
  400f38:	2302      	movs	r3, #2
  400f3a:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x82;
  400f3c:	2382      	movs	r3, #130	; 0x82
  400f3e:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x27;
  400f40:	2327      	movs	r3, #39	; 0x27
  400f42:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x00;
  400f44:	2300      	movs	r3, #0
  400f46:	72fb      	strb	r3, [r7, #11]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400f48:	f107 0308 	add.w	r3, r7, #8
  400f4c:	20b6      	movs	r0, #182	; 0xb6
  400f4e:	4619      	mov	r1, r3
  400f50:	2204      	movs	r2, #4
  400f52:	4b15      	ldr	r3, [pc, #84]	; (400fa8 <ili93xx_init+0x380>)
  400f54:	4798      	blx	r3
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400f56:	687b      	ldr	r3, [r7, #4]
  400f58:	681a      	ldr	r2, [r3, #0]
  400f5a:	687b      	ldr	r3, [r7, #4]
  400f5c:	685b      	ldr	r3, [r3, #4]
  400f5e:	2000      	movs	r0, #0
  400f60:	2100      	movs	r1, #0
  400f62:	4c12      	ldr	r4, [pc, #72]	; (400fac <ili93xx_init+0x384>)
  400f64:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400f66:	687b      	ldr	r3, [r7, #4]
  400f68:	689b      	ldr	r3, [r3, #8]
  400f6a:	4618      	mov	r0, r3
  400f6c:	4b10      	ldr	r3, [pc, #64]	; (400fb0 <ili93xx_init+0x388>)
  400f6e:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400f70:	f107 0308 	add.w	r3, r7, #8
  400f74:	2011      	movs	r0, #17
  400f76:	4619      	mov	r1, r3
  400f78:	2200      	movs	r2, #0
  400f7a:	4b0b      	ldr	r3, [pc, #44]	; (400fa8 <ili93xx_init+0x380>)
  400f7c:	4798      	blx	r3
		ili93xx_delay(10);
  400f7e:	200a      	movs	r0, #10
  400f80:	4b0c      	ldr	r3, [pc, #48]	; (400fb4 <ili93xx_init+0x38c>)
  400f82:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400f84:	f107 0308 	add.w	r3, r7, #8
  400f88:	2029      	movs	r0, #41	; 0x29
  400f8a:	4619      	mov	r1, r3
  400f8c:	2200      	movs	r2, #0
  400f8e:	4b06      	ldr	r3, [pc, #24]	; (400fa8 <ili93xx_init+0x380>)
  400f90:	4798      	blx	r3
  400f92:	e001      	b.n	400f98 <ili93xx_init+0x370>
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  400f94:	2301      	movs	r3, #1
  400f96:	e000      	b.n	400f9a <ili93xx_init+0x372>
	}

	return 0;
  400f98:	2300      	movs	r3, #0
}
  400f9a:	4618      	mov	r0, r3
  400f9c:	3714      	adds	r7, #20
  400f9e:	46bd      	mov	sp, r7
  400fa0:	bd90      	pop	{r4, r7, pc}
  400fa2:	bf00      	nop
  400fa4:	200008a0 	.word	0x200008a0
  400fa8:	00400a19 	.word	0x00400a19
  400fac:	00401025 	.word	0x00401025
  400fb0:	00400ff1 	.word	0x00400ff1
  400fb4:	00400ab9 	.word	0x00400ab9

00400fb8 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400fb8:	b580      	push	{r7, lr}
  400fba:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400fbc:	4b09      	ldr	r3, [pc, #36]	; (400fe4 <ili93xx_display_on+0x2c>)
  400fbe:	781b      	ldrb	r3, [r3, #0]
  400fc0:	2b01      	cmp	r3, #1
  400fc2:	d105      	bne.n	400fd0 <ili93xx_display_on+0x18>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  400fc4:	2007      	movs	r0, #7
  400fc6:	f240 1133 	movw	r1, #307	; 0x133
  400fca:	4b07      	ldr	r3, [pc, #28]	; (400fe8 <ili93xx_display_on+0x30>)
  400fcc:	4798      	blx	r3
  400fce:	e008      	b.n	400fe2 <ili93xx_display_on+0x2a>
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400fd0:	4b04      	ldr	r3, [pc, #16]	; (400fe4 <ili93xx_display_on+0x2c>)
  400fd2:	781b      	ldrb	r3, [r3, #0]
  400fd4:	2b02      	cmp	r3, #2
  400fd6:	d104      	bne.n	400fe2 <ili93xx_display_on+0x2a>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400fd8:	2029      	movs	r0, #41	; 0x29
  400fda:	2100      	movs	r1, #0
  400fdc:	2200      	movs	r2, #0
  400fde:	4b03      	ldr	r3, [pc, #12]	; (400fec <ili93xx_display_on+0x34>)
  400fe0:	4798      	blx	r3
	}
}
  400fe2:	bd80      	pop	{r7, pc}
  400fe4:	200008a0 	.word	0x200008a0
  400fe8:	004009d5 	.word	0x004009d5
  400fec:	00400a19 	.word	0x00400a19

00400ff0 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400ff0:	b480      	push	{r7}
  400ff2:	b085      	sub	sp, #20
  400ff4:	af00      	add	r7, sp, #0
  400ff6:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400ff8:	2300      	movs	r3, #0
  400ffa:	60fb      	str	r3, [r7, #12]
  400ffc:	e007      	b.n	40100e <ili93xx_set_foreground_color+0x1e>
		g_ul_pixel_cache[i] = ul_color;
  400ffe:	4908      	ldr	r1, [pc, #32]	; (401020 <ili93xx_set_foreground_color+0x30>)
  401000:	68fb      	ldr	r3, [r7, #12]
  401002:	687a      	ldr	r2, [r7, #4]
  401004:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  401008:	68fb      	ldr	r3, [r7, #12]
  40100a:	3301      	adds	r3, #1
  40100c:	60fb      	str	r3, [r7, #12]
  40100e:	68fb      	ldr	r3, [r7, #12]
  401010:	2bef      	cmp	r3, #239	; 0xef
  401012:	d9f4      	bls.n	400ffe <ili93xx_set_foreground_color+0xe>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  401014:	3714      	adds	r7, #20
  401016:	46bd      	mov	sp, r7
  401018:	f85d 7b04 	ldr.w	r7, [sp], #4
  40101c:	4770      	bx	lr
  40101e:	bf00      	nop
  401020:	200008a4 	.word	0x200008a4

00401024 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  401024:	b580      	push	{r7, lr}
  401026:	b086      	sub	sp, #24
  401028:	af00      	add	r7, sp, #0
  40102a:	60f8      	str	r0, [r7, #12]
  40102c:	60b9      	str	r1, [r7, #8]
  40102e:	607a      	str	r2, [r7, #4]
  401030:	603b      	str	r3, [r7, #0]
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401032:	4b36      	ldr	r3, [pc, #216]	; (40110c <ili93xx_set_window+0xe8>)
  401034:	781b      	ldrb	r3, [r3, #0]
  401036:	2b01      	cmp	r3, #1
  401038:	d124      	bne.n	401084 <ili93xx_set_window+0x60>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  40103a:	68fb      	ldr	r3, [r7, #12]
  40103c:	b29b      	uxth	r3, r3
  40103e:	2050      	movs	r0, #80	; 0x50
  401040:	4619      	mov	r1, r3
  401042:	4b33      	ldr	r3, [pc, #204]	; (401110 <ili93xx_set_window+0xec>)
  401044:	4798      	blx	r3
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  401046:	68fb      	ldr	r3, [r7, #12]
  401048:	b29a      	uxth	r2, r3
  40104a:	687b      	ldr	r3, [r7, #4]
  40104c:	b29b      	uxth	r3, r3
  40104e:	4413      	add	r3, r2
  401050:	b29b      	uxth	r3, r3
  401052:	3b01      	subs	r3, #1
  401054:	b29b      	uxth	r3, r3
  401056:	2051      	movs	r0, #81	; 0x51
  401058:	4619      	mov	r1, r3
  40105a:	4b2d      	ldr	r3, [pc, #180]	; (401110 <ili93xx_set_window+0xec>)
  40105c:	4798      	blx	r3
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40105e:	68bb      	ldr	r3, [r7, #8]
  401060:	b29b      	uxth	r3, r3
  401062:	2052      	movs	r0, #82	; 0x52
  401064:	4619      	mov	r1, r3
  401066:	4b2a      	ldr	r3, [pc, #168]	; (401110 <ili93xx_set_window+0xec>)
  401068:	4798      	blx	r3
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  40106a:	68bb      	ldr	r3, [r7, #8]
  40106c:	b29a      	uxth	r2, r3
  40106e:	683b      	ldr	r3, [r7, #0]
  401070:	b29b      	uxth	r3, r3
  401072:	4413      	add	r3, r2
  401074:	b29b      	uxth	r3, r3
  401076:	3b01      	subs	r3, #1
  401078:	b29b      	uxth	r3, r3
  40107a:	2053      	movs	r0, #83	; 0x53
  40107c:	4619      	mov	r1, r3
  40107e:	4b24      	ldr	r3, [pc, #144]	; (401110 <ili93xx_set_window+0xec>)
  401080:	4798      	blx	r3
  401082:	e03f      	b.n	401104 <ili93xx_set_window+0xe0>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  401084:	4b21      	ldr	r3, [pc, #132]	; (40110c <ili93xx_set_window+0xe8>)
  401086:	781b      	ldrb	r3, [r3, #0]
  401088:	2b02      	cmp	r3, #2
  40108a:	d13b      	bne.n	401104 <ili93xx_set_window+0xe0>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  40108c:	68fb      	ldr	r3, [r7, #12]
  40108e:	0a1b      	lsrs	r3, r3, #8
  401090:	b2db      	uxtb	r3, r3
  401092:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_x & 0xFF;
  401094:	68fb      	ldr	r3, [r7, #12]
  401096:	b2db      	uxtb	r3, r3
  401098:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  40109a:	68fa      	ldr	r2, [r7, #12]
  40109c:	687b      	ldr	r3, [r7, #4]
  40109e:	4413      	add	r3, r2
  4010a0:	3b01      	subs	r3, #1
  4010a2:	0a1b      	lsrs	r3, r3, #8
  4010a4:	b2db      	uxtb	r3, r3
  4010a6:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4010a8:	68fb      	ldr	r3, [r7, #12]
  4010aa:	b2da      	uxtb	r2, r3
  4010ac:	687b      	ldr	r3, [r7, #4]
  4010ae:	b2db      	uxtb	r3, r3
  4010b0:	4413      	add	r3, r2
  4010b2:	b2db      	uxtb	r3, r3
  4010b4:	3b01      	subs	r3, #1
  4010b6:	b2db      	uxtb	r3, r3
  4010b8:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4010ba:	f107 0314 	add.w	r3, r7, #20
  4010be:	202a      	movs	r0, #42	; 0x2a
  4010c0:	4619      	mov	r1, r3
  4010c2:	2204      	movs	r2, #4
  4010c4:	4b13      	ldr	r3, [pc, #76]	; (401114 <ili93xx_set_window+0xf0>)
  4010c6:	4798      	blx	r3
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  4010c8:	68bb      	ldr	r3, [r7, #8]
  4010ca:	0a1b      	lsrs	r3, r3, #8
  4010cc:	b2db      	uxtb	r3, r3
  4010ce:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_y & 0xFF;
  4010d0:	68bb      	ldr	r3, [r7, #8]
  4010d2:	b2db      	uxtb	r3, r3
  4010d4:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4010d6:	68ba      	ldr	r2, [r7, #8]
  4010d8:	683b      	ldr	r3, [r7, #0]
  4010da:	4413      	add	r3, r2
  4010dc:	3b01      	subs	r3, #1
  4010de:	0a1b      	lsrs	r3, r3, #8
  4010e0:	b2db      	uxtb	r3, r3
  4010e2:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4010e4:	68bb      	ldr	r3, [r7, #8]
  4010e6:	b2da      	uxtb	r2, r3
  4010e8:	683b      	ldr	r3, [r7, #0]
  4010ea:	b2db      	uxtb	r3, r3
  4010ec:	4413      	add	r3, r2
  4010ee:	b2db      	uxtb	r3, r3
  4010f0:	3b01      	subs	r3, #1
  4010f2:	b2db      	uxtb	r3, r3
  4010f4:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4010f6:	f107 0314 	add.w	r3, r7, #20
  4010fa:	202b      	movs	r0, #43	; 0x2b
  4010fc:	4619      	mov	r1, r3
  4010fe:	2204      	movs	r2, #4
  401100:	4b04      	ldr	r3, [pc, #16]	; (401114 <ili93xx_set_window+0xf0>)
  401102:	4798      	blx	r3
				       paratable, 4);
	}
}
  401104:	3718      	adds	r7, #24
  401106:	46bd      	mov	sp, r7
  401108:	bd80      	pop	{r7, pc}
  40110a:	bf00      	nop
  40110c:	200008a0 	.word	0x200008a0
  401110:	004009d5 	.word	0x004009d5
  401114:	00400a19 	.word	0x00400a19

00401118 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  401118:	b580      	push	{r7, lr}
  40111a:	b082      	sub	sp, #8
  40111c:	af00      	add	r7, sp, #0
  40111e:	4603      	mov	r3, r0
  401120:	460a      	mov	r2, r1
  401122:	80fb      	strh	r3, [r7, #6]
  401124:	4613      	mov	r3, r2
  401126:	80bb      	strh	r3, [r7, #4]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401128:	4b08      	ldr	r3, [pc, #32]	; (40114c <ili93xx_set_cursor_position+0x34>)
  40112a:	781b      	ldrb	r3, [r3, #0]
  40112c:	2b01      	cmp	r3, #1
  40112e:	d109      	bne.n	401144 <ili93xx_set_cursor_position+0x2c>
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  401130:	88fb      	ldrh	r3, [r7, #6]
  401132:	2020      	movs	r0, #32
  401134:	4619      	mov	r1, r3
  401136:	4b06      	ldr	r3, [pc, #24]	; (401150 <ili93xx_set_cursor_position+0x38>)
  401138:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  40113a:	88bb      	ldrh	r3, [r7, #4]
  40113c:	2021      	movs	r0, #33	; 0x21
  40113e:	4619      	mov	r1, r3
  401140:	4b03      	ldr	r3, [pc, #12]	; (401150 <ili93xx_set_cursor_position+0x38>)
  401142:	4798      	blx	r3
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  401144:	3708      	adds	r7, #8
  401146:	46bd      	mov	sp, r7
  401148:	bd80      	pop	{r7, pc}
  40114a:	bf00      	nop
  40114c:	200008a0 	.word	0x200008a0
  401150:	004009d5 	.word	0x004009d5

00401154 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  401154:	b590      	push	{r4, r7, lr}
  401156:	b083      	sub	sp, #12
  401158:	af00      	add	r7, sp, #0
  40115a:	6078      	str	r0, [r7, #4]
  40115c:	6039      	str	r1, [r7, #0]
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  40115e:	4b1b      	ldr	r3, [pc, #108]	; (4011cc <ili93xx_draw_pixel+0x78>)
  401160:	681b      	ldr	r3, [r3, #0]
  401162:	687a      	ldr	r2, [r7, #4]
  401164:	429a      	cmp	r2, r3
  401166:	d204      	bcs.n	401172 <ili93xx_draw_pixel+0x1e>
  401168:	4b19      	ldr	r3, [pc, #100]	; (4011d0 <ili93xx_draw_pixel+0x7c>)
  40116a:	681b      	ldr	r3, [r3, #0]
  40116c:	683a      	ldr	r2, [r7, #0]
  40116e:	429a      	cmp	r2, r3
  401170:	d301      	bcc.n	401176 <ili93xx_draw_pixel+0x22>
		return 1;
  401172:	2301      	movs	r3, #1
  401174:	e025      	b.n	4011c2 <ili93xx_draw_pixel+0x6e>
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401176:	4b17      	ldr	r3, [pc, #92]	; (4011d4 <ili93xx_draw_pixel+0x80>)
  401178:	781b      	ldrb	r3, [r3, #0]
  40117a:	2b01      	cmp	r3, #1
  40117c:	d10f      	bne.n	40119e <ili93xx_draw_pixel+0x4a>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  40117e:	687b      	ldr	r3, [r7, #4]
  401180:	b29a      	uxth	r2, r3
  401182:	683b      	ldr	r3, [r7, #0]
  401184:	b29b      	uxth	r3, r3
  401186:	4610      	mov	r0, r2
  401188:	4619      	mov	r1, r3
  40118a:	4b13      	ldr	r3, [pc, #76]	; (4011d8 <ili93xx_draw_pixel+0x84>)
  40118c:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40118e:	4b13      	ldr	r3, [pc, #76]	; (4011dc <ili93xx_draw_pixel+0x88>)
  401190:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  401192:	4b13      	ldr	r3, [pc, #76]	; (4011e0 <ili93xx_draw_pixel+0x8c>)
  401194:	681b      	ldr	r3, [r3, #0]
  401196:	4618      	mov	r0, r3
  401198:	4b12      	ldr	r3, [pc, #72]	; (4011e4 <ili93xx_draw_pixel+0x90>)
  40119a:	4798      	blx	r3
  40119c:	e010      	b.n	4011c0 <ili93xx_draw_pixel+0x6c>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40119e:	4b0d      	ldr	r3, [pc, #52]	; (4011d4 <ili93xx_draw_pixel+0x80>)
  4011a0:	781b      	ldrb	r3, [r3, #0]
  4011a2:	2b02      	cmp	r3, #2
  4011a4:	d10c      	bne.n	4011c0 <ili93xx_draw_pixel+0x6c>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4011a6:	6878      	ldr	r0, [r7, #4]
  4011a8:	6839      	ldr	r1, [r7, #0]
  4011aa:	2200      	movs	r2, #0
  4011ac:	2300      	movs	r3, #0
  4011ae:	4c0e      	ldr	r4, [pc, #56]	; (4011e8 <ili93xx_draw_pixel+0x94>)
  4011b0:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4011b2:	4b0a      	ldr	r3, [pc, #40]	; (4011dc <ili93xx_draw_pixel+0x88>)
  4011b4:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4011b6:	4b0a      	ldr	r3, [pc, #40]	; (4011e0 <ili93xx_draw_pixel+0x8c>)
  4011b8:	681b      	ldr	r3, [r3, #0]
  4011ba:	4618      	mov	r0, r3
  4011bc:	4b09      	ldr	r3, [pc, #36]	; (4011e4 <ili93xx_draw_pixel+0x90>)
  4011be:	4798      	blx	r3
	}

	return 0;
  4011c0:	2300      	movs	r3, #0
}
  4011c2:	4618      	mov	r0, r3
  4011c4:	370c      	adds	r7, #12
  4011c6:	46bd      	mov	sp, r7
  4011c8:	bd90      	pop	{r4, r7, pc}
  4011ca:	bf00      	nop
  4011cc:	20000000 	.word	0x20000000
  4011d0:	20000004 	.word	0x20000004
  4011d4:	200008a0 	.word	0x200008a0
  4011d8:	00401119 	.word	0x00401119
  4011dc:	00400885 	.word	0x00400885
  4011e0:	200008a4 	.word	0x200008a4
  4011e4:	004008c5 	.word	0x004008c5
  4011e8:	00401025 	.word	0x00401025

004011ec <ili93xx_draw_line_bresenham>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line endl.
 */
static void ili93xx_draw_line_bresenham(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4011ec:	b580      	push	{r7, lr}
  4011ee:	b08c      	sub	sp, #48	; 0x30
  4011f0:	af00      	add	r7, sp, #0
  4011f2:	60f8      	str	r0, [r7, #12]
  4011f4:	60b9      	str	r1, [r7, #8]
  4011f6:	607a      	str	r2, [r7, #4]
  4011f8:	603b      	str	r3, [r7, #0]
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  4011fa:	68fb      	ldr	r3, [r7, #12]
  4011fc:	627b      	str	r3, [r7, #36]	; 0x24
	y = ul_y1;
  4011fe:	68bb      	ldr	r3, [r7, #8]
  401200:	623b      	str	r3, [r7, #32]
	dx = ul_x2 - ul_x1;
  401202:	687a      	ldr	r2, [r7, #4]
  401204:	68fb      	ldr	r3, [r7, #12]
  401206:	1ad3      	subs	r3, r2, r3
  401208:	61fb      	str	r3, [r7, #28]
	dy = ul_y2 - ul_y1;
  40120a:	683a      	ldr	r2, [r7, #0]
  40120c:	68bb      	ldr	r3, [r7, #8]
  40120e:	1ad3      	subs	r3, r2, r3
  401210:	61bb      	str	r3, [r7, #24]
	xinc = (dx > 0) ? 1 : -1;
  401212:	69fb      	ldr	r3, [r7, #28]
  401214:	2b00      	cmp	r3, #0
  401216:	dd01      	ble.n	40121c <ili93xx_draw_line_bresenham+0x30>
  401218:	2301      	movs	r3, #1
  40121a:	e001      	b.n	401220 <ili93xx_draw_line_bresenham+0x34>
  40121c:	f04f 33ff 	mov.w	r3, #4294967295
  401220:	617b      	str	r3, [r7, #20]
	yinc = (dy > 0) ? 1 : -1;
  401222:	69bb      	ldr	r3, [r7, #24]
  401224:	2b00      	cmp	r3, #0
  401226:	dd01      	ble.n	40122c <ili93xx_draw_line_bresenham+0x40>
  401228:	2301      	movs	r3, #1
  40122a:	e001      	b.n	401230 <ili93xx_draw_line_bresenham+0x44>
  40122c:	f04f 33ff 	mov.w	r3, #4294967295
  401230:	613b      	str	r3, [r7, #16]
	dx = abs(ul_x2 - ul_x1);
  401232:	687a      	ldr	r2, [r7, #4]
  401234:	68fb      	ldr	r3, [r7, #12]
  401236:	1ad3      	subs	r3, r2, r3
  401238:	2b00      	cmp	r3, #0
  40123a:	bfb8      	it	lt
  40123c:	425b      	neglt	r3, r3
  40123e:	61fb      	str	r3, [r7, #28]
	dy = abs(ul_y2 - ul_y1);
  401240:	683a      	ldr	r2, [r7, #0]
  401242:	68bb      	ldr	r3, [r7, #8]
  401244:	1ad3      	subs	r3, r2, r3
  401246:	2b00      	cmp	r3, #0
  401248:	bfb8      	it	lt
  40124a:	425b      	neglt	r3, r3
  40124c:	61bb      	str	r3, [r7, #24]

	ili93xx_draw_pixel(x, y);
  40124e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401250:	6a3b      	ldr	r3, [r7, #32]
  401252:	4610      	mov	r0, r2
  401254:	4619      	mov	r1, r3
  401256:	4b2c      	ldr	r3, [pc, #176]	; (401308 <ili93xx_draw_line_bresenham+0x11c>)
  401258:	4798      	blx	r3

	if (dx > dy) {
  40125a:	69fa      	ldr	r2, [r7, #28]
  40125c:	69bb      	ldr	r3, [r7, #24]
  40125e:	429a      	cmp	r2, r3
  401260:	dd27      	ble.n	4012b2 <ili93xx_draw_line_bresenham+0xc6>
		cumul = dx >> 1;
  401262:	69fb      	ldr	r3, [r7, #28]
  401264:	105b      	asrs	r3, r3, #1
  401266:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dx; i++) {
  401268:	2301      	movs	r3, #1
  40126a:	62fb      	str	r3, [r7, #44]	; 0x2c
  40126c:	e01c      	b.n	4012a8 <ili93xx_draw_line_bresenham+0xbc>
			x += xinc;
  40126e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401270:	697b      	ldr	r3, [r7, #20]
  401272:	4413      	add	r3, r2
  401274:	627b      	str	r3, [r7, #36]	; 0x24
			cumul += dy;
  401276:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401278:	69bb      	ldr	r3, [r7, #24]
  40127a:	4413      	add	r3, r2
  40127c:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dx) {
  40127e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401280:	69fb      	ldr	r3, [r7, #28]
  401282:	429a      	cmp	r2, r3
  401284:	db07      	blt.n	401296 <ili93xx_draw_line_bresenham+0xaa>
				cumul -= dx;
  401286:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401288:	69fb      	ldr	r3, [r7, #28]
  40128a:	1ad3      	subs	r3, r2, r3
  40128c:	62bb      	str	r3, [r7, #40]	; 0x28
				y += yinc;
  40128e:	6a3a      	ldr	r2, [r7, #32]
  401290:	693b      	ldr	r3, [r7, #16]
  401292:	4413      	add	r3, r2
  401294:	623b      	str	r3, [r7, #32]
			}

			ili93xx_draw_pixel(x, y);
  401296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401298:	6a3b      	ldr	r3, [r7, #32]
  40129a:	4610      	mov	r0, r2
  40129c:	4619      	mov	r1, r3
  40129e:	4b1a      	ldr	r3, [pc, #104]	; (401308 <ili93xx_draw_line_bresenham+0x11c>)
  4012a0:	4798      	blx	r3
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  4012a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4012a4:	3301      	adds	r3, #1
  4012a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4012a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4012aa:	69fb      	ldr	r3, [r7, #28]
  4012ac:	429a      	cmp	r2, r3
  4012ae:	ddde      	ble.n	40126e <ili93xx_draw_line_bresenham+0x82>
  4012b0:	e026      	b.n	401300 <ili93xx_draw_line_bresenham+0x114>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  4012b2:	69bb      	ldr	r3, [r7, #24]
  4012b4:	105b      	asrs	r3, r3, #1
  4012b6:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dy; i++) {
  4012b8:	2301      	movs	r3, #1
  4012ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  4012bc:	e01c      	b.n	4012f8 <ili93xx_draw_line_bresenham+0x10c>
			y += yinc;
  4012be:	6a3a      	ldr	r2, [r7, #32]
  4012c0:	693b      	ldr	r3, [r7, #16]
  4012c2:	4413      	add	r3, r2
  4012c4:	623b      	str	r3, [r7, #32]
			cumul += dx;
  4012c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4012c8:	69fb      	ldr	r3, [r7, #28]
  4012ca:	4413      	add	r3, r2
  4012cc:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dy) {
  4012ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4012d0:	69bb      	ldr	r3, [r7, #24]
  4012d2:	429a      	cmp	r2, r3
  4012d4:	db07      	blt.n	4012e6 <ili93xx_draw_line_bresenham+0xfa>
				cumul -= dy;
  4012d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4012d8:	69bb      	ldr	r3, [r7, #24]
  4012da:	1ad3      	subs	r3, r2, r3
  4012dc:	62bb      	str	r3, [r7, #40]	; 0x28
				x += xinc;
  4012de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4012e0:	697b      	ldr	r3, [r7, #20]
  4012e2:	4413      	add	r3, r2
  4012e4:	627b      	str	r3, [r7, #36]	; 0x24
			}

			ili93xx_draw_pixel(x, y);
  4012e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4012e8:	6a3b      	ldr	r3, [r7, #32]
  4012ea:	4610      	mov	r0, r2
  4012ec:	4619      	mov	r1, r3
  4012ee:	4b06      	ldr	r3, [pc, #24]	; (401308 <ili93xx_draw_line_bresenham+0x11c>)
  4012f0:	4798      	blx	r3
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  4012f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4012f4:	3301      	adds	r3, #1
  4012f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4012f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4012fa:	69bb      	ldr	r3, [r7, #24]
  4012fc:	429a      	cmp	r2, r3
  4012fe:	ddde      	ble.n	4012be <ili93xx_draw_line_bresenham+0xd2>
			}

			ili93xx_draw_pixel(x, y);
		}
	}
}
  401300:	3730      	adds	r7, #48	; 0x30
  401302:	46bd      	mov	sp, r7
  401304:	bd80      	pop	{r7, pc}
  401306:	bf00      	nop
  401308:	00401155 	.word	0x00401155

0040130c <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40130c:	b590      	push	{r4, r7, lr}
  40130e:	b085      	sub	sp, #20
  401310:	af00      	add	r7, sp, #0
  401312:	60f8      	str	r0, [r7, #12]
  401314:	60b9      	str	r1, [r7, #8]
  401316:	607a      	str	r2, [r7, #4]
  401318:	603b      	str	r3, [r7, #0]
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  40131a:	68ba      	ldr	r2, [r7, #8]
  40131c:	683b      	ldr	r3, [r7, #0]
  40131e:	429a      	cmp	r2, r3
  401320:	d003      	beq.n	40132a <ili93xx_draw_line+0x1e>
  401322:	68fa      	ldr	r2, [r7, #12]
  401324:	687b      	ldr	r3, [r7, #4]
  401326:	429a      	cmp	r2, r3
  401328:	d106      	bne.n	401338 <ili93xx_draw_line+0x2c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  40132a:	68f8      	ldr	r0, [r7, #12]
  40132c:	68b9      	ldr	r1, [r7, #8]
  40132e:	687a      	ldr	r2, [r7, #4]
  401330:	683b      	ldr	r3, [r7, #0]
  401332:	4c06      	ldr	r4, [pc, #24]	; (40134c <ili93xx_draw_line+0x40>)
  401334:	47a0      	blx	r4
  401336:	e005      	b.n	401344 <ili93xx_draw_line+0x38>
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
  401338:	68f8      	ldr	r0, [r7, #12]
  40133a:	68b9      	ldr	r1, [r7, #8]
  40133c:	687a      	ldr	r2, [r7, #4]
  40133e:	683b      	ldr	r3, [r7, #0]
  401340:	4c03      	ldr	r4, [pc, #12]	; (401350 <ili93xx_draw_line+0x44>)
  401342:	47a0      	blx	r4
	}
}
  401344:	3714      	adds	r7, #20
  401346:	46bd      	mov	sp, r7
  401348:	bd90      	pop	{r4, r7, pc}
  40134a:	bf00      	nop
  40134c:	00401355 	.word	0x00401355
  401350:	004011ed 	.word	0x004011ed

00401354 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  401354:	b590      	push	{r4, r7, lr}
  401356:	b087      	sub	sp, #28
  401358:	af00      	add	r7, sp, #0
  40135a:	60f8      	str	r0, [r7, #12]
  40135c:	60b9      	str	r1, [r7, #8]
  40135e:	607a      	str	r2, [r7, #4]
  401360:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  401362:	f107 000c 	add.w	r0, r7, #12
  401366:	f107 0108 	add.w	r1, r7, #8
  40136a:	1d3a      	adds	r2, r7, #4
  40136c:	463b      	mov	r3, r7
  40136e:	4c26      	ldr	r4, [pc, #152]	; (401408 <ili93xx_draw_filled_rectangle+0xb4>)
  401370:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  401372:	68f8      	ldr	r0, [r7, #12]
  401374:	68b9      	ldr	r1, [r7, #8]
  401376:	687a      	ldr	r2, [r7, #4]
  401378:	68fb      	ldr	r3, [r7, #12]
  40137a:	1ad3      	subs	r3, r2, r3
  40137c:	1c5c      	adds	r4, r3, #1
			(ul_y2 - ul_y1) + 1);
  40137e:	683a      	ldr	r2, [r7, #0]
  401380:	68bb      	ldr	r3, [r7, #8]
  401382:	1ad3      	subs	r3, r2, r3

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  401384:	3301      	adds	r3, #1
  401386:	4622      	mov	r2, r4
  401388:	4c20      	ldr	r4, [pc, #128]	; (40140c <ili93xx_draw_filled_rectangle+0xb8>)
  40138a:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  40138c:	68fb      	ldr	r3, [r7, #12]
  40138e:	b29a      	uxth	r2, r3
  401390:	68bb      	ldr	r3, [r7, #8]
  401392:	b29b      	uxth	r3, r3
  401394:	4610      	mov	r0, r2
  401396:	4619      	mov	r1, r3
  401398:	4b1d      	ldr	r3, [pc, #116]	; (401410 <ili93xx_draw_filled_rectangle+0xbc>)
  40139a:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  40139c:	4b1d      	ldr	r3, [pc, #116]	; (401414 <ili93xx_draw_filled_rectangle+0xc0>)
  40139e:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4013a0:	687a      	ldr	r2, [r7, #4]
  4013a2:	68fb      	ldr	r3, [r7, #12]
  4013a4:	1ad3      	subs	r3, r2, r3
  4013a6:	3301      	adds	r3, #1
  4013a8:	6839      	ldr	r1, [r7, #0]
  4013aa:	68ba      	ldr	r2, [r7, #8]
  4013ac:	1a8a      	subs	r2, r1, r2
  4013ae:	3201      	adds	r2, #1
  4013b0:	fb02 f303 	mul.w	r3, r2, r3
  4013b4:	613b      	str	r3, [r7, #16]

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4013b6:	693b      	ldr	r3, [r7, #16]
  4013b8:	4a17      	ldr	r2, [pc, #92]	; (401418 <ili93xx_draw_filled_rectangle+0xc4>)
  4013ba:	fba2 2303 	umull	r2, r3, r2, r3
  4013be:	09db      	lsrs	r3, r3, #7
  4013c0:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  4013c2:	e003      	b.n	4013cc <ili93xx_draw_filled_rectangle+0x78>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4013c4:	4815      	ldr	r0, [pc, #84]	; (40141c <ili93xx_draw_filled_rectangle+0xc8>)
  4013c6:	21f0      	movs	r1, #240	; 0xf0
  4013c8:	4b15      	ldr	r3, [pc, #84]	; (401420 <ili93xx_draw_filled_rectangle+0xcc>)
  4013ca:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4013cc:	697b      	ldr	r3, [r7, #20]
  4013ce:	1e5a      	subs	r2, r3, #1
  4013d0:	617a      	str	r2, [r7, #20]
  4013d2:	2b00      	cmp	r3, #0
  4013d4:	d1f6      	bne.n	4013c4 <ili93xx_draw_filled_rectangle+0x70>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4013d6:	6939      	ldr	r1, [r7, #16]
  4013d8:	4b0f      	ldr	r3, [pc, #60]	; (401418 <ili93xx_draw_filled_rectangle+0xc4>)
  4013da:	fba3 2301 	umull	r2, r3, r3, r1
  4013de:	09da      	lsrs	r2, r3, #7
  4013e0:	4613      	mov	r3, r2
  4013e2:	011b      	lsls	r3, r3, #4
  4013e4:	1a9b      	subs	r3, r3, r2
  4013e6:	011b      	lsls	r3, r3, #4
  4013e8:	1aca      	subs	r2, r1, r3
  4013ea:	480c      	ldr	r0, [pc, #48]	; (40141c <ili93xx_draw_filled_rectangle+0xc8>)
  4013ec:	4611      	mov	r1, r2
  4013ee:	4b0c      	ldr	r3, [pc, #48]	; (401420 <ili93xx_draw_filled_rectangle+0xcc>)
  4013f0:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  4013f2:	4b0c      	ldr	r3, [pc, #48]	; (401424 <ili93xx_draw_filled_rectangle+0xd0>)
  4013f4:	681a      	ldr	r2, [r3, #0]
  4013f6:	4b0c      	ldr	r3, [pc, #48]	; (401428 <ili93xx_draw_filled_rectangle+0xd4>)
  4013f8:	681b      	ldr	r3, [r3, #0]
  4013fa:	2000      	movs	r0, #0
  4013fc:	2100      	movs	r1, #0
  4013fe:	4c03      	ldr	r4, [pc, #12]	; (40140c <ili93xx_draw_filled_rectangle+0xb8>)
  401400:	47a0      	blx	r4
}
  401402:	371c      	adds	r7, #28
  401404:	46bd      	mov	sp, r7
  401406:	bd90      	pop	{r4, r7, pc}
  401408:	00400af9 	.word	0x00400af9
  40140c:	00401025 	.word	0x00401025
  401410:	00401119 	.word	0x00401119
  401414:	00400885 	.word	0x00400885
  401418:	88888889 	.word	0x88888889
  40141c:	200008a4 	.word	0x200008a4
  401420:	004008f9 	.word	0x004008f9
  401424:	20000000 	.word	0x20000000
  401428:	20000004 	.word	0x20000004

0040142c <ili93xx_draw_circle>:
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  40142c:	b580      	push	{r7, lr}
  40142e:	b088      	sub	sp, #32
  401430:	af00      	add	r7, sp, #0
  401432:	60f8      	str	r0, [r7, #12]
  401434:	60b9      	str	r1, [r7, #8]
  401436:	607a      	str	r2, [r7, #4]
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
  401438:	687b      	ldr	r3, [r7, #4]
  40143a:	2b00      	cmp	r3, #0
  40143c:	d101      	bne.n	401442 <ili93xx_draw_circle+0x16>
		return 1;
  40143e:	2301      	movs	r3, #1
  401440:	e076      	b.n	401530 <ili93xx_draw_circle+0x104>
	}

	d = 3 - (ul_r << 1);
  401442:	687b      	ldr	r3, [r7, #4]
  401444:	005b      	lsls	r3, r3, #1
  401446:	f1c3 0303 	rsb	r3, r3, #3
  40144a:	61fb      	str	r3, [r7, #28]
	curX = 0;
  40144c:	2300      	movs	r3, #0
  40144e:	61bb      	str	r3, [r7, #24]
	curY = ul_r;
  401450:	687b      	ldr	r3, [r7, #4]
  401452:	617b      	str	r3, [r7, #20]

	while (curX <= curY) {
  401454:	e067      	b.n	401526 <ili93xx_draw_circle+0xfa>
		ili93xx_draw_pixel(ul_x + curX, ul_y + curY);
  401456:	68fa      	ldr	r2, [r7, #12]
  401458:	69bb      	ldr	r3, [r7, #24]
  40145a:	18d1      	adds	r1, r2, r3
  40145c:	68ba      	ldr	r2, [r7, #8]
  40145e:	697b      	ldr	r3, [r7, #20]
  401460:	4413      	add	r3, r2
  401462:	4608      	mov	r0, r1
  401464:	4619      	mov	r1, r3
  401466:	4b34      	ldr	r3, [pc, #208]	; (401538 <ili93xx_draw_circle+0x10c>)
  401468:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curX, ul_y - curY);
  40146a:	68fa      	ldr	r2, [r7, #12]
  40146c:	69bb      	ldr	r3, [r7, #24]
  40146e:	18d1      	adds	r1, r2, r3
  401470:	68ba      	ldr	r2, [r7, #8]
  401472:	697b      	ldr	r3, [r7, #20]
  401474:	1ad3      	subs	r3, r2, r3
  401476:	4608      	mov	r0, r1
  401478:	4619      	mov	r1, r3
  40147a:	4b2f      	ldr	r3, [pc, #188]	; (401538 <ili93xx_draw_circle+0x10c>)
  40147c:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y + curY);
  40147e:	68fa      	ldr	r2, [r7, #12]
  401480:	69bb      	ldr	r3, [r7, #24]
  401482:	1ad1      	subs	r1, r2, r3
  401484:	68ba      	ldr	r2, [r7, #8]
  401486:	697b      	ldr	r3, [r7, #20]
  401488:	4413      	add	r3, r2
  40148a:	4608      	mov	r0, r1
  40148c:	4619      	mov	r1, r3
  40148e:	4b2a      	ldr	r3, [pc, #168]	; (401538 <ili93xx_draw_circle+0x10c>)
  401490:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y - curY);
  401492:	68fa      	ldr	r2, [r7, #12]
  401494:	69bb      	ldr	r3, [r7, #24]
  401496:	1ad1      	subs	r1, r2, r3
  401498:	68ba      	ldr	r2, [r7, #8]
  40149a:	697b      	ldr	r3, [r7, #20]
  40149c:	1ad3      	subs	r3, r2, r3
  40149e:	4608      	mov	r0, r1
  4014a0:	4619      	mov	r1, r3
  4014a2:	4b25      	ldr	r3, [pc, #148]	; (401538 <ili93xx_draw_circle+0x10c>)
  4014a4:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y + curX);
  4014a6:	68fa      	ldr	r2, [r7, #12]
  4014a8:	697b      	ldr	r3, [r7, #20]
  4014aa:	18d1      	adds	r1, r2, r3
  4014ac:	68ba      	ldr	r2, [r7, #8]
  4014ae:	69bb      	ldr	r3, [r7, #24]
  4014b0:	4413      	add	r3, r2
  4014b2:	4608      	mov	r0, r1
  4014b4:	4619      	mov	r1, r3
  4014b6:	4b20      	ldr	r3, [pc, #128]	; (401538 <ili93xx_draw_circle+0x10c>)
  4014b8:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y - curX);
  4014ba:	68fa      	ldr	r2, [r7, #12]
  4014bc:	697b      	ldr	r3, [r7, #20]
  4014be:	18d1      	adds	r1, r2, r3
  4014c0:	68ba      	ldr	r2, [r7, #8]
  4014c2:	69bb      	ldr	r3, [r7, #24]
  4014c4:	1ad3      	subs	r3, r2, r3
  4014c6:	4608      	mov	r0, r1
  4014c8:	4619      	mov	r1, r3
  4014ca:	4b1b      	ldr	r3, [pc, #108]	; (401538 <ili93xx_draw_circle+0x10c>)
  4014cc:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y + curX);
  4014ce:	68fa      	ldr	r2, [r7, #12]
  4014d0:	697b      	ldr	r3, [r7, #20]
  4014d2:	1ad1      	subs	r1, r2, r3
  4014d4:	68ba      	ldr	r2, [r7, #8]
  4014d6:	69bb      	ldr	r3, [r7, #24]
  4014d8:	4413      	add	r3, r2
  4014da:	4608      	mov	r0, r1
  4014dc:	4619      	mov	r1, r3
  4014de:	4b16      	ldr	r3, [pc, #88]	; (401538 <ili93xx_draw_circle+0x10c>)
  4014e0:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y - curX);
  4014e2:	68fa      	ldr	r2, [r7, #12]
  4014e4:	697b      	ldr	r3, [r7, #20]
  4014e6:	1ad1      	subs	r1, r2, r3
  4014e8:	68ba      	ldr	r2, [r7, #8]
  4014ea:	69bb      	ldr	r3, [r7, #24]
  4014ec:	1ad3      	subs	r3, r2, r3
  4014ee:	4608      	mov	r0, r1
  4014f0:	4619      	mov	r1, r3
  4014f2:	4b11      	ldr	r3, [pc, #68]	; (401538 <ili93xx_draw_circle+0x10c>)
  4014f4:	4798      	blx	r3

		if (d < 0) {
  4014f6:	69fb      	ldr	r3, [r7, #28]
  4014f8:	2b00      	cmp	r3, #0
  4014fa:	da06      	bge.n	40150a <ili93xx_draw_circle+0xde>
			d += (curX << 2) + 6;
  4014fc:	69bb      	ldr	r3, [r7, #24]
  4014fe:	009a      	lsls	r2, r3, #2
  401500:	69fb      	ldr	r3, [r7, #28]
  401502:	4413      	add	r3, r2
  401504:	3306      	adds	r3, #6
  401506:	61fb      	str	r3, [r7, #28]
  401508:	e00a      	b.n	401520 <ili93xx_draw_circle+0xf4>
		} else {
			d += ((curX - curY) << 2) + 10;
  40150a:	69ba      	ldr	r2, [r7, #24]
  40150c:	697b      	ldr	r3, [r7, #20]
  40150e:	1ad3      	subs	r3, r2, r3
  401510:	009a      	lsls	r2, r3, #2
  401512:	69fb      	ldr	r3, [r7, #28]
  401514:	4413      	add	r3, r2
  401516:	330a      	adds	r3, #10
  401518:	61fb      	str	r3, [r7, #28]
			curY--;
  40151a:	697b      	ldr	r3, [r7, #20]
  40151c:	3b01      	subs	r3, #1
  40151e:	617b      	str	r3, [r7, #20]
		}

		curX++;
  401520:	69bb      	ldr	r3, [r7, #24]
  401522:	3301      	adds	r3, #1
  401524:	61bb      	str	r3, [r7, #24]

	d = 3 - (ul_r << 1);
	curX = 0;
	curY = ul_r;

	while (curX <= curY) {
  401526:	69ba      	ldr	r2, [r7, #24]
  401528:	697b      	ldr	r3, [r7, #20]
  40152a:	429a      	cmp	r2, r3
  40152c:	d993      	bls.n	401456 <ili93xx_draw_circle+0x2a>
		}

		curX++;
	}

	return 0;
  40152e:	2300      	movs	r3, #0
}
  401530:	4618      	mov	r0, r3
  401532:	3720      	adds	r7, #32
  401534:	46bd      	mov	sp, r7
  401536:	bd80      	pop	{r7, pc}
  401538:	00401155 	.word	0x00401155

0040153c <ili93xx_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili93xx_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  40153c:	b580      	push	{r7, lr}
  40153e:	b08a      	sub	sp, #40	; 0x28
  401540:	af00      	add	r7, sp, #0
  401542:	60f8      	str	r0, [r7, #12]
  401544:	60b9      	str	r1, [r7, #8]
  401546:	4613      	mov	r3, r2
  401548:	71fb      	strb	r3, [r7, #7]

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  40154a:	79fa      	ldrb	r2, [r7, #7]
  40154c:	4613      	mov	r3, r2
  40154e:	009b      	lsls	r3, r3, #2
  401550:	4413      	add	r3, r2
  401552:	009b      	lsls	r3, r3, #2
  401554:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  401558:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  40155a:	2300      	movs	r3, #0
  40155c:	623b      	str	r3, [r7, #32]
  40155e:	e04d      	b.n	4015fc <ili93xx_draw_char+0xc0>
		/** Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  401560:	6a3b      	ldr	r3, [r7, #32]
  401562:	005a      	lsls	r2, r3, #1
  401564:	69fb      	ldr	r3, [r7, #28]
  401566:	4413      	add	r3, r2
  401568:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  40156a:	69bb      	ldr	r3, [r7, #24]
  40156c:	3301      	adds	r3, #1
  40156e:	617b      	str	r3, [r7, #20]

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  401570:	2300      	movs	r3, #0
  401572:	627b      	str	r3, [r7, #36]	; 0x24
  401574:	e01a      	b.n	4015ac <ili93xx_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  401576:	4a24      	ldr	r2, [pc, #144]	; (401608 <ili93xx_draw_char+0xcc>)
  401578:	69bb      	ldr	r3, [r7, #24]
  40157a:	4413      	add	r3, r2
  40157c:	781b      	ldrb	r3, [r3, #0]
  40157e:	461a      	mov	r2, r3
  401580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401582:	f1c3 0307 	rsb	r3, r3, #7
  401586:	fa42 f303 	asr.w	r3, r2, r3
  40158a:	f003 0301 	and.w	r3, r3, #1
  40158e:	2b00      	cmp	r3, #0
  401590:	d009      	beq.n	4015a6 <ili93xx_draw_char+0x6a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  401592:	68fa      	ldr	r2, [r7, #12]
  401594:	6a3b      	ldr	r3, [r7, #32]
  401596:	18d1      	adds	r1, r2, r3
  401598:	68ba      	ldr	r2, [r7, #8]
  40159a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40159c:	4413      	add	r3, r2
  40159e:	4608      	mov	r0, r1
  4015a0:	4619      	mov	r1, r3
  4015a2:	4b1a      	ldr	r3, [pc, #104]	; (40160c <ili93xx_draw_char+0xd0>)
  4015a4:	4798      	blx	r3

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  4015a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015a8:	3301      	adds	r3, #1
  4015aa:	627b      	str	r3, [r7, #36]	; 0x24
  4015ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015ae:	2b07      	cmp	r3, #7
  4015b0:	d9e1      	bls.n	401576 <ili93xx_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  4015b2:	2300      	movs	r3, #0
  4015b4:	627b      	str	r3, [r7, #36]	; 0x24
  4015b6:	e01b      	b.n	4015f0 <ili93xx_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  4015b8:	4a13      	ldr	r2, [pc, #76]	; (401608 <ili93xx_draw_char+0xcc>)
  4015ba:	697b      	ldr	r3, [r7, #20]
  4015bc:	4413      	add	r3, r2
  4015be:	781b      	ldrb	r3, [r3, #0]
  4015c0:	461a      	mov	r2, r3
  4015c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015c4:	f1c3 0307 	rsb	r3, r3, #7
  4015c8:	fa42 f303 	asr.w	r3, r2, r3
  4015cc:	f003 0301 	and.w	r3, r3, #1
  4015d0:	2b00      	cmp	r3, #0
  4015d2:	d00a      	beq.n	4015ea <ili93xx_draw_char+0xae>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4015d4:	68fa      	ldr	r2, [r7, #12]
  4015d6:	6a3b      	ldr	r3, [r7, #32]
  4015d8:	18d1      	adds	r1, r2, r3
  4015da:	68ba      	ldr	r2, [r7, #8]
  4015dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015de:	4413      	add	r3, r2
  4015e0:	3308      	adds	r3, #8
  4015e2:	4608      	mov	r0, r1
  4015e4:	4619      	mov	r1, r3
  4015e6:	4b09      	ldr	r3, [pc, #36]	; (40160c <ili93xx_draw_char+0xd0>)
  4015e8:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  4015ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015ec:	3301      	adds	r3, #1
  4015ee:	627b      	str	r3, [r7, #36]	; 0x24
  4015f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015f2:	2b05      	cmp	r3, #5
  4015f4:	d9e0      	bls.n	4015b8 <ili93xx_draw_char+0x7c>
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  4015f6:	6a3b      	ldr	r3, [r7, #32]
  4015f8:	3301      	adds	r3, #1
  4015fa:	623b      	str	r3, [r7, #32]
  4015fc:	6a3b      	ldr	r3, [r7, #32]
  4015fe:	2b09      	cmp	r3, #9
  401600:	d9ae      	bls.n	401560 <ili93xx_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  401602:	3728      	adds	r7, #40	; 0x28
  401604:	46bd      	mov	sp, r7
  401606:	bd80      	pop	{r7, pc}
  401608:	00408dbc 	.word	0x00408dbc
  40160c:	00401155 	.word	0x00401155

00401610 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  401610:	b580      	push	{r7, lr}
  401612:	b086      	sub	sp, #24
  401614:	af00      	add	r7, sp, #0
  401616:	60f8      	str	r0, [r7, #12]
  401618:	60b9      	str	r1, [r7, #8]
  40161a:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  40161c:	68fb      	ldr	r3, [r7, #12]
  40161e:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  401620:	e01c      	b.n	40165c <ili93xx_draw_string+0x4c>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  401622:	687b      	ldr	r3, [r7, #4]
  401624:	781b      	ldrb	r3, [r3, #0]
  401626:	2b0a      	cmp	r3, #10
  401628:	d108      	bne.n	40163c <ili93xx_draw_string+0x2c>
			ul_y += gfont.height + 2;
  40162a:	230e      	movs	r3, #14
  40162c:	461a      	mov	r2, r3
  40162e:	68bb      	ldr	r3, [r7, #8]
  401630:	4413      	add	r3, r2
  401632:	3302      	adds	r3, #2
  401634:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  401636:	697b      	ldr	r3, [r7, #20]
  401638:	60fb      	str	r3, [r7, #12]
  40163a:	e00c      	b.n	401656 <ili93xx_draw_string+0x46>
		} else {
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
  40163c:	687b      	ldr	r3, [r7, #4]
  40163e:	781b      	ldrb	r3, [r3, #0]
  401640:	68f8      	ldr	r0, [r7, #12]
  401642:	68b9      	ldr	r1, [r7, #8]
  401644:	461a      	mov	r2, r3
  401646:	4b09      	ldr	r3, [pc, #36]	; (40166c <ili93xx_draw_string+0x5c>)
  401648:	4798      	blx	r3
			ul_x += gfont.width + 2;
  40164a:	230a      	movs	r3, #10
  40164c:	461a      	mov	r2, r3
  40164e:	68fb      	ldr	r3, [r7, #12]
  401650:	4413      	add	r3, r2
  401652:	3302      	adds	r3, #2
  401654:	60fb      	str	r3, [r7, #12]
		}

		p_str++;
  401656:	687b      	ldr	r3, [r7, #4]
  401658:	3301      	adds	r3, #1
  40165a:	607b      	str	r3, [r7, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40165c:	687b      	ldr	r3, [r7, #4]
  40165e:	781b      	ldrb	r3, [r3, #0]
  401660:	2b00      	cmp	r3, #0
  401662:	d1de      	bne.n	401622 <ili93xx_draw_string+0x12>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  401664:	3718      	adds	r7, #24
  401666:	46bd      	mov	sp, r7
  401668:	bd80      	pop	{r7, pc}
  40166a:	bf00      	nop
  40166c:	0040153d 	.word	0x0040153d

00401670 <smc_set_setup_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
  401670:	b480      	push	{r7}
  401672:	b085      	sub	sp, #20
  401674:	af00      	add	r7, sp, #0
  401676:	60f8      	str	r0, [r7, #12]
  401678:	60b9      	str	r1, [r7, #8]
  40167a:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  40167c:	68fa      	ldr	r2, [r7, #12]
  40167e:	68bb      	ldr	r3, [r7, #8]
  401680:	011b      	lsls	r3, r3, #4
  401682:	4413      	add	r3, r2
  401684:	687a      	ldr	r2, [r7, #4]
  401686:	601a      	str	r2, [r3, #0]
}
  401688:	3714      	adds	r7, #20
  40168a:	46bd      	mov	sp, r7
  40168c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401690:	4770      	bx	lr
  401692:	bf00      	nop

00401694 <smc_set_pulse_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
  401694:	b480      	push	{r7}
  401696:	b085      	sub	sp, #20
  401698:	af00      	add	r7, sp, #0
  40169a:	60f8      	str	r0, [r7, #12]
  40169c:	60b9      	str	r1, [r7, #8]
  40169e:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4016a0:	68fa      	ldr	r2, [r7, #12]
  4016a2:	68bb      	ldr	r3, [r7, #8]
  4016a4:	011b      	lsls	r3, r3, #4
  4016a6:	4413      	add	r3, r2
  4016a8:	687a      	ldr	r2, [r7, #4]
  4016aa:	605a      	str	r2, [r3, #4]
}
  4016ac:	3714      	adds	r7, #20
  4016ae:	46bd      	mov	sp, r7
  4016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016b4:	4770      	bx	lr
  4016b6:	bf00      	nop

004016b8 <smc_set_cycle_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
  4016b8:	b480      	push	{r7}
  4016ba:	b085      	sub	sp, #20
  4016bc:	af00      	add	r7, sp, #0
  4016be:	60f8      	str	r0, [r7, #12]
  4016c0:	60b9      	str	r1, [r7, #8]
  4016c2:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4016c4:	68fa      	ldr	r2, [r7, #12]
  4016c6:	68bb      	ldr	r3, [r7, #8]
  4016c8:	011b      	lsls	r3, r3, #4
  4016ca:	4413      	add	r3, r2
  4016cc:	3308      	adds	r3, #8
  4016ce:	687a      	ldr	r2, [r7, #4]
  4016d0:	601a      	str	r2, [r3, #0]
}
  4016d2:	3714      	adds	r7, #20
  4016d4:	46bd      	mov	sp, r7
  4016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016da:	4770      	bx	lr

004016dc <smc_set_mode>:
 * \param p_smc Pointer to an SMC instance.
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
  4016dc:	b480      	push	{r7}
  4016de:	b085      	sub	sp, #20
  4016e0:	af00      	add	r7, sp, #0
  4016e2:	60f8      	str	r0, [r7, #12]
  4016e4:	60b9      	str	r1, [r7, #8]
  4016e6:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4016e8:	68fa      	ldr	r2, [r7, #12]
  4016ea:	68bb      	ldr	r3, [r7, #8]
  4016ec:	011b      	lsls	r3, r3, #4
  4016ee:	4413      	add	r3, r2
  4016f0:	3308      	adds	r3, #8
  4016f2:	687a      	ldr	r2, [r7, #4]
  4016f4:	605a      	str	r2, [r3, #4]
}
  4016f6:	3714      	adds	r7, #20
  4016f8:	46bd      	mov	sp, r7
  4016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016fe:	4770      	bx	lr

00401700 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401700:	b480      	push	{r7}
  401702:	b085      	sub	sp, #20
  401704:	af00      	add	r7, sp, #0
  401706:	60f8      	str	r0, [r7, #12]
  401708:	60b9      	str	r1, [r7, #8]
  40170a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40170c:	687b      	ldr	r3, [r7, #4]
  40170e:	2b00      	cmp	r3, #0
  401710:	d003      	beq.n	40171a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401712:	68fb      	ldr	r3, [r7, #12]
  401714:	68ba      	ldr	r2, [r7, #8]
  401716:	665a      	str	r2, [r3, #100]	; 0x64
  401718:	e002      	b.n	401720 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40171a:	68fb      	ldr	r3, [r7, #12]
  40171c:	68ba      	ldr	r2, [r7, #8]
  40171e:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  401720:	3714      	adds	r7, #20
  401722:	46bd      	mov	sp, r7
  401724:	f85d 7b04 	ldr.w	r7, [sp], #4
  401728:	4770      	bx	lr
  40172a:	bf00      	nop

0040172c <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  40172c:	b480      	push	{r7}
  40172e:	b085      	sub	sp, #20
  401730:	af00      	add	r7, sp, #0
  401732:	60f8      	str	r0, [r7, #12]
  401734:	60b9      	str	r1, [r7, #8]
  401736:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401738:	68fb      	ldr	r3, [r7, #12]
  40173a:	68ba      	ldr	r2, [r7, #8]
  40173c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401740:	687b      	ldr	r3, [r7, #4]
  401742:	005b      	lsls	r3, r3, #1
  401744:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401748:	fbb2 f3f3 	udiv	r3, r2, r3
  40174c:	3b01      	subs	r3, #1
  40174e:	f3c3 020d 	ubfx	r2, r3, #0, #14
  401752:	68fb      	ldr	r3, [r7, #12]
  401754:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  401758:	3714      	adds	r7, #20
  40175a:	46bd      	mov	sp, r7
  40175c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401760:	4770      	bx	lr
  401762:	bf00      	nop

00401764 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401764:	b480      	push	{r7}
  401766:	b087      	sub	sp, #28
  401768:	af00      	add	r7, sp, #0
  40176a:	60f8      	str	r0, [r7, #12]
  40176c:	60b9      	str	r1, [r7, #8]
  40176e:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401770:	68fb      	ldr	r3, [r7, #12]
  401772:	687a      	ldr	r2, [r7, #4]
  401774:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401776:	68bb      	ldr	r3, [r7, #8]
  401778:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40177c:	d04a      	beq.n	401814 <pio_set_peripheral+0xb0>
  40177e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401782:	d808      	bhi.n	401796 <pio_set_peripheral+0x32>
  401784:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401788:	d016      	beq.n	4017b8 <pio_set_peripheral+0x54>
  40178a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40178e:	d02c      	beq.n	4017ea <pio_set_peripheral+0x86>
  401790:	2b00      	cmp	r3, #0
  401792:	d069      	beq.n	401868 <pio_set_peripheral+0x104>
  401794:	e064      	b.n	401860 <pio_set_peripheral+0xfc>
  401796:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40179a:	d065      	beq.n	401868 <pio_set_peripheral+0x104>
  40179c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4017a0:	d803      	bhi.n	4017aa <pio_set_peripheral+0x46>
  4017a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4017a6:	d04a      	beq.n	40183e <pio_set_peripheral+0xda>
  4017a8:	e05a      	b.n	401860 <pio_set_peripheral+0xfc>
  4017aa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4017ae:	d05b      	beq.n	401868 <pio_set_peripheral+0x104>
  4017b0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4017b4:	d058      	beq.n	401868 <pio_set_peripheral+0x104>
  4017b6:	e053      	b.n	401860 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4017b8:	68fb      	ldr	r3, [r7, #12]
  4017ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4017bc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4017be:	68fb      	ldr	r3, [r7, #12]
  4017c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4017c2:	687b      	ldr	r3, [r7, #4]
  4017c4:	43d9      	mvns	r1, r3
  4017c6:	697b      	ldr	r3, [r7, #20]
  4017c8:	400b      	ands	r3, r1
  4017ca:	401a      	ands	r2, r3
  4017cc:	68fb      	ldr	r3, [r7, #12]
  4017ce:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4017d0:	68fb      	ldr	r3, [r7, #12]
  4017d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4017d4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4017d6:	68fb      	ldr	r3, [r7, #12]
  4017d8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4017da:	687b      	ldr	r3, [r7, #4]
  4017dc:	43d9      	mvns	r1, r3
  4017de:	697b      	ldr	r3, [r7, #20]
  4017e0:	400b      	ands	r3, r1
  4017e2:	401a      	ands	r2, r3
  4017e4:	68fb      	ldr	r3, [r7, #12]
  4017e6:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4017e8:	e03a      	b.n	401860 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4017ea:	68fb      	ldr	r3, [r7, #12]
  4017ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4017ee:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4017f0:	687a      	ldr	r2, [r7, #4]
  4017f2:	697b      	ldr	r3, [r7, #20]
  4017f4:	431a      	orrs	r2, r3
  4017f6:	68fb      	ldr	r3, [r7, #12]
  4017f8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4017fa:	68fb      	ldr	r3, [r7, #12]
  4017fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4017fe:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401800:	68fb      	ldr	r3, [r7, #12]
  401802:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401804:	687b      	ldr	r3, [r7, #4]
  401806:	43d9      	mvns	r1, r3
  401808:	697b      	ldr	r3, [r7, #20]
  40180a:	400b      	ands	r3, r1
  40180c:	401a      	ands	r2, r3
  40180e:	68fb      	ldr	r3, [r7, #12]
  401810:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401812:	e025      	b.n	401860 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401814:	68fb      	ldr	r3, [r7, #12]
  401816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401818:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40181a:	68fb      	ldr	r3, [r7, #12]
  40181c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40181e:	687b      	ldr	r3, [r7, #4]
  401820:	43d9      	mvns	r1, r3
  401822:	697b      	ldr	r3, [r7, #20]
  401824:	400b      	ands	r3, r1
  401826:	401a      	ands	r2, r3
  401828:	68fb      	ldr	r3, [r7, #12]
  40182a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40182c:	68fb      	ldr	r3, [r7, #12]
  40182e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401830:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401832:	687a      	ldr	r2, [r7, #4]
  401834:	697b      	ldr	r3, [r7, #20]
  401836:	431a      	orrs	r2, r3
  401838:	68fb      	ldr	r3, [r7, #12]
  40183a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40183c:	e010      	b.n	401860 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40183e:	68fb      	ldr	r3, [r7, #12]
  401840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401842:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401844:	687a      	ldr	r2, [r7, #4]
  401846:	697b      	ldr	r3, [r7, #20]
  401848:	431a      	orrs	r2, r3
  40184a:	68fb      	ldr	r3, [r7, #12]
  40184c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40184e:	68fb      	ldr	r3, [r7, #12]
  401850:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401852:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401854:	687a      	ldr	r2, [r7, #4]
  401856:	697b      	ldr	r3, [r7, #20]
  401858:	431a      	orrs	r2, r3
  40185a:	68fb      	ldr	r3, [r7, #12]
  40185c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40185e:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401860:	68fb      	ldr	r3, [r7, #12]
  401862:	687a      	ldr	r2, [r7, #4]
  401864:	605a      	str	r2, [r3, #4]
  401866:	e000      	b.n	40186a <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  401868:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  40186a:	371c      	adds	r7, #28
  40186c:	46bd      	mov	sp, r7
  40186e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401872:	4770      	bx	lr

00401874 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401874:	b580      	push	{r7, lr}
  401876:	b084      	sub	sp, #16
  401878:	af00      	add	r7, sp, #0
  40187a:	60f8      	str	r0, [r7, #12]
  40187c:	60b9      	str	r1, [r7, #8]
  40187e:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401880:	68f8      	ldr	r0, [r7, #12]
  401882:	68b9      	ldr	r1, [r7, #8]
  401884:	4b18      	ldr	r3, [pc, #96]	; (4018e8 <pio_set_input+0x74>)
  401886:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401888:	687b      	ldr	r3, [r7, #4]
  40188a:	f003 0301 	and.w	r3, r3, #1
  40188e:	68f8      	ldr	r0, [r7, #12]
  401890:	68b9      	ldr	r1, [r7, #8]
  401892:	461a      	mov	r2, r3
  401894:	4b15      	ldr	r3, [pc, #84]	; (4018ec <pio_set_input+0x78>)
  401896:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401898:	687b      	ldr	r3, [r7, #4]
  40189a:	f003 030a 	and.w	r3, r3, #10
  40189e:	2b00      	cmp	r3, #0
  4018a0:	d003      	beq.n	4018aa <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4018a2:	68fb      	ldr	r3, [r7, #12]
  4018a4:	68ba      	ldr	r2, [r7, #8]
  4018a6:	621a      	str	r2, [r3, #32]
  4018a8:	e002      	b.n	4018b0 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4018aa:	68fb      	ldr	r3, [r7, #12]
  4018ac:	68ba      	ldr	r2, [r7, #8]
  4018ae:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4018b0:	687b      	ldr	r3, [r7, #4]
  4018b2:	f003 0302 	and.w	r3, r3, #2
  4018b6:	2b00      	cmp	r3, #0
  4018b8:	d004      	beq.n	4018c4 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4018ba:	68fb      	ldr	r3, [r7, #12]
  4018bc:	68ba      	ldr	r2, [r7, #8]
  4018be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4018c2:	e008      	b.n	4018d6 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4018c4:	687b      	ldr	r3, [r7, #4]
  4018c6:	f003 0308 	and.w	r3, r3, #8
  4018ca:	2b00      	cmp	r3, #0
  4018cc:	d003      	beq.n	4018d6 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4018ce:	68fb      	ldr	r3, [r7, #12]
  4018d0:	68ba      	ldr	r2, [r7, #8]
  4018d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4018d6:	68fb      	ldr	r3, [r7, #12]
  4018d8:	68ba      	ldr	r2, [r7, #8]
  4018da:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4018dc:	68fb      	ldr	r3, [r7, #12]
  4018de:	68ba      	ldr	r2, [r7, #8]
  4018e0:	601a      	str	r2, [r3, #0]
}
  4018e2:	3710      	adds	r7, #16
  4018e4:	46bd      	mov	sp, r7
  4018e6:	bd80      	pop	{r7, pc}
  4018e8:	004019e1 	.word	0x004019e1
  4018ec:	00401701 	.word	0x00401701

004018f0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4018f0:	b580      	push	{r7, lr}
  4018f2:	b084      	sub	sp, #16
  4018f4:	af00      	add	r7, sp, #0
  4018f6:	60f8      	str	r0, [r7, #12]
  4018f8:	60b9      	str	r1, [r7, #8]
  4018fa:	607a      	str	r2, [r7, #4]
  4018fc:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4018fe:	68f8      	ldr	r0, [r7, #12]
  401900:	68b9      	ldr	r1, [r7, #8]
  401902:	4b12      	ldr	r3, [pc, #72]	; (40194c <pio_set_output+0x5c>)
  401904:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401906:	68f8      	ldr	r0, [r7, #12]
  401908:	68b9      	ldr	r1, [r7, #8]
  40190a:	69ba      	ldr	r2, [r7, #24]
  40190c:	4b10      	ldr	r3, [pc, #64]	; (401950 <pio_set_output+0x60>)
  40190e:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401910:	683b      	ldr	r3, [r7, #0]
  401912:	2b00      	cmp	r3, #0
  401914:	d003      	beq.n	40191e <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401916:	68fb      	ldr	r3, [r7, #12]
  401918:	68ba      	ldr	r2, [r7, #8]
  40191a:	651a      	str	r2, [r3, #80]	; 0x50
  40191c:	e002      	b.n	401924 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40191e:	68fb      	ldr	r3, [r7, #12]
  401920:	68ba      	ldr	r2, [r7, #8]
  401922:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401924:	687b      	ldr	r3, [r7, #4]
  401926:	2b00      	cmp	r3, #0
  401928:	d003      	beq.n	401932 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40192a:	68fb      	ldr	r3, [r7, #12]
  40192c:	68ba      	ldr	r2, [r7, #8]
  40192e:	631a      	str	r2, [r3, #48]	; 0x30
  401930:	e002      	b.n	401938 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401932:	68fb      	ldr	r3, [r7, #12]
  401934:	68ba      	ldr	r2, [r7, #8]
  401936:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401938:	68fb      	ldr	r3, [r7, #12]
  40193a:	68ba      	ldr	r2, [r7, #8]
  40193c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40193e:	68fb      	ldr	r3, [r7, #12]
  401940:	68ba      	ldr	r2, [r7, #8]
  401942:	601a      	str	r2, [r3, #0]
}
  401944:	3710      	adds	r7, #16
  401946:	46bd      	mov	sp, r7
  401948:	bd80      	pop	{r7, pc}
  40194a:	bf00      	nop
  40194c:	004019e1 	.word	0x004019e1
  401950:	00401701 	.word	0x00401701

00401954 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401954:	b480      	push	{r7}
  401956:	b085      	sub	sp, #20
  401958:	af00      	add	r7, sp, #0
  40195a:	60f8      	str	r0, [r7, #12]
  40195c:	60b9      	str	r1, [r7, #8]
  40195e:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401960:	687b      	ldr	r3, [r7, #4]
  401962:	f003 0310 	and.w	r3, r3, #16
  401966:	2b00      	cmp	r3, #0
  401968:	d020      	beq.n	4019ac <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40196a:	68fb      	ldr	r3, [r7, #12]
  40196c:	68ba      	ldr	r2, [r7, #8]
  40196e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401972:	687b      	ldr	r3, [r7, #4]
  401974:	f003 0320 	and.w	r3, r3, #32
  401978:	2b00      	cmp	r3, #0
  40197a:	d004      	beq.n	401986 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40197c:	68fb      	ldr	r3, [r7, #12]
  40197e:	68ba      	ldr	r2, [r7, #8]
  401980:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401984:	e003      	b.n	40198e <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401986:	68fb      	ldr	r3, [r7, #12]
  401988:	68ba      	ldr	r2, [r7, #8]
  40198a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40198e:	687b      	ldr	r3, [r7, #4]
  401990:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401994:	2b00      	cmp	r3, #0
  401996:	d004      	beq.n	4019a2 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401998:	68fb      	ldr	r3, [r7, #12]
  40199a:	68ba      	ldr	r2, [r7, #8]
  40199c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  4019a0:	e008      	b.n	4019b4 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4019a2:	68fb      	ldr	r3, [r7, #12]
  4019a4:	68ba      	ldr	r2, [r7, #8]
  4019a6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  4019aa:	e003      	b.n	4019b4 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4019ac:	68fb      	ldr	r3, [r7, #12]
  4019ae:	68ba      	ldr	r2, [r7, #8]
  4019b0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4019b4:	3714      	adds	r7, #20
  4019b6:	46bd      	mov	sp, r7
  4019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019bc:	4770      	bx	lr
  4019be:	bf00      	nop

004019c0 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4019c0:	b480      	push	{r7}
  4019c2:	b083      	sub	sp, #12
  4019c4:	af00      	add	r7, sp, #0
  4019c6:	6078      	str	r0, [r7, #4]
  4019c8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  4019ca:	687b      	ldr	r3, [r7, #4]
  4019cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  4019ce:	687b      	ldr	r3, [r7, #4]
  4019d0:	683a      	ldr	r2, [r7, #0]
  4019d2:	641a      	str	r2, [r3, #64]	; 0x40
}
  4019d4:	370c      	adds	r7, #12
  4019d6:	46bd      	mov	sp, r7
  4019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019dc:	4770      	bx	lr
  4019de:	bf00      	nop

004019e0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4019e0:	b480      	push	{r7}
  4019e2:	b083      	sub	sp, #12
  4019e4:	af00      	add	r7, sp, #0
  4019e6:	6078      	str	r0, [r7, #4]
  4019e8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4019ea:	687b      	ldr	r3, [r7, #4]
  4019ec:	683a      	ldr	r2, [r7, #0]
  4019ee:	645a      	str	r2, [r3, #68]	; 0x44
}
  4019f0:	370c      	adds	r7, #12
  4019f2:	46bd      	mov	sp, r7
  4019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019f8:	4770      	bx	lr
  4019fa:	bf00      	nop

004019fc <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4019fc:	b480      	push	{r7}
  4019fe:	b083      	sub	sp, #12
  401a00:	af00      	add	r7, sp, #0
  401a02:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401a04:	687b      	ldr	r3, [r7, #4]
  401a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401a08:	4618      	mov	r0, r3
  401a0a:	370c      	adds	r7, #12
  401a0c:	46bd      	mov	sp, r7
  401a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a12:	4770      	bx	lr

00401a14 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401a14:	b480      	push	{r7}
  401a16:	b083      	sub	sp, #12
  401a18:	af00      	add	r7, sp, #0
  401a1a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401a1c:	687b      	ldr	r3, [r7, #4]
  401a1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401a20:	4618      	mov	r0, r3
  401a22:	370c      	adds	r7, #12
  401a24:	46bd      	mov	sp, r7
  401a26:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a2a:	4770      	bx	lr

00401a2c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401a2c:	b590      	push	{r4, r7, lr}
  401a2e:	b087      	sub	sp, #28
  401a30:	af02      	add	r7, sp, #8
  401a32:	6078      	str	r0, [r7, #4]
  401a34:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401a36:	6878      	ldr	r0, [r7, #4]
  401a38:	4b65      	ldr	r3, [pc, #404]	; (401bd0 <pio_configure_pin+0x1a4>)
  401a3a:	4798      	blx	r3
  401a3c:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401a3e:	683b      	ldr	r3, [r7, #0]
  401a40:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401a44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401a48:	d06b      	beq.n	401b22 <pio_configure_pin+0xf6>
  401a4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401a4e:	d809      	bhi.n	401a64 <pio_configure_pin+0x38>
  401a50:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401a54:	d02d      	beq.n	401ab2 <pio_configure_pin+0x86>
  401a56:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401a5a:	d046      	beq.n	401aea <pio_configure_pin+0xbe>
  401a5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401a60:	d00b      	beq.n	401a7a <pio_configure_pin+0x4e>
  401a62:	e0ae      	b.n	401bc2 <pio_configure_pin+0x196>
  401a64:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401a68:	f000 8083 	beq.w	401b72 <pio_configure_pin+0x146>
  401a6c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401a70:	d07f      	beq.n	401b72 <pio_configure_pin+0x146>
  401a72:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401a76:	d070      	beq.n	401b5a <pio_configure_pin+0x12e>
  401a78:	e0a3      	b.n	401bc2 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401a7a:	687b      	ldr	r3, [r7, #4]
  401a7c:	f003 031f 	and.w	r3, r3, #31
  401a80:	2201      	movs	r2, #1
  401a82:	fa02 f303 	lsl.w	r3, r2, r3
  401a86:	68f8      	ldr	r0, [r7, #12]
  401a88:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401a8c:	461a      	mov	r2, r3
  401a8e:	4b51      	ldr	r3, [pc, #324]	; (401bd4 <pio_configure_pin+0x1a8>)
  401a90:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401a92:	687b      	ldr	r3, [r7, #4]
  401a94:	f003 031f 	and.w	r3, r3, #31
  401a98:	2201      	movs	r2, #1
  401a9a:	fa02 f303 	lsl.w	r3, r2, r3
  401a9e:	461a      	mov	r2, r3
  401aa0:	683b      	ldr	r3, [r7, #0]
  401aa2:	f003 0301 	and.w	r3, r3, #1
  401aa6:	68f8      	ldr	r0, [r7, #12]
  401aa8:	4611      	mov	r1, r2
  401aaa:	461a      	mov	r2, r3
  401aac:	4b4a      	ldr	r3, [pc, #296]	; (401bd8 <pio_configure_pin+0x1ac>)
  401aae:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401ab0:	e089      	b.n	401bc6 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401ab2:	687b      	ldr	r3, [r7, #4]
  401ab4:	f003 031f 	and.w	r3, r3, #31
  401ab8:	2201      	movs	r2, #1
  401aba:	fa02 f303 	lsl.w	r3, r2, r3
  401abe:	68f8      	ldr	r0, [r7, #12]
  401ac0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401ac4:	461a      	mov	r2, r3
  401ac6:	4b43      	ldr	r3, [pc, #268]	; (401bd4 <pio_configure_pin+0x1a8>)
  401ac8:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401aca:	687b      	ldr	r3, [r7, #4]
  401acc:	f003 031f 	and.w	r3, r3, #31
  401ad0:	2201      	movs	r2, #1
  401ad2:	fa02 f303 	lsl.w	r3, r2, r3
  401ad6:	461a      	mov	r2, r3
  401ad8:	683b      	ldr	r3, [r7, #0]
  401ada:	f003 0301 	and.w	r3, r3, #1
  401ade:	68f8      	ldr	r0, [r7, #12]
  401ae0:	4611      	mov	r1, r2
  401ae2:	461a      	mov	r2, r3
  401ae4:	4b3c      	ldr	r3, [pc, #240]	; (401bd8 <pio_configure_pin+0x1ac>)
  401ae6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401ae8:	e06d      	b.n	401bc6 <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401aea:	687b      	ldr	r3, [r7, #4]
  401aec:	f003 031f 	and.w	r3, r3, #31
  401af0:	2201      	movs	r2, #1
  401af2:	fa02 f303 	lsl.w	r3, r2, r3
  401af6:	68f8      	ldr	r0, [r7, #12]
  401af8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401afc:	461a      	mov	r2, r3
  401afe:	4b35      	ldr	r3, [pc, #212]	; (401bd4 <pio_configure_pin+0x1a8>)
  401b00:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401b02:	687b      	ldr	r3, [r7, #4]
  401b04:	f003 031f 	and.w	r3, r3, #31
  401b08:	2201      	movs	r2, #1
  401b0a:	fa02 f303 	lsl.w	r3, r2, r3
  401b0e:	461a      	mov	r2, r3
  401b10:	683b      	ldr	r3, [r7, #0]
  401b12:	f003 0301 	and.w	r3, r3, #1
  401b16:	68f8      	ldr	r0, [r7, #12]
  401b18:	4611      	mov	r1, r2
  401b1a:	461a      	mov	r2, r3
  401b1c:	4b2e      	ldr	r3, [pc, #184]	; (401bd8 <pio_configure_pin+0x1ac>)
  401b1e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401b20:	e051      	b.n	401bc6 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401b22:	687b      	ldr	r3, [r7, #4]
  401b24:	f003 031f 	and.w	r3, r3, #31
  401b28:	2201      	movs	r2, #1
  401b2a:	fa02 f303 	lsl.w	r3, r2, r3
  401b2e:	68f8      	ldr	r0, [r7, #12]
  401b30:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401b34:	461a      	mov	r2, r3
  401b36:	4b27      	ldr	r3, [pc, #156]	; (401bd4 <pio_configure_pin+0x1a8>)
  401b38:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401b3a:	687b      	ldr	r3, [r7, #4]
  401b3c:	f003 031f 	and.w	r3, r3, #31
  401b40:	2201      	movs	r2, #1
  401b42:	fa02 f303 	lsl.w	r3, r2, r3
  401b46:	461a      	mov	r2, r3
  401b48:	683b      	ldr	r3, [r7, #0]
  401b4a:	f003 0301 	and.w	r3, r3, #1
  401b4e:	68f8      	ldr	r0, [r7, #12]
  401b50:	4611      	mov	r1, r2
  401b52:	461a      	mov	r2, r3
  401b54:	4b20      	ldr	r3, [pc, #128]	; (401bd8 <pio_configure_pin+0x1ac>)
  401b56:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401b58:	e035      	b.n	401bc6 <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401b5a:	687b      	ldr	r3, [r7, #4]
  401b5c:	f003 031f 	and.w	r3, r3, #31
  401b60:	2201      	movs	r2, #1
  401b62:	fa02 f303 	lsl.w	r3, r2, r3
  401b66:	68f8      	ldr	r0, [r7, #12]
  401b68:	4619      	mov	r1, r3
  401b6a:	683a      	ldr	r2, [r7, #0]
  401b6c:	4b1b      	ldr	r3, [pc, #108]	; (401bdc <pio_configure_pin+0x1b0>)
  401b6e:	4798      	blx	r3
		break;
  401b70:	e029      	b.n	401bc6 <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401b72:	687b      	ldr	r3, [r7, #4]
  401b74:	f003 031f 	and.w	r3, r3, #31
  401b78:	2201      	movs	r2, #1
  401b7a:	fa02 f303 	lsl.w	r3, r2, r3
  401b7e:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401b80:	683b      	ldr	r3, [r7, #0]
  401b82:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401b86:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401b8a:	bf0c      	ite	eq
  401b8c:	2301      	moveq	r3, #1
  401b8e:	2300      	movne	r3, #0
  401b90:	b2db      	uxtb	r3, r3
  401b92:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401b94:	683b      	ldr	r3, [r7, #0]
  401b96:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401b9a:	2b00      	cmp	r3, #0
  401b9c:	bf14      	ite	ne
  401b9e:	2301      	movne	r3, #1
  401ba0:	2300      	moveq	r3, #0
  401ba2:	b2db      	uxtb	r3, r3
  401ba4:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401ba6:	683b      	ldr	r3, [r7, #0]
  401ba8:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401bac:	2b00      	cmp	r3, #0
  401bae:	bf14      	ite	ne
  401bb0:	2301      	movne	r3, #1
  401bb2:	2300      	moveq	r3, #0
  401bb4:	b2db      	uxtb	r3, r3
  401bb6:	9300      	str	r3, [sp, #0]
  401bb8:	68f8      	ldr	r0, [r7, #12]
  401bba:	4623      	mov	r3, r4
  401bbc:	4c08      	ldr	r4, [pc, #32]	; (401be0 <pio_configure_pin+0x1b4>)
  401bbe:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401bc0:	e001      	b.n	401bc6 <pio_configure_pin+0x19a>

	default:
		return 0;
  401bc2:	2300      	movs	r3, #0
  401bc4:	e000      	b.n	401bc8 <pio_configure_pin+0x19c>
	}

	return 1;
  401bc6:	2301      	movs	r3, #1
}
  401bc8:	4618      	mov	r0, r3
  401bca:	3714      	adds	r7, #20
  401bcc:	46bd      	mov	sp, r7
  401bce:	bd90      	pop	{r4, r7, pc}
  401bd0:	00401d11 	.word	0x00401d11
  401bd4:	00401765 	.word	0x00401765
  401bd8:	00401701 	.word	0x00401701
  401bdc:	00401875 	.word	0x00401875
  401be0:	004018f1 	.word	0x004018f1

00401be4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401be4:	b590      	push	{r4, r7, lr}
  401be6:	b087      	sub	sp, #28
  401be8:	af02      	add	r7, sp, #8
  401bea:	60f8      	str	r0, [r7, #12]
  401bec:	60b9      	str	r1, [r7, #8]
  401bee:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401bf0:	687b      	ldr	r3, [r7, #4]
  401bf2:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401bf6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401bfa:	d043      	beq.n	401c84 <pio_configure_pin_group+0xa0>
  401bfc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401c00:	d809      	bhi.n	401c16 <pio_configure_pin_group+0x32>
  401c02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401c06:	d01f      	beq.n	401c48 <pio_configure_pin_group+0x64>
  401c08:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401c0c:	d02b      	beq.n	401c66 <pio_configure_pin_group+0x82>
  401c0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401c12:	d00a      	beq.n	401c2a <pio_configure_pin_group+0x46>
  401c14:	e06d      	b.n	401cf2 <pio_configure_pin_group+0x10e>
  401c16:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401c1a:	d048      	beq.n	401cae <pio_configure_pin_group+0xca>
  401c1c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401c20:	d045      	beq.n	401cae <pio_configure_pin_group+0xca>
  401c22:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401c26:	d03c      	beq.n	401ca2 <pio_configure_pin_group+0xbe>
  401c28:	e063      	b.n	401cf2 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401c2a:	68f8      	ldr	r0, [r7, #12]
  401c2c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401c30:	68ba      	ldr	r2, [r7, #8]
  401c32:	4b33      	ldr	r3, [pc, #204]	; (401d00 <pio_configure_pin_group+0x11c>)
  401c34:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401c36:	687b      	ldr	r3, [r7, #4]
  401c38:	f003 0301 	and.w	r3, r3, #1
  401c3c:	68f8      	ldr	r0, [r7, #12]
  401c3e:	68b9      	ldr	r1, [r7, #8]
  401c40:	461a      	mov	r2, r3
  401c42:	4b30      	ldr	r3, [pc, #192]	; (401d04 <pio_configure_pin_group+0x120>)
  401c44:	4798      	blx	r3
		break;
  401c46:	e056      	b.n	401cf6 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401c48:	68f8      	ldr	r0, [r7, #12]
  401c4a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401c4e:	68ba      	ldr	r2, [r7, #8]
  401c50:	4b2b      	ldr	r3, [pc, #172]	; (401d00 <pio_configure_pin_group+0x11c>)
  401c52:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401c54:	687b      	ldr	r3, [r7, #4]
  401c56:	f003 0301 	and.w	r3, r3, #1
  401c5a:	68f8      	ldr	r0, [r7, #12]
  401c5c:	68b9      	ldr	r1, [r7, #8]
  401c5e:	461a      	mov	r2, r3
  401c60:	4b28      	ldr	r3, [pc, #160]	; (401d04 <pio_configure_pin_group+0x120>)
  401c62:	4798      	blx	r3
		break;
  401c64:	e047      	b.n	401cf6 <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401c66:	68f8      	ldr	r0, [r7, #12]
  401c68:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401c6c:	68ba      	ldr	r2, [r7, #8]
  401c6e:	4b24      	ldr	r3, [pc, #144]	; (401d00 <pio_configure_pin_group+0x11c>)
  401c70:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401c72:	687b      	ldr	r3, [r7, #4]
  401c74:	f003 0301 	and.w	r3, r3, #1
  401c78:	68f8      	ldr	r0, [r7, #12]
  401c7a:	68b9      	ldr	r1, [r7, #8]
  401c7c:	461a      	mov	r2, r3
  401c7e:	4b21      	ldr	r3, [pc, #132]	; (401d04 <pio_configure_pin_group+0x120>)
  401c80:	4798      	blx	r3
		break;
  401c82:	e038      	b.n	401cf6 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401c84:	68f8      	ldr	r0, [r7, #12]
  401c86:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401c8a:	68ba      	ldr	r2, [r7, #8]
  401c8c:	4b1c      	ldr	r3, [pc, #112]	; (401d00 <pio_configure_pin_group+0x11c>)
  401c8e:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401c90:	687b      	ldr	r3, [r7, #4]
  401c92:	f003 0301 	and.w	r3, r3, #1
  401c96:	68f8      	ldr	r0, [r7, #12]
  401c98:	68b9      	ldr	r1, [r7, #8]
  401c9a:	461a      	mov	r2, r3
  401c9c:	4b19      	ldr	r3, [pc, #100]	; (401d04 <pio_configure_pin_group+0x120>)
  401c9e:	4798      	blx	r3
		break;
  401ca0:	e029      	b.n	401cf6 <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401ca2:	68f8      	ldr	r0, [r7, #12]
  401ca4:	68b9      	ldr	r1, [r7, #8]
  401ca6:	687a      	ldr	r2, [r7, #4]
  401ca8:	4b17      	ldr	r3, [pc, #92]	; (401d08 <pio_configure_pin_group+0x124>)
  401caa:	4798      	blx	r3
		break;
  401cac:	e023      	b.n	401cf6 <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401cae:	687b      	ldr	r3, [r7, #4]
  401cb0:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401cb4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401cb8:	bf0c      	ite	eq
  401cba:	2301      	moveq	r3, #1
  401cbc:	2300      	movne	r3, #0
  401cbe:	b2db      	uxtb	r3, r3
  401cc0:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401cc2:	687b      	ldr	r3, [r7, #4]
  401cc4:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401cc8:	2b00      	cmp	r3, #0
  401cca:	bf14      	ite	ne
  401ccc:	2301      	movne	r3, #1
  401cce:	2300      	moveq	r3, #0
  401cd0:	b2db      	uxtb	r3, r3
  401cd2:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401cd4:	687b      	ldr	r3, [r7, #4]
  401cd6:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401cda:	2b00      	cmp	r3, #0
  401cdc:	bf14      	ite	ne
  401cde:	2301      	movne	r3, #1
  401ce0:	2300      	moveq	r3, #0
  401ce2:	b2db      	uxtb	r3, r3
  401ce4:	9300      	str	r3, [sp, #0]
  401ce6:	68f8      	ldr	r0, [r7, #12]
  401ce8:	68b9      	ldr	r1, [r7, #8]
  401cea:	4623      	mov	r3, r4
  401cec:	4c07      	ldr	r4, [pc, #28]	; (401d0c <pio_configure_pin_group+0x128>)
  401cee:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401cf0:	e001      	b.n	401cf6 <pio_configure_pin_group+0x112>

	default:
		return 0;
  401cf2:	2300      	movs	r3, #0
  401cf4:	e000      	b.n	401cf8 <pio_configure_pin_group+0x114>
	}

	return 1;
  401cf6:	2301      	movs	r3, #1
}
  401cf8:	4618      	mov	r0, r3
  401cfa:	3714      	adds	r7, #20
  401cfc:	46bd      	mov	sp, r7
  401cfe:	bd90      	pop	{r4, r7, pc}
  401d00:	00401765 	.word	0x00401765
  401d04:	00401701 	.word	0x00401701
  401d08:	00401875 	.word	0x00401875
  401d0c:	004018f1 	.word	0x004018f1

00401d10 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401d10:	b480      	push	{r7}
  401d12:	b085      	sub	sp, #20
  401d14:	af00      	add	r7, sp, #0
  401d16:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401d18:	687b      	ldr	r3, [r7, #4]
  401d1a:	095b      	lsrs	r3, r3, #5
  401d1c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401d20:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401d24:	025b      	lsls	r3, r3, #9
  401d26:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  401d28:	68fb      	ldr	r3, [r7, #12]
}
  401d2a:	4618      	mov	r0, r3
  401d2c:	3714      	adds	r7, #20
  401d2e:	46bd      	mov	sp, r7
  401d30:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d34:	4770      	bx	lr
  401d36:	bf00      	nop

00401d38 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401d38:	b580      	push	{r7, lr}
  401d3a:	b084      	sub	sp, #16
  401d3c:	af00      	add	r7, sp, #0
  401d3e:	6078      	str	r0, [r7, #4]
  401d40:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401d42:	6878      	ldr	r0, [r7, #4]
  401d44:	4b2a      	ldr	r3, [pc, #168]	; (401df0 <pio_handler_process+0xb8>)
  401d46:	4798      	blx	r3
  401d48:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401d4a:	6878      	ldr	r0, [r7, #4]
  401d4c:	4b29      	ldr	r3, [pc, #164]	; (401df4 <pio_handler_process+0xbc>)
  401d4e:	4798      	blx	r3
  401d50:	4602      	mov	r2, r0
  401d52:	68fb      	ldr	r3, [r7, #12]
  401d54:	4013      	ands	r3, r2
  401d56:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401d58:	68fb      	ldr	r3, [r7, #12]
  401d5a:	2b00      	cmp	r3, #0
  401d5c:	d038      	beq.n	401dd0 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401d5e:	2300      	movs	r3, #0
  401d60:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401d62:	e032      	b.n	401dca <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401d64:	4a24      	ldr	r2, [pc, #144]	; (401df8 <pio_handler_process+0xc0>)
  401d66:	68bb      	ldr	r3, [r7, #8]
  401d68:	011b      	lsls	r3, r3, #4
  401d6a:	4413      	add	r3, r2
  401d6c:	681a      	ldr	r2, [r3, #0]
  401d6e:	683b      	ldr	r3, [r7, #0]
  401d70:	429a      	cmp	r2, r3
  401d72:	d123      	bne.n	401dbc <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d74:	4a20      	ldr	r2, [pc, #128]	; (401df8 <pio_handler_process+0xc0>)
  401d76:	68bb      	ldr	r3, [r7, #8]
  401d78:	011b      	lsls	r3, r3, #4
  401d7a:	4413      	add	r3, r2
  401d7c:	685a      	ldr	r2, [r3, #4]
  401d7e:	68fb      	ldr	r3, [r7, #12]
  401d80:	4013      	ands	r3, r2
  401d82:	2b00      	cmp	r3, #0
  401d84:	d01a      	beq.n	401dbc <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d86:	4a1c      	ldr	r2, [pc, #112]	; (401df8 <pio_handler_process+0xc0>)
  401d88:	68bb      	ldr	r3, [r7, #8]
  401d8a:	011b      	lsls	r3, r3, #4
  401d8c:	4413      	add	r3, r2
  401d8e:	3308      	adds	r3, #8
  401d90:	685b      	ldr	r3, [r3, #4]
  401d92:	4919      	ldr	r1, [pc, #100]	; (401df8 <pio_handler_process+0xc0>)
  401d94:	68ba      	ldr	r2, [r7, #8]
  401d96:	0112      	lsls	r2, r2, #4
  401d98:	440a      	add	r2, r1
  401d9a:	6810      	ldr	r0, [r2, #0]
  401d9c:	4916      	ldr	r1, [pc, #88]	; (401df8 <pio_handler_process+0xc0>)
  401d9e:	68ba      	ldr	r2, [r7, #8]
  401da0:	0112      	lsls	r2, r2, #4
  401da2:	440a      	add	r2, r1
  401da4:	6852      	ldr	r2, [r2, #4]
  401da6:	4611      	mov	r1, r2
  401da8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401daa:	4a13      	ldr	r2, [pc, #76]	; (401df8 <pio_handler_process+0xc0>)
  401dac:	68bb      	ldr	r3, [r7, #8]
  401dae:	011b      	lsls	r3, r3, #4
  401db0:	4413      	add	r3, r2
  401db2:	685b      	ldr	r3, [r3, #4]
  401db4:	43db      	mvns	r3, r3
  401db6:	68fa      	ldr	r2, [r7, #12]
  401db8:	4013      	ands	r3, r2
  401dba:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401dbc:	68bb      	ldr	r3, [r7, #8]
  401dbe:	3301      	adds	r3, #1
  401dc0:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401dc2:	68bb      	ldr	r3, [r7, #8]
  401dc4:	2b06      	cmp	r3, #6
  401dc6:	d900      	bls.n	401dca <pio_handler_process+0x92>
				break;
  401dc8:	e002      	b.n	401dd0 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401dca:	68fb      	ldr	r3, [r7, #12]
  401dcc:	2b00      	cmp	r3, #0
  401dce:	d1c9      	bne.n	401d64 <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401dd0:	4b0a      	ldr	r3, [pc, #40]	; (401dfc <pio_handler_process+0xc4>)
  401dd2:	681b      	ldr	r3, [r3, #0]
  401dd4:	2b00      	cmp	r3, #0
  401dd6:	d007      	beq.n	401de8 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  401dd8:	4b09      	ldr	r3, [pc, #36]	; (401e00 <pio_handler_process+0xc8>)
  401dda:	681b      	ldr	r3, [r3, #0]
  401ddc:	2b00      	cmp	r3, #0
  401dde:	d003      	beq.n	401de8 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  401de0:	4b07      	ldr	r3, [pc, #28]	; (401e00 <pio_handler_process+0xc8>)
  401de2:	681b      	ldr	r3, [r3, #0]
  401de4:	6878      	ldr	r0, [r7, #4]
  401de6:	4798      	blx	r3
		}
	}
#endif
}
  401de8:	3710      	adds	r7, #16
  401dea:	46bd      	mov	sp, r7
  401dec:	bd80      	pop	{r7, pc}
  401dee:	bf00      	nop
  401df0:	004019fd 	.word	0x004019fd
  401df4:	00401a15 	.word	0x00401a15
  401df8:	20000c64 	.word	0x20000c64
  401dfc:	20000d14 	.word	0x20000d14
  401e00:	20000cd8 	.word	0x20000cd8

00401e04 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401e04:	b580      	push	{r7, lr}
  401e06:	b086      	sub	sp, #24
  401e08:	af00      	add	r7, sp, #0
  401e0a:	60f8      	str	r0, [r7, #12]
  401e0c:	60b9      	str	r1, [r7, #8]
  401e0e:	607a      	str	r2, [r7, #4]
  401e10:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401e12:	4b13      	ldr	r3, [pc, #76]	; (401e60 <pio_handler_set+0x5c>)
  401e14:	681b      	ldr	r3, [r3, #0]
  401e16:	2b06      	cmp	r3, #6
  401e18:	d901      	bls.n	401e1e <pio_handler_set+0x1a>
		return 1;
  401e1a:	2301      	movs	r3, #1
  401e1c:	e01c      	b.n	401e58 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  401e1e:	4b10      	ldr	r3, [pc, #64]	; (401e60 <pio_handler_set+0x5c>)
  401e20:	681b      	ldr	r3, [r3, #0]
  401e22:	011b      	lsls	r3, r3, #4
  401e24:	4a0f      	ldr	r2, [pc, #60]	; (401e64 <pio_handler_set+0x60>)
  401e26:	4413      	add	r3, r2
  401e28:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  401e2a:	697b      	ldr	r3, [r7, #20]
  401e2c:	68ba      	ldr	r2, [r7, #8]
  401e2e:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401e30:	697b      	ldr	r3, [r7, #20]
  401e32:	687a      	ldr	r2, [r7, #4]
  401e34:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401e36:	697b      	ldr	r3, [r7, #20]
  401e38:	683a      	ldr	r2, [r7, #0]
  401e3a:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401e3c:	697b      	ldr	r3, [r7, #20]
  401e3e:	6a3a      	ldr	r2, [r7, #32]
  401e40:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  401e42:	4b07      	ldr	r3, [pc, #28]	; (401e60 <pio_handler_set+0x5c>)
  401e44:	681b      	ldr	r3, [r3, #0]
  401e46:	3301      	adds	r3, #1
  401e48:	4a05      	ldr	r2, [pc, #20]	; (401e60 <pio_handler_set+0x5c>)
  401e4a:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401e4c:	68f8      	ldr	r0, [r7, #12]
  401e4e:	6879      	ldr	r1, [r7, #4]
  401e50:	683a      	ldr	r2, [r7, #0]
  401e52:	4b05      	ldr	r3, [pc, #20]	; (401e68 <pio_handler_set+0x64>)
  401e54:	4798      	blx	r3

	return 0;
  401e56:	2300      	movs	r3, #0
}
  401e58:	4618      	mov	r0, r3
  401e5a:	3718      	adds	r7, #24
  401e5c:	46bd      	mov	sp, r7
  401e5e:	bd80      	pop	{r7, pc}
  401e60:	20000cd4 	.word	0x20000cd4
  401e64:	20000c64 	.word	0x20000c64
  401e68:	00401955 	.word	0x00401955

00401e6c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401e6c:	b580      	push	{r7, lr}
  401e6e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401e70:	4802      	ldr	r0, [pc, #8]	; (401e7c <PIOA_Handler+0x10>)
  401e72:	210b      	movs	r1, #11
  401e74:	4b02      	ldr	r3, [pc, #8]	; (401e80 <PIOA_Handler+0x14>)
  401e76:	4798      	blx	r3
}
  401e78:	bd80      	pop	{r7, pc}
  401e7a:	bf00      	nop
  401e7c:	400e0e00 	.word	0x400e0e00
  401e80:	00401d39 	.word	0x00401d39

00401e84 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401e84:	b580      	push	{r7, lr}
  401e86:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401e88:	4802      	ldr	r0, [pc, #8]	; (401e94 <PIOB_Handler+0x10>)
  401e8a:	210c      	movs	r1, #12
  401e8c:	4b02      	ldr	r3, [pc, #8]	; (401e98 <PIOB_Handler+0x14>)
  401e8e:	4798      	blx	r3
}
  401e90:	bd80      	pop	{r7, pc}
  401e92:	bf00      	nop
  401e94:	400e1000 	.word	0x400e1000
  401e98:	00401d39 	.word	0x00401d39

00401e9c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401e9c:	b580      	push	{r7, lr}
  401e9e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401ea0:	4802      	ldr	r0, [pc, #8]	; (401eac <PIOC_Handler+0x10>)
  401ea2:	210d      	movs	r1, #13
  401ea4:	4b02      	ldr	r3, [pc, #8]	; (401eb0 <PIOC_Handler+0x14>)
  401ea6:	4798      	blx	r3
}
  401ea8:	bd80      	pop	{r7, pc}
  401eaa:	bf00      	nop
  401eac:	400e1200 	.word	0x400e1200
  401eb0:	00401d39 	.word	0x00401d39

00401eb4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401eb4:	b480      	push	{r7}
  401eb6:	b085      	sub	sp, #20
  401eb8:	af00      	add	r7, sp, #0
  401eba:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401ebc:	491d      	ldr	r1, [pc, #116]	; (401f34 <pmc_switch_mck_to_pllack+0x80>)
  401ebe:	4b1d      	ldr	r3, [pc, #116]	; (401f34 <pmc_switch_mck_to_pllack+0x80>)
  401ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401ec2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401ec6:	687b      	ldr	r3, [r7, #4]
  401ec8:	4313      	orrs	r3, r2
  401eca:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ecc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401ed0:	60fb      	str	r3, [r7, #12]
  401ed2:	e007      	b.n	401ee4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401ed4:	68fb      	ldr	r3, [r7, #12]
  401ed6:	2b00      	cmp	r3, #0
  401ed8:	d101      	bne.n	401ede <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401eda:	2301      	movs	r3, #1
  401edc:	e023      	b.n	401f26 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401ede:	68fb      	ldr	r3, [r7, #12]
  401ee0:	3b01      	subs	r3, #1
  401ee2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ee4:	4b13      	ldr	r3, [pc, #76]	; (401f34 <pmc_switch_mck_to_pllack+0x80>)
  401ee6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ee8:	f003 0308 	and.w	r3, r3, #8
  401eec:	2b00      	cmp	r3, #0
  401eee:	d0f1      	beq.n	401ed4 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401ef0:	4a10      	ldr	r2, [pc, #64]	; (401f34 <pmc_switch_mck_to_pllack+0x80>)
  401ef2:	4b10      	ldr	r3, [pc, #64]	; (401f34 <pmc_switch_mck_to_pllack+0x80>)
  401ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401ef6:	f023 0303 	bic.w	r3, r3, #3
  401efa:	f043 0302 	orr.w	r3, r3, #2
  401efe:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401f00:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401f04:	60fb      	str	r3, [r7, #12]
  401f06:	e007      	b.n	401f18 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401f08:	68fb      	ldr	r3, [r7, #12]
  401f0a:	2b00      	cmp	r3, #0
  401f0c:	d101      	bne.n	401f12 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401f0e:	2301      	movs	r3, #1
  401f10:	e009      	b.n	401f26 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401f12:	68fb      	ldr	r3, [r7, #12]
  401f14:	3b01      	subs	r3, #1
  401f16:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401f18:	4b06      	ldr	r3, [pc, #24]	; (401f34 <pmc_switch_mck_to_pllack+0x80>)
  401f1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f1c:	f003 0308 	and.w	r3, r3, #8
  401f20:	2b00      	cmp	r3, #0
  401f22:	d0f1      	beq.n	401f08 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401f24:	2300      	movs	r3, #0
}
  401f26:	4618      	mov	r0, r3
  401f28:	3714      	adds	r7, #20
  401f2a:	46bd      	mov	sp, r7
  401f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f30:	4770      	bx	lr
  401f32:	bf00      	nop
  401f34:	400e0400 	.word	0x400e0400

00401f38 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401f38:	b480      	push	{r7}
  401f3a:	b083      	sub	sp, #12
  401f3c:	af00      	add	r7, sp, #0
  401f3e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401f40:	687b      	ldr	r3, [r7, #4]
  401f42:	2b01      	cmp	r3, #1
  401f44:	d107      	bne.n	401f56 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401f46:	4a08      	ldr	r2, [pc, #32]	; (401f68 <pmc_switch_sclk_to_32kxtal+0x30>)
  401f48:	4b07      	ldr	r3, [pc, #28]	; (401f68 <pmc_switch_sclk_to_32kxtal+0x30>)
  401f4a:	689b      	ldr	r3, [r3, #8]
  401f4c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  401f50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401f54:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401f56:	4b04      	ldr	r3, [pc, #16]	; (401f68 <pmc_switch_sclk_to_32kxtal+0x30>)
  401f58:	4a04      	ldr	r2, [pc, #16]	; (401f6c <pmc_switch_sclk_to_32kxtal+0x34>)
  401f5a:	601a      	str	r2, [r3, #0]
}
  401f5c:	370c      	adds	r7, #12
  401f5e:	46bd      	mov	sp, r7
  401f60:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f64:	4770      	bx	lr
  401f66:	bf00      	nop
  401f68:	400e1410 	.word	0x400e1410
  401f6c:	a5000008 	.word	0xa5000008

00401f70 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401f70:	b480      	push	{r7}
  401f72:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401f74:	4b09      	ldr	r3, [pc, #36]	; (401f9c <pmc_osc_is_ready_32kxtal+0x2c>)
  401f76:	695b      	ldr	r3, [r3, #20]
  401f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401f7c:	2b00      	cmp	r3, #0
  401f7e:	d007      	beq.n	401f90 <pmc_osc_is_ready_32kxtal+0x20>
  401f80:	4b07      	ldr	r3, [pc, #28]	; (401fa0 <pmc_osc_is_ready_32kxtal+0x30>)
  401f82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401f88:	2b00      	cmp	r3, #0
  401f8a:	d001      	beq.n	401f90 <pmc_osc_is_ready_32kxtal+0x20>
  401f8c:	2301      	movs	r3, #1
  401f8e:	e000      	b.n	401f92 <pmc_osc_is_ready_32kxtal+0x22>
  401f90:	2300      	movs	r3, #0
}
  401f92:	4618      	mov	r0, r3
  401f94:	46bd      	mov	sp, r7
  401f96:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f9a:	4770      	bx	lr
  401f9c:	400e1410 	.word	0x400e1410
  401fa0:	400e0400 	.word	0x400e0400

00401fa4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401fa4:	b480      	push	{r7}
  401fa6:	b083      	sub	sp, #12
  401fa8:	af00      	add	r7, sp, #0
  401faa:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401fac:	4a18      	ldr	r2, [pc, #96]	; (402010 <pmc_switch_mainck_to_fastrc+0x6c>)
  401fae:	4b18      	ldr	r3, [pc, #96]	; (402010 <pmc_switch_mainck_to_fastrc+0x6c>)
  401fb0:	6a1b      	ldr	r3, [r3, #32]
  401fb2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401fb6:	f043 0308 	orr.w	r3, r3, #8
  401fba:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401fbc:	bf00      	nop
  401fbe:	4b14      	ldr	r3, [pc, #80]	; (402010 <pmc_switch_mainck_to_fastrc+0x6c>)
  401fc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401fc6:	2b00      	cmp	r3, #0
  401fc8:	d0f9      	beq.n	401fbe <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401fca:	4911      	ldr	r1, [pc, #68]	; (402010 <pmc_switch_mainck_to_fastrc+0x6c>)
  401fcc:	4b10      	ldr	r3, [pc, #64]	; (402010 <pmc_switch_mainck_to_fastrc+0x6c>)
  401fce:	6a1b      	ldr	r3, [r3, #32]
  401fd0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401fd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401fd8:	687a      	ldr	r2, [r7, #4]
  401fda:	4313      	orrs	r3, r2
  401fdc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401fe0:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401fe2:	bf00      	nop
  401fe4:	4b0a      	ldr	r3, [pc, #40]	; (402010 <pmc_switch_mainck_to_fastrc+0x6c>)
  401fe6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401fe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401fec:	2b00      	cmp	r3, #0
  401fee:	d0f9      	beq.n	401fe4 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401ff0:	4a07      	ldr	r2, [pc, #28]	; (402010 <pmc_switch_mainck_to_fastrc+0x6c>)
  401ff2:	4b07      	ldr	r3, [pc, #28]	; (402010 <pmc_switch_mainck_to_fastrc+0x6c>)
  401ff4:	6a1b      	ldr	r3, [r3, #32]
  401ff6:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  401ffa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401ffe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402002:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402004:	370c      	adds	r7, #12
  402006:	46bd      	mov	sp, r7
  402008:	f85d 7b04 	ldr.w	r7, [sp], #4
  40200c:	4770      	bx	lr
  40200e:	bf00      	nop
  402010:	400e0400 	.word	0x400e0400

00402014 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  402014:	b480      	push	{r7}
  402016:	b083      	sub	sp, #12
  402018:	af00      	add	r7, sp, #0
  40201a:	6078      	str	r0, [r7, #4]
  40201c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40201e:	687b      	ldr	r3, [r7, #4]
  402020:	2b00      	cmp	r3, #0
  402022:	d008      	beq.n	402036 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402024:	4916      	ldr	r1, [pc, #88]	; (402080 <pmc_switch_mainck_to_xtal+0x6c>)
  402026:	4b16      	ldr	r3, [pc, #88]	; (402080 <pmc_switch_mainck_to_xtal+0x6c>)
  402028:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40202a:	4a16      	ldr	r2, [pc, #88]	; (402084 <pmc_switch_mainck_to_xtal+0x70>)
  40202c:	401a      	ands	r2, r3
  40202e:	4b16      	ldr	r3, [pc, #88]	; (402088 <pmc_switch_mainck_to_xtal+0x74>)
  402030:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402032:	620b      	str	r3, [r1, #32]
  402034:	e01e      	b.n	402074 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402036:	4912      	ldr	r1, [pc, #72]	; (402080 <pmc_switch_mainck_to_xtal+0x6c>)
  402038:	4b11      	ldr	r3, [pc, #68]	; (402080 <pmc_switch_mainck_to_xtal+0x6c>)
  40203a:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40203c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402040:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402044:	683a      	ldr	r2, [r7, #0]
  402046:	0212      	lsls	r2, r2, #8
  402048:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40204a:	4313      	orrs	r3, r2
  40204c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402050:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402054:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402056:	bf00      	nop
  402058:	4b09      	ldr	r3, [pc, #36]	; (402080 <pmc_switch_mainck_to_xtal+0x6c>)
  40205a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40205c:	f003 0301 	and.w	r3, r3, #1
  402060:	2b00      	cmp	r3, #0
  402062:	d0f9      	beq.n	402058 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402064:	4a06      	ldr	r2, [pc, #24]	; (402080 <pmc_switch_mainck_to_xtal+0x6c>)
  402066:	4b06      	ldr	r3, [pc, #24]	; (402080 <pmc_switch_mainck_to_xtal+0x6c>)
  402068:	6a1b      	ldr	r3, [r3, #32]
  40206a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40206e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  402072:	6213      	str	r3, [r2, #32]
	}
}
  402074:	370c      	adds	r7, #12
  402076:	46bd      	mov	sp, r7
  402078:	f85d 7b04 	ldr.w	r7, [sp], #4
  40207c:	4770      	bx	lr
  40207e:	bf00      	nop
  402080:	400e0400 	.word	0x400e0400
  402084:	fec8fffc 	.word	0xfec8fffc
  402088:	01370002 	.word	0x01370002

0040208c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  40208c:	b480      	push	{r7}
  40208e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402090:	4b04      	ldr	r3, [pc, #16]	; (4020a4 <pmc_osc_is_ready_mainck+0x18>)
  402092:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402094:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402098:	4618      	mov	r0, r3
  40209a:	46bd      	mov	sp, r7
  40209c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020a0:	4770      	bx	lr
  4020a2:	bf00      	nop
  4020a4:	400e0400 	.word	0x400e0400

004020a8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4020a8:	b480      	push	{r7}
  4020aa:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4020ac:	4b03      	ldr	r3, [pc, #12]	; (4020bc <pmc_disable_pllack+0x14>)
  4020ae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4020b2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4020b4:	46bd      	mov	sp, r7
  4020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020ba:	4770      	bx	lr
  4020bc:	400e0400 	.word	0x400e0400

004020c0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4020c0:	b480      	push	{r7}
  4020c2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4020c4:	4b04      	ldr	r3, [pc, #16]	; (4020d8 <pmc_is_locked_pllack+0x18>)
  4020c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4020c8:	f003 0302 	and.w	r3, r3, #2
}
  4020cc:	4618      	mov	r0, r3
  4020ce:	46bd      	mov	sp, r7
  4020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020d4:	4770      	bx	lr
  4020d6:	bf00      	nop
  4020d8:	400e0400 	.word	0x400e0400

004020dc <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  4020dc:	b480      	push	{r7}
  4020de:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  4020e0:	4b03      	ldr	r3, [pc, #12]	; (4020f0 <pmc_disable_pllbck+0x14>)
  4020e2:	2200      	movs	r2, #0
  4020e4:	62da      	str	r2, [r3, #44]	; 0x2c
}
  4020e6:	46bd      	mov	sp, r7
  4020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020ec:	4770      	bx	lr
  4020ee:	bf00      	nop
  4020f0:	400e0400 	.word	0x400e0400

004020f4 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  4020f4:	b480      	push	{r7}
  4020f6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  4020f8:	4b04      	ldr	r3, [pc, #16]	; (40210c <pmc_is_locked_pllbck+0x18>)
  4020fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4020fc:	f003 0304 	and.w	r3, r3, #4
}
  402100:	4618      	mov	r0, r3
  402102:	46bd      	mov	sp, r7
  402104:	f85d 7b04 	ldr.w	r7, [sp], #4
  402108:	4770      	bx	lr
  40210a:	bf00      	nop
  40210c:	400e0400 	.word	0x400e0400

00402110 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402110:	b480      	push	{r7}
  402112:	b083      	sub	sp, #12
  402114:	af00      	add	r7, sp, #0
  402116:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402118:	687b      	ldr	r3, [r7, #4]
  40211a:	2b22      	cmp	r3, #34	; 0x22
  40211c:	d901      	bls.n	402122 <pmc_enable_periph_clk+0x12>
		return 1;
  40211e:	2301      	movs	r3, #1
  402120:	e02f      	b.n	402182 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  402122:	687b      	ldr	r3, [r7, #4]
  402124:	2b1f      	cmp	r3, #31
  402126:	d813      	bhi.n	402150 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402128:	4b19      	ldr	r3, [pc, #100]	; (402190 <pmc_enable_periph_clk+0x80>)
  40212a:	699a      	ldr	r2, [r3, #24]
  40212c:	687b      	ldr	r3, [r7, #4]
  40212e:	2101      	movs	r1, #1
  402130:	fa01 f303 	lsl.w	r3, r1, r3
  402134:	401a      	ands	r2, r3
  402136:	687b      	ldr	r3, [r7, #4]
  402138:	2101      	movs	r1, #1
  40213a:	fa01 f303 	lsl.w	r3, r1, r3
  40213e:	429a      	cmp	r2, r3
  402140:	d01e      	beq.n	402180 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  402142:	4a13      	ldr	r2, [pc, #76]	; (402190 <pmc_enable_periph_clk+0x80>)
  402144:	687b      	ldr	r3, [r7, #4]
  402146:	2101      	movs	r1, #1
  402148:	fa01 f303 	lsl.w	r3, r1, r3
  40214c:	6113      	str	r3, [r2, #16]
  40214e:	e017      	b.n	402180 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402150:	687b      	ldr	r3, [r7, #4]
  402152:	3b20      	subs	r3, #32
  402154:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402156:	4b0e      	ldr	r3, [pc, #56]	; (402190 <pmc_enable_periph_clk+0x80>)
  402158:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40215c:	687b      	ldr	r3, [r7, #4]
  40215e:	2101      	movs	r1, #1
  402160:	fa01 f303 	lsl.w	r3, r1, r3
  402164:	401a      	ands	r2, r3
  402166:	687b      	ldr	r3, [r7, #4]
  402168:	2101      	movs	r1, #1
  40216a:	fa01 f303 	lsl.w	r3, r1, r3
  40216e:	429a      	cmp	r2, r3
  402170:	d006      	beq.n	402180 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  402172:	4a07      	ldr	r2, [pc, #28]	; (402190 <pmc_enable_periph_clk+0x80>)
  402174:	687b      	ldr	r3, [r7, #4]
  402176:	2101      	movs	r1, #1
  402178:	fa01 f303 	lsl.w	r3, r1, r3
  40217c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402180:	2300      	movs	r3, #0
}
  402182:	4618      	mov	r0, r3
  402184:	370c      	adds	r7, #12
  402186:	46bd      	mov	sp, r7
  402188:	f85d 7b04 	ldr.w	r7, [sp], #4
  40218c:	4770      	bx	lr
  40218e:	bf00      	nop
  402190:	400e0400 	.word	0x400e0400

00402194 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402194:	b580      	push	{r7, lr}
  402196:	b084      	sub	sp, #16
  402198:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  40219a:	4b27      	ldr	r3, [pc, #156]	; (402238 <Reset_Handler+0xa4>)
  40219c:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  40219e:	4b27      	ldr	r3, [pc, #156]	; (40223c <Reset_Handler+0xa8>)
  4021a0:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  4021a2:	68fa      	ldr	r2, [r7, #12]
  4021a4:	68bb      	ldr	r3, [r7, #8]
  4021a6:	429a      	cmp	r2, r3
  4021a8:	d90d      	bls.n	4021c6 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4021aa:	e007      	b.n	4021bc <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  4021ac:	68bb      	ldr	r3, [r7, #8]
  4021ae:	1d1a      	adds	r2, r3, #4
  4021b0:	60ba      	str	r2, [r7, #8]
  4021b2:	68fa      	ldr	r2, [r7, #12]
  4021b4:	1d11      	adds	r1, r2, #4
  4021b6:	60f9      	str	r1, [r7, #12]
  4021b8:	6812      	ldr	r2, [r2, #0]
  4021ba:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4021bc:	68bb      	ldr	r3, [r7, #8]
  4021be:	4a20      	ldr	r2, [pc, #128]	; (402240 <Reset_Handler+0xac>)
  4021c0:	4293      	cmp	r3, r2
  4021c2:	d3f3      	bcc.n	4021ac <Reset_Handler+0x18>
  4021c4:	e020      	b.n	402208 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4021c6:	68fa      	ldr	r2, [r7, #12]
  4021c8:	68bb      	ldr	r3, [r7, #8]
  4021ca:	429a      	cmp	r2, r3
  4021cc:	d21c      	bcs.n	402208 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4021ce:	4a1c      	ldr	r2, [pc, #112]	; (402240 <Reset_Handler+0xac>)
  4021d0:	4b1a      	ldr	r3, [pc, #104]	; (40223c <Reset_Handler+0xa8>)
  4021d2:	1ad3      	subs	r3, r2, r3
  4021d4:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4021d6:	68fa      	ldr	r2, [r7, #12]
  4021d8:	687b      	ldr	r3, [r7, #4]
  4021da:	4413      	add	r3, r2
  4021dc:	3b04      	subs	r3, #4
  4021de:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  4021e0:	68ba      	ldr	r2, [r7, #8]
  4021e2:	687b      	ldr	r3, [r7, #4]
  4021e4:	4413      	add	r3, r2
  4021e6:	3b04      	subs	r3, #4
  4021e8:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  4021ea:	e00a      	b.n	402202 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  4021ec:	68bb      	ldr	r3, [r7, #8]
  4021ee:	1f1a      	subs	r2, r3, #4
  4021f0:	60ba      	str	r2, [r7, #8]
  4021f2:	68fa      	ldr	r2, [r7, #12]
  4021f4:	1f11      	subs	r1, r2, #4
  4021f6:	60f9      	str	r1, [r7, #12]
  4021f8:	6812      	ldr	r2, [r2, #0]
  4021fa:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4021fc:	687b      	ldr	r3, [r7, #4]
  4021fe:	3b04      	subs	r3, #4
  402200:	607b      	str	r3, [r7, #4]
  402202:	687b      	ldr	r3, [r7, #4]
  402204:	2b00      	cmp	r3, #0
  402206:	d1f1      	bne.n	4021ec <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402208:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40220a:	4b0e      	ldr	r3, [pc, #56]	; (402244 <Reset_Handler+0xb0>)
  40220c:	60bb      	str	r3, [r7, #8]
  40220e:	e004      	b.n	40221a <Reset_Handler+0x86>
		*pDest++ = 0;
  402210:	68bb      	ldr	r3, [r7, #8]
  402212:	1d1a      	adds	r2, r3, #4
  402214:	60ba      	str	r2, [r7, #8]
  402216:	2200      	movs	r2, #0
  402218:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40221a:	68bb      	ldr	r3, [r7, #8]
  40221c:	4a0a      	ldr	r2, [pc, #40]	; (402248 <Reset_Handler+0xb4>)
  40221e:	4293      	cmp	r3, r2
  402220:	d3f6      	bcc.n	402210 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  402222:	4b0a      	ldr	r3, [pc, #40]	; (40224c <Reset_Handler+0xb8>)
  402224:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  402226:	4a0a      	ldr	r2, [pc, #40]	; (402250 <Reset_Handler+0xbc>)
  402228:	68fb      	ldr	r3, [r7, #12]
  40222a:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  40222c:	4b09      	ldr	r3, [pc, #36]	; (402254 <Reset_Handler+0xc0>)
  40222e:	4798      	blx	r3

	/* Branch to main function */
	main();
  402230:	4b09      	ldr	r3, [pc, #36]	; (402258 <Reset_Handler+0xc4>)
  402232:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  402234:	e7fe      	b.n	402234 <Reset_Handler+0xa0>
  402236:	bf00      	nop
  402238:	004098e4 	.word	0x004098e4
  40223c:	20000000 	.word	0x20000000
  402240:	20000884 	.word	0x20000884
  402244:	20000884 	.word	0x20000884
  402248:	20000d44 	.word	0x20000d44
  40224c:	00400000 	.word	0x00400000
  402250:	e000ed00 	.word	0xe000ed00
  402254:	00404b35 	.word	0x00404b35
  402258:	0040299d 	.word	0x0040299d

0040225c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40225c:	b480      	push	{r7}
  40225e:	af00      	add	r7, sp, #0
	while (1) {
	}
  402260:	e7fe      	b.n	402260 <Dummy_Handler+0x4>
  402262:	bf00      	nop

00402264 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  402264:	b480      	push	{r7}
  402266:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402268:	4b5d      	ldr	r3, [pc, #372]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  40226a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40226c:	f003 0303 	and.w	r3, r3, #3
  402270:	2b03      	cmp	r3, #3
  402272:	f200 8096 	bhi.w	4023a2 <SystemCoreClockUpdate+0x13e>
  402276:	a201      	add	r2, pc, #4	; (adr r2, 40227c <SystemCoreClockUpdate+0x18>)
  402278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40227c:	0040228d 	.word	0x0040228d
  402280:	004022ad 	.word	0x004022ad
  402284:	004022f7 	.word	0x004022f7
  402288:	004022f7 	.word	0x004022f7
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40228c:	4b55      	ldr	r3, [pc, #340]	; (4023e4 <SystemCoreClockUpdate+0x180>)
  40228e:	695b      	ldr	r3, [r3, #20]
  402290:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402294:	2b00      	cmp	r3, #0
  402296:	d004      	beq.n	4022a2 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402298:	4b53      	ldr	r3, [pc, #332]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  40229a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40229e:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  4022a0:	e080      	b.n	4023a4 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4022a2:	4b51      	ldr	r3, [pc, #324]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  4022a4:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4022a8:	601a      	str	r2, [r3, #0]
			}
		break;
  4022aa:	e07b      	b.n	4023a4 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4022ac:	4b4c      	ldr	r3, [pc, #304]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  4022ae:	6a1b      	ldr	r3, [r3, #32]
  4022b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4022b4:	2b00      	cmp	r3, #0
  4022b6:	d003      	beq.n	4022c0 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4022b8:	4b4b      	ldr	r3, [pc, #300]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  4022ba:	4a4c      	ldr	r2, [pc, #304]	; (4023ec <SystemCoreClockUpdate+0x188>)
  4022bc:	601a      	str	r2, [r3, #0]
  4022be:	e019      	b.n	4022f4 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4022c0:	4b49      	ldr	r3, [pc, #292]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  4022c2:	4a4b      	ldr	r2, [pc, #300]	; (4023f0 <SystemCoreClockUpdate+0x18c>)
  4022c4:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4022c6:	4b46      	ldr	r3, [pc, #280]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  4022c8:	6a1b      	ldr	r3, [r3, #32]
  4022ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4022ce:	2b10      	cmp	r3, #16
  4022d0:	d008      	beq.n	4022e4 <SystemCoreClockUpdate+0x80>
  4022d2:	2b20      	cmp	r3, #32
  4022d4:	d00a      	beq.n	4022ec <SystemCoreClockUpdate+0x88>
  4022d6:	2b00      	cmp	r3, #0
  4022d8:	d000      	beq.n	4022dc <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  4022da:	e00b      	b.n	4022f4 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4022dc:	4b42      	ldr	r3, [pc, #264]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  4022de:	4a44      	ldr	r2, [pc, #272]	; (4023f0 <SystemCoreClockUpdate+0x18c>)
  4022e0:	601a      	str	r2, [r3, #0]
			break;
  4022e2:	e007      	b.n	4022f4 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4022e4:	4b40      	ldr	r3, [pc, #256]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  4022e6:	4a43      	ldr	r2, [pc, #268]	; (4023f4 <SystemCoreClockUpdate+0x190>)
  4022e8:	601a      	str	r2, [r3, #0]
			break;
  4022ea:	e003      	b.n	4022f4 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4022ec:	4b3e      	ldr	r3, [pc, #248]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  4022ee:	4a3f      	ldr	r2, [pc, #252]	; (4023ec <SystemCoreClockUpdate+0x188>)
  4022f0:	601a      	str	r2, [r3, #0]
			break;
  4022f2:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  4022f4:	e056      	b.n	4023a4 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4022f6:	4b3a      	ldr	r3, [pc, #232]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  4022f8:	6a1b      	ldr	r3, [r3, #32]
  4022fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4022fe:	2b00      	cmp	r3, #0
  402300:	d003      	beq.n	40230a <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  402302:	4b39      	ldr	r3, [pc, #228]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  402304:	4a39      	ldr	r2, [pc, #228]	; (4023ec <SystemCoreClockUpdate+0x188>)
  402306:	601a      	str	r2, [r3, #0]
  402308:	e019      	b.n	40233e <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40230a:	4b37      	ldr	r3, [pc, #220]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  40230c:	4a38      	ldr	r2, [pc, #224]	; (4023f0 <SystemCoreClockUpdate+0x18c>)
  40230e:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402310:	4b33      	ldr	r3, [pc, #204]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  402312:	6a1b      	ldr	r3, [r3, #32]
  402314:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402318:	2b10      	cmp	r3, #16
  40231a:	d008      	beq.n	40232e <SystemCoreClockUpdate+0xca>
  40231c:	2b20      	cmp	r3, #32
  40231e:	d00a      	beq.n	402336 <SystemCoreClockUpdate+0xd2>
  402320:	2b00      	cmp	r3, #0
  402322:	d000      	beq.n	402326 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  402324:	e00b      	b.n	40233e <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402326:	4b30      	ldr	r3, [pc, #192]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  402328:	4a31      	ldr	r2, [pc, #196]	; (4023f0 <SystemCoreClockUpdate+0x18c>)
  40232a:	601a      	str	r2, [r3, #0]
					break;
  40232c:	e007      	b.n	40233e <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40232e:	4b2e      	ldr	r3, [pc, #184]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  402330:	4a30      	ldr	r2, [pc, #192]	; (4023f4 <SystemCoreClockUpdate+0x190>)
  402332:	601a      	str	r2, [r3, #0]
					break;
  402334:	e003      	b.n	40233e <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402336:	4b2c      	ldr	r3, [pc, #176]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  402338:	4a2c      	ldr	r2, [pc, #176]	; (4023ec <SystemCoreClockUpdate+0x188>)
  40233a:	601a      	str	r2, [r3, #0]
					break;
  40233c:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40233e:	4b28      	ldr	r3, [pc, #160]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  402340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402342:	f003 0303 	and.w	r3, r3, #3
  402346:	2b02      	cmp	r3, #2
  402348:	d115      	bne.n	402376 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40234a:	4b25      	ldr	r3, [pc, #148]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  40234c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40234e:	4b2a      	ldr	r3, [pc, #168]	; (4023f8 <SystemCoreClockUpdate+0x194>)
  402350:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  402352:	0c1b      	lsrs	r3, r3, #16
  402354:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402356:	4a24      	ldr	r2, [pc, #144]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  402358:	6812      	ldr	r2, [r2, #0]
  40235a:	fb02 f303 	mul.w	r3, r2, r3
  40235e:	4a22      	ldr	r2, [pc, #136]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  402360:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402362:	4b1f      	ldr	r3, [pc, #124]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  402364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  402366:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402368:	4a1f      	ldr	r2, [pc, #124]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  40236a:	6812      	ldr	r2, [r2, #0]
  40236c:	fbb2 f3f3 	udiv	r3, r2, r3
  402370:	4a1d      	ldr	r2, [pc, #116]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  402372:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402374:	e016      	b.n	4023a4 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402376:	4b1a      	ldr	r3, [pc, #104]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  402378:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40237a:	4b1f      	ldr	r3, [pc, #124]	; (4023f8 <SystemCoreClockUpdate+0x194>)
  40237c:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40237e:	0c1b      	lsrs	r3, r3, #16
  402380:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402382:	4a19      	ldr	r2, [pc, #100]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  402384:	6812      	ldr	r2, [r2, #0]
  402386:	fb02 f303 	mul.w	r3, r2, r3
  40238a:	4a17      	ldr	r2, [pc, #92]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  40238c:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40238e:	4b14      	ldr	r3, [pc, #80]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  402390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  402392:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402394:	4a14      	ldr	r2, [pc, #80]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  402396:	6812      	ldr	r2, [r2, #0]
  402398:	fbb2 f3f3 	udiv	r3, r2, r3
  40239c:	4a12      	ldr	r2, [pc, #72]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  40239e:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  4023a0:	e000      	b.n	4023a4 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  4023a2:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4023a4:	4b0e      	ldr	r3, [pc, #56]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  4023a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023ac:	2b70      	cmp	r3, #112	; 0x70
  4023ae:	d108      	bne.n	4023c2 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  4023b0:	4b0d      	ldr	r3, [pc, #52]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  4023b2:	681b      	ldr	r3, [r3, #0]
  4023b4:	4a11      	ldr	r2, [pc, #68]	; (4023fc <SystemCoreClockUpdate+0x198>)
  4023b6:	fba2 2303 	umull	r2, r3, r2, r3
  4023ba:	085b      	lsrs	r3, r3, #1
  4023bc:	4a0a      	ldr	r2, [pc, #40]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  4023be:	6013      	str	r3, [r2, #0]
  4023c0:	e009      	b.n	4023d6 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4023c2:	4b07      	ldr	r3, [pc, #28]	; (4023e0 <SystemCoreClockUpdate+0x17c>)
  4023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023ca:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4023cc:	4b06      	ldr	r3, [pc, #24]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  4023ce:	681b      	ldr	r3, [r3, #0]
  4023d0:	40d3      	lsrs	r3, r2
  4023d2:	4a05      	ldr	r2, [pc, #20]	; (4023e8 <SystemCoreClockUpdate+0x184>)
  4023d4:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  4023d6:	46bd      	mov	sp, r7
  4023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023dc:	4770      	bx	lr
  4023de:	bf00      	nop
  4023e0:	400e0400 	.word	0x400e0400
  4023e4:	400e1410 	.word	0x400e1410
  4023e8:	20000008 	.word	0x20000008
  4023ec:	00b71b00 	.word	0x00b71b00
  4023f0:	003d0900 	.word	0x003d0900
  4023f4:	007a1200 	.word	0x007a1200
  4023f8:	07ff0000 	.word	0x07ff0000
  4023fc:	aaaaaaab 	.word	0xaaaaaaab

00402400 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402400:	b480      	push	{r7}
  402402:	b083      	sub	sp, #12
  402404:	af00      	add	r7, sp, #0
  402406:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402408:	687b      	ldr	r3, [r7, #4]
  40240a:	4a22      	ldr	r2, [pc, #136]	; (402494 <system_init_flash+0x94>)
  40240c:	4293      	cmp	r3, r2
  40240e:	d808      	bhi.n	402422 <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402410:	4b21      	ldr	r3, [pc, #132]	; (402498 <system_init_flash+0x98>)
  402412:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402416:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402418:	4b20      	ldr	r3, [pc, #128]	; (40249c <system_init_flash+0x9c>)
  40241a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40241e:	601a      	str	r2, [r3, #0]
  402420:	e033      	b.n	40248a <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402422:	687b      	ldr	r3, [r7, #4]
  402424:	4a1e      	ldr	r2, [pc, #120]	; (4024a0 <system_init_flash+0xa0>)
  402426:	4293      	cmp	r3, r2
  402428:	d806      	bhi.n	402438 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40242a:	4b1b      	ldr	r3, [pc, #108]	; (402498 <system_init_flash+0x98>)
  40242c:	4a1d      	ldr	r2, [pc, #116]	; (4024a4 <system_init_flash+0xa4>)
  40242e:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402430:	4b1a      	ldr	r3, [pc, #104]	; (40249c <system_init_flash+0x9c>)
  402432:	4a1c      	ldr	r2, [pc, #112]	; (4024a4 <system_init_flash+0xa4>)
  402434:	601a      	str	r2, [r3, #0]
  402436:	e028      	b.n	40248a <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402438:	687b      	ldr	r3, [r7, #4]
  40243a:	4a1b      	ldr	r2, [pc, #108]	; (4024a8 <system_init_flash+0xa8>)
  40243c:	4293      	cmp	r3, r2
  40243e:	d806      	bhi.n	40244e <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402440:	4b15      	ldr	r3, [pc, #84]	; (402498 <system_init_flash+0x98>)
  402442:	4a1a      	ldr	r2, [pc, #104]	; (4024ac <system_init_flash+0xac>)
  402444:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402446:	4b15      	ldr	r3, [pc, #84]	; (40249c <system_init_flash+0x9c>)
  402448:	4a18      	ldr	r2, [pc, #96]	; (4024ac <system_init_flash+0xac>)
  40244a:	601a      	str	r2, [r3, #0]
  40244c:	e01d      	b.n	40248a <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40244e:	687b      	ldr	r3, [r7, #4]
  402450:	4a17      	ldr	r2, [pc, #92]	; (4024b0 <system_init_flash+0xb0>)
  402452:	4293      	cmp	r3, r2
  402454:	d806      	bhi.n	402464 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402456:	4b10      	ldr	r3, [pc, #64]	; (402498 <system_init_flash+0x98>)
  402458:	4a16      	ldr	r2, [pc, #88]	; (4024b4 <system_init_flash+0xb4>)
  40245a:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40245c:	4b0f      	ldr	r3, [pc, #60]	; (40249c <system_init_flash+0x9c>)
  40245e:	4a15      	ldr	r2, [pc, #84]	; (4024b4 <system_init_flash+0xb4>)
  402460:	601a      	str	r2, [r3, #0]
  402462:	e012      	b.n	40248a <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402464:	687b      	ldr	r3, [r7, #4]
  402466:	4a14      	ldr	r2, [pc, #80]	; (4024b8 <system_init_flash+0xb8>)
  402468:	4293      	cmp	r3, r2
  40246a:	d808      	bhi.n	40247e <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40246c:	4b0a      	ldr	r3, [pc, #40]	; (402498 <system_init_flash+0x98>)
  40246e:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402472:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402474:	4b09      	ldr	r3, [pc, #36]	; (40249c <system_init_flash+0x9c>)
  402476:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40247a:	601a      	str	r2, [r3, #0]
  40247c:	e005      	b.n	40248a <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40247e:	4b06      	ldr	r3, [pc, #24]	; (402498 <system_init_flash+0x98>)
  402480:	4a0e      	ldr	r2, [pc, #56]	; (4024bc <system_init_flash+0xbc>)
  402482:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402484:	4b05      	ldr	r3, [pc, #20]	; (40249c <system_init_flash+0x9c>)
  402486:	4a0d      	ldr	r2, [pc, #52]	; (4024bc <system_init_flash+0xbc>)
  402488:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  40248a:	370c      	adds	r7, #12
  40248c:	46bd      	mov	sp, r7
  40248e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402492:	4770      	bx	lr
  402494:	01312cff 	.word	0x01312cff
  402498:	400e0a00 	.word	0x400e0a00
  40249c:	400e0c00 	.word	0x400e0c00
  4024a0:	026259ff 	.word	0x026259ff
  4024a4:	04000100 	.word	0x04000100
  4024a8:	039386ff 	.word	0x039386ff
  4024ac:	04000200 	.word	0x04000200
  4024b0:	04c4b3ff 	.word	0x04c4b3ff
  4024b4:	04000300 	.word	0x04000300
  4024b8:	05f5e0ff 	.word	0x05f5e0ff
  4024bc:	04000500 	.word	0x04000500

004024c0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4024c0:	b480      	push	{r7}
  4024c2:	b085      	sub	sp, #20
  4024c4:	af00      	add	r7, sp, #0
  4024c6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4024c8:	4b10      	ldr	r3, [pc, #64]	; (40250c <_sbrk+0x4c>)
  4024ca:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4024cc:	4b10      	ldr	r3, [pc, #64]	; (402510 <_sbrk+0x50>)
  4024ce:	681b      	ldr	r3, [r3, #0]
  4024d0:	2b00      	cmp	r3, #0
  4024d2:	d102      	bne.n	4024da <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4024d4:	4b0e      	ldr	r3, [pc, #56]	; (402510 <_sbrk+0x50>)
  4024d6:	4a0f      	ldr	r2, [pc, #60]	; (402514 <_sbrk+0x54>)
  4024d8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4024da:	4b0d      	ldr	r3, [pc, #52]	; (402510 <_sbrk+0x50>)
  4024dc:	681b      	ldr	r3, [r3, #0]
  4024de:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4024e0:	68ba      	ldr	r2, [r7, #8]
  4024e2:	687b      	ldr	r3, [r7, #4]
  4024e4:	441a      	add	r2, r3
  4024e6:	68fb      	ldr	r3, [r7, #12]
  4024e8:	429a      	cmp	r2, r3
  4024ea:	dd02      	ble.n	4024f2 <_sbrk+0x32>
		return (caddr_t) -1;	
  4024ec:	f04f 33ff 	mov.w	r3, #4294967295
  4024f0:	e006      	b.n	402500 <_sbrk+0x40>
	}

	heap += incr;
  4024f2:	4b07      	ldr	r3, [pc, #28]	; (402510 <_sbrk+0x50>)
  4024f4:	681a      	ldr	r2, [r3, #0]
  4024f6:	687b      	ldr	r3, [r7, #4]
  4024f8:	4413      	add	r3, r2
  4024fa:	4a05      	ldr	r2, [pc, #20]	; (402510 <_sbrk+0x50>)
  4024fc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4024fe:	68bb      	ldr	r3, [r7, #8]
}
  402500:	4618      	mov	r0, r3
  402502:	3714      	adds	r7, #20
  402504:	46bd      	mov	sp, r7
  402506:	f85d 7b04 	ldr.w	r7, [sp], #4
  40250a:	4770      	bx	lr
  40250c:	20027ffc 	.word	0x20027ffc
  402510:	20000cdc 	.word	0x20000cdc
  402514:	20003d48 	.word	0x20003d48

00402518 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402518:	b480      	push	{r7}
  40251a:	b083      	sub	sp, #12
  40251c:	af00      	add	r7, sp, #0
  40251e:	4603      	mov	r3, r0
  402520:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402522:	4908      	ldr	r1, [pc, #32]	; (402544 <NVIC_EnableIRQ+0x2c>)
  402524:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402528:	095b      	lsrs	r3, r3, #5
  40252a:	79fa      	ldrb	r2, [r7, #7]
  40252c:	f002 021f 	and.w	r2, r2, #31
  402530:	2001      	movs	r0, #1
  402532:	fa00 f202 	lsl.w	r2, r0, r2
  402536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40253a:	370c      	adds	r7, #12
  40253c:	46bd      	mov	sp, r7
  40253e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402542:	4770      	bx	lr
  402544:	e000e100 	.word	0xe000e100

00402548 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402548:	b480      	push	{r7}
  40254a:	b083      	sub	sp, #12
  40254c:	af00      	add	r7, sp, #0
  40254e:	4603      	mov	r3, r0
  402550:	6039      	str	r1, [r7, #0]
  402552:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402554:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402558:	2b00      	cmp	r3, #0
  40255a:	da0b      	bge.n	402574 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40255c:	490d      	ldr	r1, [pc, #52]	; (402594 <NVIC_SetPriority+0x4c>)
  40255e:	79fb      	ldrb	r3, [r7, #7]
  402560:	f003 030f 	and.w	r3, r3, #15
  402564:	3b04      	subs	r3, #4
  402566:	683a      	ldr	r2, [r7, #0]
  402568:	b2d2      	uxtb	r2, r2
  40256a:	0112      	lsls	r2, r2, #4
  40256c:	b2d2      	uxtb	r2, r2
  40256e:	440b      	add	r3, r1
  402570:	761a      	strb	r2, [r3, #24]
  402572:	e009      	b.n	402588 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402574:	4908      	ldr	r1, [pc, #32]	; (402598 <NVIC_SetPriority+0x50>)
  402576:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40257a:	683a      	ldr	r2, [r7, #0]
  40257c:	b2d2      	uxtb	r2, r2
  40257e:	0112      	lsls	r2, r2, #4
  402580:	b2d2      	uxtb	r2, r2
  402582:	440b      	add	r3, r1
  402584:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402588:	370c      	adds	r7, #12
  40258a:	46bd      	mov	sp, r7
  40258c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402590:	4770      	bx	lr
  402592:	bf00      	nop
  402594:	e000ed00 	.word	0xe000ed00
  402598:	e000e100 	.word	0xe000e100

0040259c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40259c:	b480      	push	{r7}
  40259e:	b083      	sub	sp, #12
  4025a0:	af00      	add	r7, sp, #0
  4025a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4025a4:	687b      	ldr	r3, [r7, #4]
  4025a6:	2b07      	cmp	r3, #7
  4025a8:	d825      	bhi.n	4025f6 <osc_get_rate+0x5a>
  4025aa:	a201      	add	r2, pc, #4	; (adr r2, 4025b0 <osc_get_rate+0x14>)
  4025ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4025b0:	004025d1 	.word	0x004025d1
  4025b4:	004025d7 	.word	0x004025d7
  4025b8:	004025dd 	.word	0x004025dd
  4025bc:	004025e3 	.word	0x004025e3
  4025c0:	004025e7 	.word	0x004025e7
  4025c4:	004025eb 	.word	0x004025eb
  4025c8:	004025ef 	.word	0x004025ef
  4025cc:	004025f3 	.word	0x004025f3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4025d0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4025d4:	e010      	b.n	4025f8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4025d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4025da:	e00d      	b.n	4025f8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4025dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4025e0:	e00a      	b.n	4025f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4025e2:	4b08      	ldr	r3, [pc, #32]	; (402604 <osc_get_rate+0x68>)
  4025e4:	e008      	b.n	4025f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4025e6:	4b08      	ldr	r3, [pc, #32]	; (402608 <osc_get_rate+0x6c>)
  4025e8:	e006      	b.n	4025f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4025ea:	4b08      	ldr	r3, [pc, #32]	; (40260c <osc_get_rate+0x70>)
  4025ec:	e004      	b.n	4025f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4025ee:	4b07      	ldr	r3, [pc, #28]	; (40260c <osc_get_rate+0x70>)
  4025f0:	e002      	b.n	4025f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4025f2:	4b06      	ldr	r3, [pc, #24]	; (40260c <osc_get_rate+0x70>)
  4025f4:	e000      	b.n	4025f8 <osc_get_rate+0x5c>
	}

	return 0;
  4025f6:	2300      	movs	r3, #0
}
  4025f8:	4618      	mov	r0, r3
  4025fa:	370c      	adds	r7, #12
  4025fc:	46bd      	mov	sp, r7
  4025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402602:	4770      	bx	lr
  402604:	003d0900 	.word	0x003d0900
  402608:	007a1200 	.word	0x007a1200
  40260c:	00b71b00 	.word	0x00b71b00

00402610 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402610:	b580      	push	{r7, lr}
  402612:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402614:	2006      	movs	r0, #6
  402616:	4b04      	ldr	r3, [pc, #16]	; (402628 <sysclk_get_main_hz+0x18>)
  402618:	4798      	blx	r3
  40261a:	4602      	mov	r2, r0
  40261c:	4613      	mov	r3, r2
  40261e:	009b      	lsls	r3, r3, #2
  402620:	4413      	add	r3, r2
  402622:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402624:	4618      	mov	r0, r3
  402626:	bd80      	pop	{r7, pc}
  402628:	0040259d 	.word	0x0040259d

0040262c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40262c:	b580      	push	{r7, lr}
  40262e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402630:	4b02      	ldr	r3, [pc, #8]	; (40263c <sysclk_get_cpu_hz+0x10>)
  402632:	4798      	blx	r3
  402634:	4603      	mov	r3, r0
  402636:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402638:	4618      	mov	r0, r3
  40263a:	bd80      	pop	{r7, pc}
  40263c:	00402611 	.word	0x00402611

00402640 <push_button_handle>:
/************************************************************************/
/* HANDLER                                                              */
/************************************************************************/

static void push_button_handle(uint32_t id, uint32_t mask)
{
  402640:	b580      	push	{r7, lr}
  402642:	b082      	sub	sp, #8
  402644:	af00      	add	r7, sp, #0
  402646:	6078      	str	r0, [r7, #4]
  402648:	6039      	str	r1, [r7, #0]
	adc_start(ADC);
  40264a:	4803      	ldr	r0, [pc, #12]	; (402658 <push_button_handle+0x18>)
  40264c:	4b03      	ldr	r3, [pc, #12]	; (40265c <push_button_handle+0x1c>)
  40264e:	4798      	blx	r3
}
  402650:	3708      	adds	r7, #8
  402652:	46bd      	mov	sp, r7
  402654:	bd80      	pop	{r7, pc}
  402656:	bf00      	nop
  402658:	40038000 	.word	0x40038000
  40265c:	004001fd 	.word	0x004001fd

00402660 <configure_lcd>:
/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/

void configure_lcd(uint32_t pot)
{
  402660:	b5f0      	push	{r4, r5, r6, r7, lr}
  402662:	b087      	sub	sp, #28
  402664:	af00      	add	r7, sp, #0
  402666:	6078      	str	r0, [r7, #4]
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  402668:	200a      	movs	r0, #10
  40266a:	4b5a      	ldr	r3, [pc, #360]	; (4027d4 <configure_lcd+0x174>)
  40266c:	4798      	blx	r3
	double  angulo = pot*PI/4096;
  40266e:	4b5a      	ldr	r3, [pc, #360]	; (4027d8 <configure_lcd+0x178>)
  402670:	6878      	ldr	r0, [r7, #4]
  402672:	4798      	blx	r3
  402674:	4602      	mov	r2, r0
  402676:	4b59      	ldr	r3, [pc, #356]	; (4027dc <configure_lcd+0x17c>)
  402678:	4610      	mov	r0, r2
  40267a:	4959      	ldr	r1, [pc, #356]	; (4027e0 <configure_lcd+0x180>)
  40267c:	4798      	blx	r3
  40267e:	4603      	mov	r3, r0
  402680:	461a      	mov	r2, r3
  402682:	4b58      	ldr	r3, [pc, #352]	; (4027e4 <configure_lcd+0x184>)
  402684:	4610      	mov	r0, r2
  402686:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
  40268a:	4798      	blx	r3
  40268c:	4603      	mov	r3, r0
  40268e:	461a      	mov	r2, r3
  402690:	4b55      	ldr	r3, [pc, #340]	; (4027e8 <configure_lcd+0x188>)
  402692:	4610      	mov	r0, r2
  402694:	4798      	blx	r3
  402696:	4602      	mov	r2, r0
  402698:	460b      	mov	r3, r1
  40269a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  40269e:	4853      	ldr	r0, [pc, #332]	; (4027ec <configure_lcd+0x18c>)
  4026a0:	2101      	movs	r1, #1
  4026a2:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4026a6:	4b52      	ldr	r3, [pc, #328]	; (4027f0 <configure_lcd+0x190>)
  4026a8:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4026aa:	4850      	ldr	r0, [pc, #320]	; (4027ec <configure_lcd+0x18c>)
  4026ac:	2101      	movs	r1, #1
  4026ae:	4a51      	ldr	r2, [pc, #324]	; (4027f4 <configure_lcd+0x194>)
  4026b0:	4b51      	ldr	r3, [pc, #324]	; (4027f8 <configure_lcd+0x198>)
  4026b2:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4026b4:	484d      	ldr	r0, [pc, #308]	; (4027ec <configure_lcd+0x18c>)
  4026b6:	2101      	movs	r1, #1
  4026b8:	4a50      	ldr	r2, [pc, #320]	; (4027fc <configure_lcd+0x19c>)
  4026ba:	4b51      	ldr	r3, [pc, #324]	; (402800 <configure_lcd+0x1a0>)
  4026bc:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  4026be:	484b      	ldr	r0, [pc, #300]	; (4027ec <configure_lcd+0x18c>)
  4026c0:	2101      	movs	r1, #1
  4026c2:	2203      	movs	r2, #3
  4026c4:	4b4f      	ldr	r3, [pc, #316]	; (402804 <configure_lcd+0x1a4>)
  4026c6:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  4026c8:	4b4f      	ldr	r3, [pc, #316]	; (402808 <configure_lcd+0x1a8>)
  4026ca:	22f0      	movs	r2, #240	; 0xf0
  4026cc:	601a      	str	r2, [r3, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  4026ce:	4b4e      	ldr	r3, [pc, #312]	; (402808 <configure_lcd+0x1a8>)
  4026d0:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4026d4:	605a      	str	r2, [r3, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  4026d6:	4b4c      	ldr	r3, [pc, #304]	; (402808 <configure_lcd+0x1a8>)
  4026d8:	2200      	movs	r2, #0
  4026da:	609a      	str	r2, [r3, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  4026dc:	4b4a      	ldr	r3, [pc, #296]	; (402808 <configure_lcd+0x1a8>)
  4026de:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  4026e2:	60da      	str	r2, [r3, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  4026e4:	4b49      	ldr	r3, [pc, #292]	; (40280c <configure_lcd+0x1ac>)
  4026e6:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  4026e8:	4847      	ldr	r0, [pc, #284]	; (402808 <configure_lcd+0x1a8>)
  4026ea:	4b49      	ldr	r3, [pc, #292]	; (402810 <configure_lcd+0x1b0>)
  4026ec:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4026ee:	2008      	movs	r0, #8
  4026f0:	4b48      	ldr	r3, [pc, #288]	; (402814 <configure_lcd+0x1b4>)
  4026f2:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  4026f4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4026f8:	4b47      	ldr	r3, [pc, #284]	; (402818 <configure_lcd+0x1b8>)
  4026fa:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  4026fc:	2000      	movs	r0, #0
  4026fe:	2100      	movs	r1, #0
  402700:	22f0      	movs	r2, #240	; 0xf0
  402702:	f44f 73a0 	mov.w	r3, #320	; 0x140
  402706:	4e45      	ldr	r6, [pc, #276]	; (40281c <configure_lcd+0x1bc>)
  402708:	47b0      	blx	r6
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  40270a:	4b45      	ldr	r3, [pc, #276]	; (402820 <configure_lcd+0x1c0>)
  40270c:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  40270e:	2000      	movs	r0, #0
  402710:	2100      	movs	r1, #0
  402712:	4b44      	ldr	r3, [pc, #272]	; (402824 <configure_lcd+0x1c4>)
  402714:	4798      	blx	r3
	ili93xx_set_foreground_color(COLOR_BLACK);
  402716:	2000      	movs	r0, #0
  402718:	4b3f      	ldr	r3, [pc, #252]	; (402818 <configure_lcd+0x1b8>)
  40271a:	4798      	blx	r3
	ili93xx_draw_circle(120, 160, 40);
  40271c:	2078      	movs	r0, #120	; 0x78
  40271e:	21a0      	movs	r1, #160	; 0xa0
  402720:	2228      	movs	r2, #40	; 0x28
  402722:	4b41      	ldr	r3, [pc, #260]	; (402828 <configure_lcd+0x1c8>)
  402724:	4798      	blx	r3
	uint32_t x = 120+ 40*cos(angulo);
  402726:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  40272a:	4b40      	ldr	r3, [pc, #256]	; (40282c <configure_lcd+0x1cc>)
  40272c:	4798      	blx	r3
  40272e:	4602      	mov	r2, r0
  402730:	460b      	mov	r3, r1
  402732:	4e3f      	ldr	r6, [pc, #252]	; (402830 <configure_lcd+0x1d0>)
  402734:	4610      	mov	r0, r2
  402736:	4619      	mov	r1, r3
  402738:	f04f 0200 	mov.w	r2, #0
  40273c:	4b3d      	ldr	r3, [pc, #244]	; (402834 <configure_lcd+0x1d4>)
  40273e:	47b0      	blx	r6
  402740:	4602      	mov	r2, r0
  402742:	460b      	mov	r3, r1
  402744:	4e3c      	ldr	r6, [pc, #240]	; (402838 <configure_lcd+0x1d8>)
  402746:	4610      	mov	r0, r2
  402748:	4619      	mov	r1, r3
  40274a:	f04f 0200 	mov.w	r2, #0
  40274e:	4b3b      	ldr	r3, [pc, #236]	; (40283c <configure_lcd+0x1dc>)
  402750:	47b0      	blx	r6
  402752:	4602      	mov	r2, r0
  402754:	460b      	mov	r3, r1
  402756:	4610      	mov	r0, r2
  402758:	4619      	mov	r1, r3
  40275a:	4b39      	ldr	r3, [pc, #228]	; (402840 <configure_lcd+0x1e0>)
  40275c:	4798      	blx	r3
  40275e:	4603      	mov	r3, r0
  402760:	60fb      	str	r3, [r7, #12]
	uint32_t y = 160 + 40*sin(-angulo);
  402762:	693c      	ldr	r4, [r7, #16]
  402764:	697b      	ldr	r3, [r7, #20]
  402766:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  40276a:	4620      	mov	r0, r4
  40276c:	4629      	mov	r1, r5
  40276e:	4b35      	ldr	r3, [pc, #212]	; (402844 <configure_lcd+0x1e4>)
  402770:	4798      	blx	r3
  402772:	4602      	mov	r2, r0
  402774:	460b      	mov	r3, r1
  402776:	4c2e      	ldr	r4, [pc, #184]	; (402830 <configure_lcd+0x1d0>)
  402778:	4610      	mov	r0, r2
  40277a:	4619      	mov	r1, r3
  40277c:	f04f 0200 	mov.w	r2, #0
  402780:	4b2c      	ldr	r3, [pc, #176]	; (402834 <configure_lcd+0x1d4>)
  402782:	47a0      	blx	r4
  402784:	4602      	mov	r2, r0
  402786:	460b      	mov	r3, r1
  402788:	4c2b      	ldr	r4, [pc, #172]	; (402838 <configure_lcd+0x1d8>)
  40278a:	4610      	mov	r0, r2
  40278c:	4619      	mov	r1, r3
  40278e:	f04f 0200 	mov.w	r2, #0
  402792:	4b2d      	ldr	r3, [pc, #180]	; (402848 <configure_lcd+0x1e8>)
  402794:	47a0      	blx	r4
  402796:	4602      	mov	r2, r0
  402798:	460b      	mov	r3, r1
  40279a:	4610      	mov	r0, r2
  40279c:	4619      	mov	r1, r3
  40279e:	4b28      	ldr	r3, [pc, #160]	; (402840 <configure_lcd+0x1e0>)
  4027a0:	4798      	blx	r3
  4027a2:	4603      	mov	r3, r0
  4027a4:	60bb      	str	r3, [r7, #8]
	ili93xx_draw_line(120, 160, x, y);
  4027a6:	2078      	movs	r0, #120	; 0x78
  4027a8:	21a0      	movs	r1, #160	; 0xa0
  4027aa:	68fa      	ldr	r2, [r7, #12]
  4027ac:	68bb      	ldr	r3, [r7, #8]
  4027ae:	4c27      	ldr	r4, [pc, #156]	; (40284c <configure_lcd+0x1ec>)
  4027b0:	47a0      	blx	r4
	//ili93xx_draw_line(120, 160, 120, 100);
	//ili93xx_draw_line(120, 160, 180, 160);
	snprintf(BUFFER,20,"Contador: %d",pot);
  4027b2:	4827      	ldr	r0, [pc, #156]	; (402850 <configure_lcd+0x1f0>)
  4027b4:	2114      	movs	r1, #20
  4027b6:	4a27      	ldr	r2, [pc, #156]	; (402854 <configure_lcd+0x1f4>)
  4027b8:	687b      	ldr	r3, [r7, #4]
  4027ba:	4c27      	ldr	r4, [pc, #156]	; (402858 <configure_lcd+0x1f8>)
  4027bc:	47a0      	blx	r4
	ili93xx_set_foreground_color(COLOR_BLACK);
  4027be:	2000      	movs	r0, #0
  4027c0:	4b15      	ldr	r3, [pc, #84]	; (402818 <configure_lcd+0x1b8>)
  4027c2:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)BUFFER);
  4027c4:	200a      	movs	r0, #10
  4027c6:	2114      	movs	r1, #20
  4027c8:	4a21      	ldr	r2, [pc, #132]	; (402850 <configure_lcd+0x1f0>)
  4027ca:	4b24      	ldr	r3, [pc, #144]	; (40285c <configure_lcd+0x1fc>)
  4027cc:	4798      	blx	r3
	
}
  4027ce:	371c      	adds	r7, #28
  4027d0:	46bd      	mov	sp, r7
  4027d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4027d4:	00402111 	.word	0x00402111
  4027d8:	004047e5 	.word	0x004047e5
  4027dc:	00404895 	.word	0x00404895
  4027e0:	40490fdb 	.word	0x40490fdb
  4027e4:	004049fd 	.word	0x004049fd
  4027e8:	0040400d 	.word	0x0040400d
  4027ec:	400e0000 	.word	0x400e0000
  4027f0:	00401671 	.word	0x00401671
  4027f4:	0a0a0404 	.word	0x0a0a0404
  4027f8:	00401695 	.word	0x00401695
  4027fc:	0016000a 	.word	0x0016000a
  402800:	004016b9 	.word	0x004016b9
  402804:	004016dd 	.word	0x004016dd
  402808:	20000d1c 	.word	0x20000d1c
  40280c:	00400805 	.word	0x00400805
  402810:	00400c29 	.word	0x00400c29
  402814:	0040077d 	.word	0x0040077d
  402818:	00400ff1 	.word	0x00400ff1
  40281c:	00401355 	.word	0x00401355
  402820:	00400fb9 	.word	0x00400fb9
  402824:	00401119 	.word	0x00401119
  402828:	0040142d 	.word	0x0040142d
  40282c:	004029e9 	.word	0x004029e9
  402830:	004040b5 	.word	0x004040b5
  402834:	40440000 	.word	0x40440000
  402838:	00403d51 	.word	0x00403d51
  40283c:	405e0000 	.word	0x405e0000
  402840:	00404639 	.word	0x00404639
  402844:	00402a71 	.word	0x00402a71
  402848:	40640000 	.word	0x40640000
  40284c:	0040130d 	.word	0x0040130d
  402850:	20000d2c 	.word	0x20000d2c
  402854:	0040953c 	.word	0x0040953c
  402858:	00404c21 	.word	0x00404c21
  40285c:	00401611 	.word	0x00401611

00402860 <configure_botao>:

void configure_botao(void)
{
  402860:	b590      	push	{r4, r7, lr}
  402862:	b083      	sub	sp, #12
  402864:	af02      	add	r7, sp, #8
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  402866:	200c      	movs	r0, #12
  402868:	4b10      	ldr	r3, [pc, #64]	; (4028ac <configure_botao+0x4c>)
  40286a:	4798      	blx	r3
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  40286c:	4810      	ldr	r0, [pc, #64]	; (4028b0 <configure_botao+0x50>)
  40286e:	2108      	movs	r1, #8
  402870:	2259      	movs	r2, #89	; 0x59
  402872:	4b10      	ldr	r3, [pc, #64]	; (4028b4 <configure_botao+0x54>)
  402874:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  402876:	480e      	ldr	r0, [pc, #56]	; (4028b0 <configure_botao+0x50>)
  402878:	2108      	movs	r1, #8
  40287a:	220a      	movs	r2, #10
  40287c:	4b0e      	ldr	r3, [pc, #56]	; (4028b8 <configure_botao+0x58>)
  40287e:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  402880:	4b0e      	ldr	r3, [pc, #56]	; (4028bc <configure_botao+0x5c>)
  402882:	9300      	str	r3, [sp, #0]
  402884:	480a      	ldr	r0, [pc, #40]	; (4028b0 <configure_botao+0x50>)
  402886:	210c      	movs	r1, #12
  402888:	2208      	movs	r2, #8
  40288a:	2359      	movs	r3, #89	; 0x59
  40288c:	4c0c      	ldr	r4, [pc, #48]	; (4028c0 <configure_botao+0x60>)
  40288e:	47a0      	blx	r4
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  402890:	4807      	ldr	r0, [pc, #28]	; (4028b0 <configure_botao+0x50>)
  402892:	2108      	movs	r1, #8
  402894:	4b0b      	ldr	r3, [pc, #44]	; (4028c4 <configure_botao+0x64>)
  402896:	4798      	blx	r3
	NVIC_SetPriority((IRQn_Type) PIN_PUSHBUTTON_1_ID, 0);
  402898:	200c      	movs	r0, #12
  40289a:	2100      	movs	r1, #0
  40289c:	4b0a      	ldr	r3, [pc, #40]	; (4028c8 <configure_botao+0x68>)
  40289e:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
  4028a0:	200c      	movs	r0, #12
  4028a2:	4b0a      	ldr	r3, [pc, #40]	; (4028cc <configure_botao+0x6c>)
  4028a4:	4798      	blx	r3
}
  4028a6:	3704      	adds	r7, #4
  4028a8:	46bd      	mov	sp, r7
  4028aa:	bd90      	pop	{r4, r7, pc}
  4028ac:	00402111 	.word	0x00402111
  4028b0:	400e1000 	.word	0x400e1000
  4028b4:	00401875 	.word	0x00401875
  4028b8:	0040172d 	.word	0x0040172d
  4028bc:	00402641 	.word	0x00402641
  4028c0:	00401e05 	.word	0x00401e05
  4028c4:	004019c1 	.word	0x004019c1
  4028c8:	00402549 	.word	0x00402549
  4028cc:	00402519 	.word	0x00402519

004028d0 <configure_adc>:


void configure_adc(void)
{
  4028d0:	b598      	push	{r3, r4, r7, lr}
  4028d2:	af00      	add	r7, sp, #0
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  4028d4:	201d      	movs	r0, #29
  4028d6:	4b15      	ldr	r3, [pc, #84]	; (40292c <configure_adc+0x5c>)
  4028d8:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  4028da:	4b15      	ldr	r3, [pc, #84]	; (402930 <configure_adc+0x60>)
  4028dc:	4798      	blx	r3
  4028de:	4603      	mov	r3, r0
  4028e0:	4814      	ldr	r0, [pc, #80]	; (402934 <configure_adc+0x64>)
  4028e2:	4619      	mov	r1, r3
  4028e4:	4a14      	ldr	r2, [pc, #80]	; (402938 <configure_adc+0x68>)
  4028e6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4028ea:	4c14      	ldr	r4, [pc, #80]	; (40293c <configure_adc+0x6c>)
  4028ec:	47a0      	blx	r4
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  4028ee:	4811      	ldr	r0, [pc, #68]	; (402934 <configure_adc+0x64>)
  4028f0:	2101      	movs	r1, #1
  4028f2:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  4028f6:	2301      	movs	r3, #1
  4028f8:	4c11      	ldr	r4, [pc, #68]	; (402940 <configure_adc+0x70>)
  4028fa:	47a0      	blx	r4

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  4028fc:	480d      	ldr	r0, [pc, #52]	; (402934 <configure_adc+0x64>)
  4028fe:	2100      	movs	r1, #0
  402900:	2200      	movs	r2, #0
  402902:	4b10      	ldr	r3, [pc, #64]	; (402944 <configure_adc+0x74>)
  402904:	4798      	blx	r3

	//adc_check(ADC, sysclk_get_cpu_hz());

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  402906:	480b      	ldr	r0, [pc, #44]	; (402934 <configure_adc+0x64>)
  402908:	2105      	movs	r1, #5
  40290a:	4b0f      	ldr	r3, [pc, #60]	; (402948 <configure_adc+0x78>)
  40290c:	4798      	blx	r3

	/* Enable the temperature sensor. */
	adc_enable_ts(ADC);
  40290e:	4809      	ldr	r0, [pc, #36]	; (402934 <configure_adc+0x64>)
  402910:	4b0e      	ldr	r3, [pc, #56]	; (40294c <configure_adc+0x7c>)
  402912:	4798      	blx	r3

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);
  402914:	201d      	movs	r0, #29
  402916:	4b0e      	ldr	r3, [pc, #56]	; (402950 <configure_adc+0x80>)
  402918:	4798      	blx	r3

	/* Start conversion. */
	adc_start(ADC);
  40291a:	4806      	ldr	r0, [pc, #24]	; (402934 <configure_adc+0x64>)
  40291c:	4b0d      	ldr	r3, [pc, #52]	; (402954 <configure_adc+0x84>)
  40291e:	4798      	blx	r3
	//adc_read_buffer(ADC, gs_s_adc_values, BUFFER_SIZE);

	//adc_get_channel_value(ADC, ADC_POT_CHANNEL);

	/* Enable PDC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_ISR_EOC5);
  402920:	4804      	ldr	r0, [pc, #16]	; (402934 <configure_adc+0x64>)
  402922:	2120      	movs	r1, #32
  402924:	4b0c      	ldr	r3, [pc, #48]	; (402958 <configure_adc+0x88>)
  402926:	4798      	blx	r3
}
  402928:	bd98      	pop	{r3, r4, r7, pc}
  40292a:	bf00      	nop
  40292c:	00402111 	.word	0x00402111
  402930:	0040262d 	.word	0x0040262d
  402934:	40038000 	.word	0x40038000
  402938:	0061a800 	.word	0x0061a800
  40293c:	00400129 	.word	0x00400129
  402940:	004001bd 	.word	0x004001bd
  402944:	0040018d 	.word	0x0040018d
  402948:	00400215 	.word	0x00400215
  40294c:	0040029d 	.word	0x0040029d
  402950:	00402519 	.word	0x00402519
  402954:	004001fd 	.word	0x004001fd
  402958:	00400269 	.word	0x00400269

0040295c <ADC_Handler>:
/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  40295c:	b580      	push	{r7, lr}
  40295e:	b082      	sub	sp, #8
  402960:	af00      	add	r7, sp, #0
	uint32_t tmp;
	uint32_t status ;

	status = adc_get_status(ADC);
  402962:	480a      	ldr	r0, [pc, #40]	; (40298c <ADC_Handler+0x30>)
  402964:	4b0a      	ldr	r3, [pc, #40]	; (402990 <ADC_Handler+0x34>)
  402966:	4798      	blx	r3
  402968:	6078      	str	r0, [r7, #4]
	
	/* Checa se a interrupo  devido ao canal 5 */
	if ((status & ADC_ISR_EOC5)) {
  40296a:	687b      	ldr	r3, [r7, #4]
  40296c:	f003 0320 	and.w	r3, r3, #32
  402970:	2b00      	cmp	r3, #0
  402972:	d007      	beq.n	402984 <ADC_Handler+0x28>
		tmp = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
  402974:	4805      	ldr	r0, [pc, #20]	; (40298c <ADC_Handler+0x30>)
  402976:	2105      	movs	r1, #5
  402978:	4b06      	ldr	r3, [pc, #24]	; (402994 <ADC_Handler+0x38>)
  40297a:	4798      	blx	r3
  40297c:	6038      	str	r0, [r7, #0]
		configure_lcd(tmp);
  40297e:	6838      	ldr	r0, [r7, #0]
  402980:	4b05      	ldr	r3, [pc, #20]	; (402998 <ADC_Handler+0x3c>)
  402982:	4798      	blx	r3
	}
}
  402984:	3708      	adds	r7, #8
  402986:	46bd      	mov	sp, r7
  402988:	bd80      	pop	{r7, pc}
  40298a:	bf00      	nop
  40298c:	40038000 	.word	0x40038000
  402990:	00400285 	.word	0x00400285
  402994:	00400239 	.word	0x00400239
  402998:	00402661 	.word	0x00402661

0040299c <main>:
/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/

int main(void)
{
  40299c:	b580      	push	{r7, lr}
  40299e:	af00      	add	r7, sp, #0
	sysclk_init();
  4029a0:	4b09      	ldr	r3, [pc, #36]	; (4029c8 <main+0x2c>)
  4029a2:	4798      	blx	r3
	board_init();
  4029a4:	4b09      	ldr	r3, [pc, #36]	; (4029cc <main+0x30>)
  4029a6:	4798      	blx	r3

	configure_lcd(0);
  4029a8:	2000      	movs	r0, #0
  4029aa:	4b09      	ldr	r3, [pc, #36]	; (4029d0 <main+0x34>)
  4029ac:	4798      	blx	r3
	configure_botao();
  4029ae:	4b09      	ldr	r3, [pc, #36]	; (4029d4 <main+0x38>)
  4029b0:	4798      	blx	r3
	configure_adc();
  4029b2:	4b09      	ldr	r3, [pc, #36]	; (4029d8 <main+0x3c>)
  4029b4:	4798      	blx	r3

	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  4029b6:	2000      	movs	r0, #0
  4029b8:	4b08      	ldr	r3, [pc, #32]	; (4029dc <main+0x40>)
  4029ba:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"14 - ADC");
  4029bc:	200a      	movs	r0, #10
  4029be:	2114      	movs	r1, #20
  4029c0:	4a07      	ldr	r2, [pc, #28]	; (4029e0 <main+0x44>)
  4029c2:	4b08      	ldr	r3, [pc, #32]	; (4029e4 <main+0x48>)
  4029c4:	4798      	blx	r3

	while (1) {
	}
  4029c6:	e7fe      	b.n	4029c6 <main+0x2a>
  4029c8:	0040059d 	.word	0x0040059d
  4029cc:	00400641 	.word	0x00400641
  4029d0:	00402661 	.word	0x00402661
  4029d4:	00402861 	.word	0x00402861
  4029d8:	004028d1 	.word	0x004028d1
  4029dc:	00400ff1 	.word	0x00400ff1
  4029e0:	0040954c 	.word	0x0040954c
  4029e4:	00401611 	.word	0x00401611

004029e8 <cos>:
  4029e8:	b530      	push	{r4, r5, lr}
  4029ea:	4a1f      	ldr	r2, [pc, #124]	; (402a68 <cos+0x80>)
  4029ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4029f0:	4293      	cmp	r3, r2
  4029f2:	b087      	sub	sp, #28
  4029f4:	dd1b      	ble.n	402a2e <cos+0x46>
  4029f6:	4a1d      	ldr	r2, [pc, #116]	; (402a6c <cos+0x84>)
  4029f8:	4293      	cmp	r3, r2
  4029fa:	dd05      	ble.n	402a08 <cos+0x20>
  4029fc:	4602      	mov	r2, r0
  4029fe:	460b      	mov	r3, r1
  402a00:	f001 f9a4 	bl	403d4c <__aeabi_dsub>
  402a04:	b007      	add	sp, #28
  402a06:	bd30      	pop	{r4, r5, pc}
  402a08:	aa02      	add	r2, sp, #8
  402a0a:	f000 f87d 	bl	402b08 <__ieee754_rem_pio2>
  402a0e:	f000 0303 	and.w	r3, r0, #3
  402a12:	2b01      	cmp	r3, #1
  402a14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402a18:	d016      	beq.n	402a48 <cos+0x60>
  402a1a:	2b02      	cmp	r3, #2
  402a1c:	d00d      	beq.n	402a3a <cos+0x52>
  402a1e:	b1eb      	cbz	r3, 402a5c <cos+0x74>
  402a20:	2401      	movs	r4, #1
  402a22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402a26:	9400      	str	r4, [sp, #0]
  402a28:	f000 ffba 	bl	4039a0 <__kernel_sin>
  402a2c:	e7ea      	b.n	402a04 <cos+0x1c>
  402a2e:	2200      	movs	r2, #0
  402a30:	2300      	movs	r3, #0
  402a32:	f000 fa8d 	bl	402f50 <__kernel_cos>
  402a36:	b007      	add	sp, #28
  402a38:	bd30      	pop	{r4, r5, pc}
  402a3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402a3e:	f000 fa87 	bl	402f50 <__kernel_cos>
  402a42:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402a46:	e7dd      	b.n	402a04 <cos+0x1c>
  402a48:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  402a4c:	9300      	str	r3, [sp, #0]
  402a4e:	4622      	mov	r2, r4
  402a50:	462b      	mov	r3, r5
  402a52:	f000 ffa5 	bl	4039a0 <__kernel_sin>
  402a56:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402a5a:	e7d3      	b.n	402a04 <cos+0x1c>
  402a5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402a60:	f000 fa76 	bl	402f50 <__kernel_cos>
  402a64:	e7ce      	b.n	402a04 <cos+0x1c>
  402a66:	bf00      	nop
  402a68:	3fe921fb 	.word	0x3fe921fb
  402a6c:	7fefffff 	.word	0x7fefffff

00402a70 <sin>:
  402a70:	b530      	push	{r4, r5, lr}
  402a72:	4a22      	ldr	r2, [pc, #136]	; (402afc <sin+0x8c>)
  402a74:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  402a78:	4293      	cmp	r3, r2
  402a7a:	b087      	sub	sp, #28
  402a7c:	dd1b      	ble.n	402ab6 <sin+0x46>
  402a7e:	4a20      	ldr	r2, [pc, #128]	; (402b00 <sin+0x90>)
  402a80:	4293      	cmp	r3, r2
  402a82:	dd05      	ble.n	402a90 <sin+0x20>
  402a84:	4602      	mov	r2, r0
  402a86:	460b      	mov	r3, r1
  402a88:	f001 f960 	bl	403d4c <__aeabi_dsub>
  402a8c:	b007      	add	sp, #28
  402a8e:	bd30      	pop	{r4, r5, pc}
  402a90:	aa02      	add	r2, sp, #8
  402a92:	f000 f839 	bl	402b08 <__ieee754_rem_pio2>
  402a96:	f000 0003 	and.w	r0, r0, #3
  402a9a:	2801      	cmp	r0, #1
  402a9c:	d01e      	beq.n	402adc <sin+0x6c>
  402a9e:	2802      	cmp	r0, #2
  402aa0:	d011      	beq.n	402ac6 <sin+0x56>
  402aa2:	b310      	cbz	r0, 402aea <sin+0x7a>
  402aa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402aa8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402aac:	f000 fa50 	bl	402f50 <__kernel_cos>
  402ab0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402ab4:	e7ea      	b.n	402a8c <sin+0x1c>
  402ab6:	2300      	movs	r3, #0
  402ab8:	9300      	str	r3, [sp, #0]
  402aba:	2200      	movs	r2, #0
  402abc:	2300      	movs	r3, #0
  402abe:	f000 ff6f 	bl	4039a0 <__kernel_sin>
  402ac2:	b007      	add	sp, #28
  402ac4:	bd30      	pop	{r4, r5, pc}
  402ac6:	2401      	movs	r4, #1
  402ac8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402acc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402ad0:	9400      	str	r4, [sp, #0]
  402ad2:	f000 ff65 	bl	4039a0 <__kernel_sin>
  402ad6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402ada:	e7d7      	b.n	402a8c <sin+0x1c>
  402adc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402ae0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402ae4:	f000 fa34 	bl	402f50 <__kernel_cos>
  402ae8:	e7d0      	b.n	402a8c <sin+0x1c>
  402aea:	2401      	movs	r4, #1
  402aec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402af0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402af4:	9400      	str	r4, [sp, #0]
  402af6:	f000 ff53 	bl	4039a0 <__kernel_sin>
  402afa:	e7c7      	b.n	402a8c <sin+0x1c>
  402afc:	3fe921fb 	.word	0x3fe921fb
  402b00:	7fefffff 	.word	0x7fefffff
  402b04:	00000000 	.word	0x00000000

00402b08 <__ieee754_rem_pio2>:
  402b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b0c:	4e96      	ldr	r6, [pc, #600]	; (402d68 <__ieee754_rem_pio2+0x260>)
  402b0e:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  402b12:	45b3      	cmp	fp, r6
  402b14:	b08f      	sub	sp, #60	; 0x3c
  402b16:	460c      	mov	r4, r1
  402b18:	f340 8081 	ble.w	402c1e <__ieee754_rem_pio2+0x116>
  402b1c:	4692      	mov	sl, r2
  402b1e:	4a93      	ldr	r2, [pc, #588]	; (402d6c <__ieee754_rem_pio2+0x264>)
  402b20:	4593      	cmp	fp, r2
  402b22:	dc26      	bgt.n	402b72 <__ieee754_rem_pio2+0x6a>
  402b24:	2900      	cmp	r1, #0
  402b26:	a386      	add	r3, pc, #536	; (adr r3, 402d40 <__ieee754_rem_pio2+0x238>)
  402b28:	e9d3 2300 	ldrd	r2, r3, [r3]
  402b2c:	f340 81a8 	ble.w	402e80 <__ieee754_rem_pio2+0x378>
  402b30:	f001 f90c 	bl	403d4c <__aeabi_dsub>
  402b34:	4b8e      	ldr	r3, [pc, #568]	; (402d70 <__ieee754_rem_pio2+0x268>)
  402b36:	459b      	cmp	fp, r3
  402b38:	4604      	mov	r4, r0
  402b3a:	460d      	mov	r5, r1
  402b3c:	f000 8084 	beq.w	402c48 <__ieee754_rem_pio2+0x140>
  402b40:	a381      	add	r3, pc, #516	; (adr r3, 402d48 <__ieee754_rem_pio2+0x240>)
  402b42:	e9d3 2300 	ldrd	r2, r3, [r3]
  402b46:	f001 f901 	bl	403d4c <__aeabi_dsub>
  402b4a:	4602      	mov	r2, r0
  402b4c:	460b      	mov	r3, r1
  402b4e:	e9ca 2300 	strd	r2, r3, [sl]
  402b52:	4620      	mov	r0, r4
  402b54:	4629      	mov	r1, r5
  402b56:	f001 f8f9 	bl	403d4c <__aeabi_dsub>
  402b5a:	a37b      	add	r3, pc, #492	; (adr r3, 402d48 <__ieee754_rem_pio2+0x240>)
  402b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402b60:	f001 f8f4 	bl	403d4c <__aeabi_dsub>
  402b64:	2501      	movs	r5, #1
  402b66:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402b6a:	4628      	mov	r0, r5
  402b6c:	b00f      	add	sp, #60	; 0x3c
  402b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b72:	4a80      	ldr	r2, [pc, #512]	; (402d74 <__ieee754_rem_pio2+0x26c>)
  402b74:	4593      	cmp	fp, r2
  402b76:	f340 8084 	ble.w	402c82 <__ieee754_rem_pio2+0x17a>
  402b7a:	4a7f      	ldr	r2, [pc, #508]	; (402d78 <__ieee754_rem_pio2+0x270>)
  402b7c:	4593      	cmp	fp, r2
  402b7e:	dc59      	bgt.n	402c34 <__ieee754_rem_pio2+0x12c>
  402b80:	ea4f 552b 	mov.w	r5, fp, asr #20
  402b84:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  402b88:	ebab 5705 	sub.w	r7, fp, r5, lsl #20
  402b8c:	4639      	mov	r1, r7
  402b8e:	4606      	mov	r6, r0
  402b90:	f001 fd2a 	bl	4045e8 <__aeabi_d2iz>
  402b94:	f001 fa28 	bl	403fe8 <__aeabi_i2d>
  402b98:	4680      	mov	r8, r0
  402b9a:	4689      	mov	r9, r1
  402b9c:	4602      	mov	r2, r0
  402b9e:	460b      	mov	r3, r1
  402ba0:	4630      	mov	r0, r6
  402ba2:	4639      	mov	r1, r7
  402ba4:	e9cd 8908 	strd	r8, r9, [sp, #32]
  402ba8:	f001 f8d0 	bl	403d4c <__aeabi_dsub>
  402bac:	2200      	movs	r2, #0
  402bae:	4b73      	ldr	r3, [pc, #460]	; (402d7c <__ieee754_rem_pio2+0x274>)
  402bb0:	f001 fa80 	bl	4040b4 <__aeabi_dmul>
  402bb4:	460f      	mov	r7, r1
  402bb6:	4606      	mov	r6, r0
  402bb8:	f001 fd16 	bl	4045e8 <__aeabi_d2iz>
  402bbc:	f001 fa14 	bl	403fe8 <__aeabi_i2d>
  402bc0:	4602      	mov	r2, r0
  402bc2:	460b      	mov	r3, r1
  402bc4:	4680      	mov	r8, r0
  402bc6:	4689      	mov	r9, r1
  402bc8:	4630      	mov	r0, r6
  402bca:	4639      	mov	r1, r7
  402bcc:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  402bd0:	f001 f8bc 	bl	403d4c <__aeabi_dsub>
  402bd4:	2200      	movs	r2, #0
  402bd6:	4b69      	ldr	r3, [pc, #420]	; (402d7c <__ieee754_rem_pio2+0x274>)
  402bd8:	f001 fa6c 	bl	4040b4 <__aeabi_dmul>
  402bdc:	2200      	movs	r2, #0
  402bde:	2300      	movs	r3, #0
  402be0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  402be4:	f001 fcce 	bl	404584 <__aeabi_dcmpeq>
  402be8:	2800      	cmp	r0, #0
  402bea:	f000 8175 	beq.w	402ed8 <__ieee754_rem_pio2+0x3d0>
  402bee:	2300      	movs	r3, #0
  402bf0:	4640      	mov	r0, r8
  402bf2:	4649      	mov	r1, r9
  402bf4:	2200      	movs	r2, #0
  402bf6:	f001 fcc5 	bl	404584 <__aeabi_dcmpeq>
  402bfa:	2800      	cmp	r0, #0
  402bfc:	bf14      	ite	ne
  402bfe:	2301      	movne	r3, #1
  402c00:	2302      	moveq	r3, #2
  402c02:	2202      	movs	r2, #2
  402c04:	495e      	ldr	r1, [pc, #376]	; (402d80 <__ieee754_rem_pio2+0x278>)
  402c06:	9200      	str	r2, [sp, #0]
  402c08:	9101      	str	r1, [sp, #4]
  402c0a:	462a      	mov	r2, r5
  402c0c:	a808      	add	r0, sp, #32
  402c0e:	4651      	mov	r1, sl
  402c10:	f000 fac2 	bl	403198 <__kernel_rem_pio2>
  402c14:	2c00      	cmp	r4, #0
  402c16:	f2c0 8151 	blt.w	402ebc <__ieee754_rem_pio2+0x3b4>
  402c1a:	4605      	mov	r5, r0
  402c1c:	e006      	b.n	402c2c <__ieee754_rem_pio2+0x124>
  402c1e:	e9c2 0100 	strd	r0, r1, [r2]
  402c22:	2500      	movs	r5, #0
  402c24:	2400      	movs	r4, #0
  402c26:	e9c2 4502 	strd	r4, r5, [r2, #8]
  402c2a:	2500      	movs	r5, #0
  402c2c:	4628      	mov	r0, r5
  402c2e:	b00f      	add	sp, #60	; 0x3c
  402c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c34:	4602      	mov	r2, r0
  402c36:	460b      	mov	r3, r1
  402c38:	f001 f888 	bl	403d4c <__aeabi_dsub>
  402c3c:	2500      	movs	r5, #0
  402c3e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402c42:	e9ca 0100 	strd	r0, r1, [sl]
  402c46:	e7f1      	b.n	402c2c <__ieee754_rem_pio2+0x124>
  402c48:	a341      	add	r3, pc, #260	; (adr r3, 402d50 <__ieee754_rem_pio2+0x248>)
  402c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402c4e:	f001 f87d 	bl	403d4c <__aeabi_dsub>
  402c52:	a341      	add	r3, pc, #260	; (adr r3, 402d58 <__ieee754_rem_pio2+0x250>)
  402c54:	e9d3 2300 	ldrd	r2, r3, [r3]
  402c58:	460d      	mov	r5, r1
  402c5a:	4604      	mov	r4, r0
  402c5c:	f001 f876 	bl	403d4c <__aeabi_dsub>
  402c60:	4602      	mov	r2, r0
  402c62:	460b      	mov	r3, r1
  402c64:	e9ca 2300 	strd	r2, r3, [sl]
  402c68:	4629      	mov	r1, r5
  402c6a:	4620      	mov	r0, r4
  402c6c:	f001 f86e 	bl	403d4c <__aeabi_dsub>
  402c70:	a339      	add	r3, pc, #228	; (adr r3, 402d58 <__ieee754_rem_pio2+0x250>)
  402c72:	e9d3 2300 	ldrd	r2, r3, [r3]
  402c76:	f001 f869 	bl	403d4c <__aeabi_dsub>
  402c7a:	2501      	movs	r5, #1
  402c7c:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402c80:	e7d4      	b.n	402c2c <__ieee754_rem_pio2+0x124>
  402c82:	f000 ff43 	bl	403b0c <fabs>
  402c86:	a336      	add	r3, pc, #216	; (adr r3, 402d60 <__ieee754_rem_pio2+0x258>)
  402c88:	e9d3 2300 	ldrd	r2, r3, [r3]
  402c8c:	4606      	mov	r6, r0
  402c8e:	460f      	mov	r7, r1
  402c90:	f001 fa10 	bl	4040b4 <__aeabi_dmul>
  402c94:	2200      	movs	r2, #0
  402c96:	4b3b      	ldr	r3, [pc, #236]	; (402d84 <__ieee754_rem_pio2+0x27c>)
  402c98:	f001 f85a 	bl	403d50 <__adddf3>
  402c9c:	f001 fca4 	bl	4045e8 <__aeabi_d2iz>
  402ca0:	4605      	mov	r5, r0
  402ca2:	f001 f9a1 	bl	403fe8 <__aeabi_i2d>
  402ca6:	a326      	add	r3, pc, #152	; (adr r3, 402d40 <__ieee754_rem_pio2+0x238>)
  402ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
  402cac:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402cb0:	f001 fa00 	bl	4040b4 <__aeabi_dmul>
  402cb4:	4602      	mov	r2, r0
  402cb6:	460b      	mov	r3, r1
  402cb8:	4630      	mov	r0, r6
  402cba:	4639      	mov	r1, r7
  402cbc:	f001 f846 	bl	403d4c <__aeabi_dsub>
  402cc0:	a321      	add	r3, pc, #132	; (adr r3, 402d48 <__ieee754_rem_pio2+0x240>)
  402cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
  402cc6:	4680      	mov	r8, r0
  402cc8:	4689      	mov	r9, r1
  402cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402cce:	f001 f9f1 	bl	4040b4 <__aeabi_dmul>
  402cd2:	2d1f      	cmp	r5, #31
  402cd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402cd8:	4640      	mov	r0, r8
  402cda:	4649      	mov	r1, r9
  402cdc:	dc56      	bgt.n	402d8c <__ieee754_rem_pio2+0x284>
  402cde:	4b2a      	ldr	r3, [pc, #168]	; (402d88 <__ieee754_rem_pio2+0x280>)
  402ce0:	1e6a      	subs	r2, r5, #1
  402ce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402ce6:	455b      	cmp	r3, fp
  402ce8:	d050      	beq.n	402d8c <__ieee754_rem_pio2+0x284>
  402cea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402cee:	f001 f82d 	bl	403d4c <__aeabi_dsub>
  402cf2:	4602      	mov	r2, r0
  402cf4:	460b      	mov	r3, r1
  402cf6:	e9ca 2300 	strd	r2, r3, [sl]
  402cfa:	4607      	mov	r7, r0
  402cfc:	460e      	mov	r6, r1
  402cfe:	463a      	mov	r2, r7
  402d00:	4633      	mov	r3, r6
  402d02:	4640      	mov	r0, r8
  402d04:	4649      	mov	r1, r9
  402d06:	f001 f821 	bl	403d4c <__aeabi_dsub>
  402d0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402d0e:	f001 f81d 	bl	403d4c <__aeabi_dsub>
  402d12:	2c00      	cmp	r4, #0
  402d14:	4602      	mov	r2, r0
  402d16:	460b      	mov	r3, r1
  402d18:	e9ca 2302 	strd	r2, r3, [sl, #8]
  402d1c:	da86      	bge.n	402c2c <__ieee754_rem_pio2+0x124>
  402d1e:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  402d22:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402d26:	f8ca 7000 	str.w	r7, [sl]
  402d2a:	f8ca 6004 	str.w	r6, [sl, #4]
  402d2e:	f8ca 100c 	str.w	r1, [sl, #12]
  402d32:	f8ca 0008 	str.w	r0, [sl, #8]
  402d36:	426d      	negs	r5, r5
  402d38:	e778      	b.n	402c2c <__ieee754_rem_pio2+0x124>
  402d3a:	bf00      	nop
  402d3c:	f3af 8000 	nop.w
  402d40:	54400000 	.word	0x54400000
  402d44:	3ff921fb 	.word	0x3ff921fb
  402d48:	1a626331 	.word	0x1a626331
  402d4c:	3dd0b461 	.word	0x3dd0b461
  402d50:	1a600000 	.word	0x1a600000
  402d54:	3dd0b461 	.word	0x3dd0b461
  402d58:	2e037073 	.word	0x2e037073
  402d5c:	3ba3198a 	.word	0x3ba3198a
  402d60:	6dc9c883 	.word	0x6dc9c883
  402d64:	3fe45f30 	.word	0x3fe45f30
  402d68:	3fe921fb 	.word	0x3fe921fb
  402d6c:	4002d97b 	.word	0x4002d97b
  402d70:	3ff921fb 	.word	0x3ff921fb
  402d74:	413921fb 	.word	0x413921fb
  402d78:	7fefffff 	.word	0x7fefffff
  402d7c:	41700000 	.word	0x41700000
  402d80:	004095d8 	.word	0x004095d8
  402d84:	3fe00000 	.word	0x3fe00000
  402d88:	00409558 	.word	0x00409558
  402d8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402d90:	f000 ffdc 	bl	403d4c <__aeabi_dsub>
  402d94:	460e      	mov	r6, r1
  402d96:	ea4f 5b2b 	mov.w	fp, fp, asr #20
  402d9a:	f3c6 530a 	ubfx	r3, r6, #20, #11
  402d9e:	ebc3 030b 	rsb	r3, r3, fp
  402da2:	2b10      	cmp	r3, #16
  402da4:	4607      	mov	r7, r0
  402da6:	e9ca 0100 	strd	r0, r1, [sl]
  402daa:	dda8      	ble.n	402cfe <__ieee754_rem_pio2+0x1f6>
  402dac:	a35c      	add	r3, pc, #368	; (adr r3, 402f20 <__ieee754_rem_pio2+0x418>)
  402dae:	e9d3 2300 	ldrd	r2, r3, [r3]
  402db2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402db6:	f001 f97d 	bl	4040b4 <__aeabi_dmul>
  402dba:	4606      	mov	r6, r0
  402dbc:	460f      	mov	r7, r1
  402dbe:	4632      	mov	r2, r6
  402dc0:	463b      	mov	r3, r7
  402dc2:	4640      	mov	r0, r8
  402dc4:	4649      	mov	r1, r9
  402dc6:	f000 ffc1 	bl	403d4c <__aeabi_dsub>
  402dca:	e9cd 0106 	strd	r0, r1, [sp, #24]
  402dce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  402dd2:	4640      	mov	r0, r8
  402dd4:	4649      	mov	r1, r9
  402dd6:	f000 ffb9 	bl	403d4c <__aeabi_dsub>
  402dda:	4632      	mov	r2, r6
  402ddc:	463b      	mov	r3, r7
  402dde:	f000 ffb5 	bl	403d4c <__aeabi_dsub>
  402de2:	a351      	add	r3, pc, #324	; (adr r3, 402f28 <__ieee754_rem_pio2+0x420>)
  402de4:	e9d3 2300 	ldrd	r2, r3, [r3]
  402de8:	4606      	mov	r6, r0
  402dea:	460f      	mov	r7, r1
  402dec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402df0:	f001 f960 	bl	4040b4 <__aeabi_dmul>
  402df4:	4632      	mov	r2, r6
  402df6:	463b      	mov	r3, r7
  402df8:	f000 ffa8 	bl	403d4c <__aeabi_dsub>
  402dfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402e00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402e04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  402e08:	f000 ffa0 	bl	403d4c <__aeabi_dsub>
  402e0c:	460e      	mov	r6, r1
  402e0e:	f3c1 510a 	ubfx	r1, r1, #20, #11
  402e12:	ebc1 0b0b 	rsb	fp, r1, fp
  402e16:	4602      	mov	r2, r0
  402e18:	4633      	mov	r3, r6
  402e1a:	f1bb 0f31 	cmp.w	fp, #49	; 0x31
  402e1e:	4607      	mov	r7, r0
  402e20:	e9ca 2300 	strd	r2, r3, [sl]
  402e24:	dd78      	ble.n	402f18 <__ieee754_rem_pio2+0x410>
  402e26:	a342      	add	r3, pc, #264	; (adr r3, 402f30 <__ieee754_rem_pio2+0x428>)
  402e28:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402e30:	f001 f940 	bl	4040b4 <__aeabi_dmul>
  402e34:	4606      	mov	r6, r0
  402e36:	460f      	mov	r7, r1
  402e38:	4632      	mov	r2, r6
  402e3a:	463b      	mov	r3, r7
  402e3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  402e40:	f000 ff84 	bl	403d4c <__aeabi_dsub>
  402e44:	4680      	mov	r8, r0
  402e46:	4689      	mov	r9, r1
  402e48:	4642      	mov	r2, r8
  402e4a:	464b      	mov	r3, r9
  402e4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  402e50:	f000 ff7c 	bl	403d4c <__aeabi_dsub>
  402e54:	4632      	mov	r2, r6
  402e56:	463b      	mov	r3, r7
  402e58:	f000 ff78 	bl	403d4c <__aeabi_dsub>
  402e5c:	a336      	add	r3, pc, #216	; (adr r3, 402f38 <__ieee754_rem_pio2+0x430>)
  402e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e62:	4606      	mov	r6, r0
  402e64:	460f      	mov	r7, r1
  402e66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402e6a:	f001 f923 	bl	4040b4 <__aeabi_dmul>
  402e6e:	4632      	mov	r2, r6
  402e70:	463b      	mov	r3, r7
  402e72:	f000 ff6b 	bl	403d4c <__aeabi_dsub>
  402e76:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402e7a:	4640      	mov	r0, r8
  402e7c:	4649      	mov	r1, r9
  402e7e:	e734      	b.n	402cea <__ieee754_rem_pio2+0x1e2>
  402e80:	f000 ff66 	bl	403d50 <__adddf3>
  402e84:	4b30      	ldr	r3, [pc, #192]	; (402f48 <__ieee754_rem_pio2+0x440>)
  402e86:	459b      	cmp	fp, r3
  402e88:	4604      	mov	r4, r0
  402e8a:	460d      	mov	r5, r1
  402e8c:	d026      	beq.n	402edc <__ieee754_rem_pio2+0x3d4>
  402e8e:	a32c      	add	r3, pc, #176	; (adr r3, 402f40 <__ieee754_rem_pio2+0x438>)
  402e90:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e94:	f000 ff5c 	bl	403d50 <__adddf3>
  402e98:	4602      	mov	r2, r0
  402e9a:	460b      	mov	r3, r1
  402e9c:	e9ca 2300 	strd	r2, r3, [sl]
  402ea0:	4629      	mov	r1, r5
  402ea2:	4620      	mov	r0, r4
  402ea4:	f000 ff52 	bl	403d4c <__aeabi_dsub>
  402ea8:	a325      	add	r3, pc, #148	; (adr r3, 402f40 <__ieee754_rem_pio2+0x438>)
  402eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
  402eae:	f000 ff4f 	bl	403d50 <__adddf3>
  402eb2:	f04f 35ff 	mov.w	r5, #4294967295
  402eb6:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402eba:	e6b7      	b.n	402c2c <__ieee754_rem_pio2+0x124>
  402ebc:	f8da 2004 	ldr.w	r2, [sl, #4]
  402ec0:	f8da 300c 	ldr.w	r3, [sl, #12]
  402ec4:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  402ec8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  402ecc:	4245      	negs	r5, r0
  402ece:	f8ca 2004 	str.w	r2, [sl, #4]
  402ed2:	f8ca 300c 	str.w	r3, [sl, #12]
  402ed6:	e6a9      	b.n	402c2c <__ieee754_rem_pio2+0x124>
  402ed8:	2303      	movs	r3, #3
  402eda:	e692      	b.n	402c02 <__ieee754_rem_pio2+0xfa>
  402edc:	a310      	add	r3, pc, #64	; (adr r3, 402f20 <__ieee754_rem_pio2+0x418>)
  402ede:	e9d3 2300 	ldrd	r2, r3, [r3]
  402ee2:	f000 ff35 	bl	403d50 <__adddf3>
  402ee6:	a310      	add	r3, pc, #64	; (adr r3, 402f28 <__ieee754_rem_pio2+0x420>)
  402ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
  402eec:	460d      	mov	r5, r1
  402eee:	4604      	mov	r4, r0
  402ef0:	f000 ff2e 	bl	403d50 <__adddf3>
  402ef4:	4602      	mov	r2, r0
  402ef6:	460b      	mov	r3, r1
  402ef8:	e9ca 2300 	strd	r2, r3, [sl]
  402efc:	4629      	mov	r1, r5
  402efe:	4620      	mov	r0, r4
  402f00:	f000 ff24 	bl	403d4c <__aeabi_dsub>
  402f04:	a308      	add	r3, pc, #32	; (adr r3, 402f28 <__ieee754_rem_pio2+0x420>)
  402f06:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f0a:	f000 ff21 	bl	403d50 <__adddf3>
  402f0e:	f04f 35ff 	mov.w	r5, #4294967295
  402f12:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402f16:	e689      	b.n	402c2c <__ieee754_rem_pio2+0x124>
  402f18:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  402f1c:	e6ef      	b.n	402cfe <__ieee754_rem_pio2+0x1f6>
  402f1e:	bf00      	nop
  402f20:	1a600000 	.word	0x1a600000
  402f24:	3dd0b461 	.word	0x3dd0b461
  402f28:	2e037073 	.word	0x2e037073
  402f2c:	3ba3198a 	.word	0x3ba3198a
  402f30:	2e000000 	.word	0x2e000000
  402f34:	3ba3198a 	.word	0x3ba3198a
  402f38:	252049c1 	.word	0x252049c1
  402f3c:	397b839a 	.word	0x397b839a
  402f40:	1a626331 	.word	0x1a626331
  402f44:	3dd0b461 	.word	0x3dd0b461
  402f48:	3ff921fb 	.word	0x3ff921fb
  402f4c:	00000000 	.word	0x00000000

00402f50 <__kernel_cos>:
  402f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f54:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  402f58:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
  402f5c:	b085      	sub	sp, #20
  402f5e:	460c      	mov	r4, r1
  402f60:	4692      	mov	sl, r2
  402f62:	469b      	mov	fp, r3
  402f64:	4605      	mov	r5, r0
  402f66:	da6b      	bge.n	403040 <__kernel_cos+0xf0>
  402f68:	f001 fb3e 	bl	4045e8 <__aeabi_d2iz>
  402f6c:	2800      	cmp	r0, #0
  402f6e:	f000 80e8 	beq.w	403142 <__kernel_cos+0x1f2>
  402f72:	462a      	mov	r2, r5
  402f74:	4623      	mov	r3, r4
  402f76:	4628      	mov	r0, r5
  402f78:	4621      	mov	r1, r4
  402f7a:	f001 f89b 	bl	4040b4 <__aeabi_dmul>
  402f7e:	a374      	add	r3, pc, #464	; (adr r3, 403150 <__kernel_cos+0x200>)
  402f80:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f84:	4680      	mov	r8, r0
  402f86:	4689      	mov	r9, r1
  402f88:	f001 f894 	bl	4040b4 <__aeabi_dmul>
  402f8c:	a372      	add	r3, pc, #456	; (adr r3, 403158 <__kernel_cos+0x208>)
  402f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f92:	f000 fedd 	bl	403d50 <__adddf3>
  402f96:	4642      	mov	r2, r8
  402f98:	464b      	mov	r3, r9
  402f9a:	f001 f88b 	bl	4040b4 <__aeabi_dmul>
  402f9e:	a370      	add	r3, pc, #448	; (adr r3, 403160 <__kernel_cos+0x210>)
  402fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
  402fa4:	f000 fed2 	bl	403d4c <__aeabi_dsub>
  402fa8:	4642      	mov	r2, r8
  402faa:	464b      	mov	r3, r9
  402fac:	f001 f882 	bl	4040b4 <__aeabi_dmul>
  402fb0:	a36d      	add	r3, pc, #436	; (adr r3, 403168 <__kernel_cos+0x218>)
  402fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
  402fb6:	f000 fecb 	bl	403d50 <__adddf3>
  402fba:	4642      	mov	r2, r8
  402fbc:	464b      	mov	r3, r9
  402fbe:	f001 f879 	bl	4040b4 <__aeabi_dmul>
  402fc2:	a36b      	add	r3, pc, #428	; (adr r3, 403170 <__kernel_cos+0x220>)
  402fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
  402fc8:	f000 fec0 	bl	403d4c <__aeabi_dsub>
  402fcc:	4642      	mov	r2, r8
  402fce:	464b      	mov	r3, r9
  402fd0:	f001 f870 	bl	4040b4 <__aeabi_dmul>
  402fd4:	a368      	add	r3, pc, #416	; (adr r3, 403178 <__kernel_cos+0x228>)
  402fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
  402fda:	f000 feb9 	bl	403d50 <__adddf3>
  402fde:	4642      	mov	r2, r8
  402fe0:	464b      	mov	r3, r9
  402fe2:	f001 f867 	bl	4040b4 <__aeabi_dmul>
  402fe6:	e9cd 0100 	strd	r0, r1, [sp]
  402fea:	4640      	mov	r0, r8
  402fec:	4649      	mov	r1, r9
  402fee:	2200      	movs	r2, #0
  402ff0:	4b63      	ldr	r3, [pc, #396]	; (403180 <__kernel_cos+0x230>)
  402ff2:	f001 f85f 	bl	4040b4 <__aeabi_dmul>
  402ff6:	e9dd 2300 	ldrd	r2, r3, [sp]
  402ffa:	4606      	mov	r6, r0
  402ffc:	460f      	mov	r7, r1
  402ffe:	4640      	mov	r0, r8
  403000:	4649      	mov	r1, r9
  403002:	f001 f857 	bl	4040b4 <__aeabi_dmul>
  403006:	4652      	mov	r2, sl
  403008:	4680      	mov	r8, r0
  40300a:	4689      	mov	r9, r1
  40300c:	465b      	mov	r3, fp
  40300e:	4628      	mov	r0, r5
  403010:	4621      	mov	r1, r4
  403012:	f001 f84f 	bl	4040b4 <__aeabi_dmul>
  403016:	4602      	mov	r2, r0
  403018:	460b      	mov	r3, r1
  40301a:	4640      	mov	r0, r8
  40301c:	4649      	mov	r1, r9
  40301e:	f000 fe95 	bl	403d4c <__aeabi_dsub>
  403022:	4602      	mov	r2, r0
  403024:	460b      	mov	r3, r1
  403026:	4630      	mov	r0, r6
  403028:	4639      	mov	r1, r7
  40302a:	f000 fe8f 	bl	403d4c <__aeabi_dsub>
  40302e:	4602      	mov	r2, r0
  403030:	460b      	mov	r3, r1
  403032:	2000      	movs	r0, #0
  403034:	4953      	ldr	r1, [pc, #332]	; (403184 <__kernel_cos+0x234>)
  403036:	f000 fe89 	bl	403d4c <__aeabi_dsub>
  40303a:	b005      	add	sp, #20
  40303c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403040:	4602      	mov	r2, r0
  403042:	460b      	mov	r3, r1
  403044:	f001 f836 	bl	4040b4 <__aeabi_dmul>
  403048:	a341      	add	r3, pc, #260	; (adr r3, 403150 <__kernel_cos+0x200>)
  40304a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40304e:	4680      	mov	r8, r0
  403050:	4689      	mov	r9, r1
  403052:	f001 f82f 	bl	4040b4 <__aeabi_dmul>
  403056:	a340      	add	r3, pc, #256	; (adr r3, 403158 <__kernel_cos+0x208>)
  403058:	e9d3 2300 	ldrd	r2, r3, [r3]
  40305c:	f000 fe78 	bl	403d50 <__adddf3>
  403060:	4642      	mov	r2, r8
  403062:	464b      	mov	r3, r9
  403064:	f001 f826 	bl	4040b4 <__aeabi_dmul>
  403068:	a33d      	add	r3, pc, #244	; (adr r3, 403160 <__kernel_cos+0x210>)
  40306a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40306e:	f000 fe6d 	bl	403d4c <__aeabi_dsub>
  403072:	4642      	mov	r2, r8
  403074:	464b      	mov	r3, r9
  403076:	f001 f81d 	bl	4040b4 <__aeabi_dmul>
  40307a:	a33b      	add	r3, pc, #236	; (adr r3, 403168 <__kernel_cos+0x218>)
  40307c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403080:	f000 fe66 	bl	403d50 <__adddf3>
  403084:	4642      	mov	r2, r8
  403086:	464b      	mov	r3, r9
  403088:	f001 f814 	bl	4040b4 <__aeabi_dmul>
  40308c:	a338      	add	r3, pc, #224	; (adr r3, 403170 <__kernel_cos+0x220>)
  40308e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403092:	f000 fe5b 	bl	403d4c <__aeabi_dsub>
  403096:	4642      	mov	r2, r8
  403098:	464b      	mov	r3, r9
  40309a:	f001 f80b 	bl	4040b4 <__aeabi_dmul>
  40309e:	a336      	add	r3, pc, #216	; (adr r3, 403178 <__kernel_cos+0x228>)
  4030a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4030a4:	f000 fe54 	bl	403d50 <__adddf3>
  4030a8:	464b      	mov	r3, r9
  4030aa:	4642      	mov	r2, r8
  4030ac:	f001 f802 	bl	4040b4 <__aeabi_dmul>
  4030b0:	4b35      	ldr	r3, [pc, #212]	; (403188 <__kernel_cos+0x238>)
  4030b2:	429f      	cmp	r7, r3
  4030b4:	e9cd 0100 	strd	r0, r1, [sp]
  4030b8:	dd97      	ble.n	402fea <__kernel_cos+0x9a>
  4030ba:	4b34      	ldr	r3, [pc, #208]	; (40318c <__kernel_cos+0x23c>)
  4030bc:	429f      	cmp	r7, r3
  4030be:	f04f 0200 	mov.w	r2, #0
  4030c2:	dc38      	bgt.n	403136 <__kernel_cos+0x1e6>
  4030c4:	f5a7 1300 	sub.w	r3, r7, #2097152	; 0x200000
  4030c8:	2000      	movs	r0, #0
  4030ca:	492e      	ldr	r1, [pc, #184]	; (403184 <__kernel_cos+0x234>)
  4030cc:	4616      	mov	r6, r2
  4030ce:	461f      	mov	r7, r3
  4030d0:	f000 fe3c 	bl	403d4c <__aeabi_dsub>
  4030d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4030d8:	4640      	mov	r0, r8
  4030da:	4649      	mov	r1, r9
  4030dc:	2200      	movs	r2, #0
  4030de:	4b28      	ldr	r3, [pc, #160]	; (403180 <__kernel_cos+0x230>)
  4030e0:	f000 ffe8 	bl	4040b4 <__aeabi_dmul>
  4030e4:	4632      	mov	r2, r6
  4030e6:	463b      	mov	r3, r7
  4030e8:	f000 fe30 	bl	403d4c <__aeabi_dsub>
  4030ec:	e9dd 2300 	ldrd	r2, r3, [sp]
  4030f0:	4606      	mov	r6, r0
  4030f2:	460f      	mov	r7, r1
  4030f4:	4640      	mov	r0, r8
  4030f6:	4649      	mov	r1, r9
  4030f8:	f000 ffdc 	bl	4040b4 <__aeabi_dmul>
  4030fc:	4652      	mov	r2, sl
  4030fe:	4680      	mov	r8, r0
  403100:	4689      	mov	r9, r1
  403102:	465b      	mov	r3, fp
  403104:	4628      	mov	r0, r5
  403106:	4621      	mov	r1, r4
  403108:	f000 ffd4 	bl	4040b4 <__aeabi_dmul>
  40310c:	4602      	mov	r2, r0
  40310e:	460b      	mov	r3, r1
  403110:	4640      	mov	r0, r8
  403112:	4649      	mov	r1, r9
  403114:	f000 fe1a 	bl	403d4c <__aeabi_dsub>
  403118:	4602      	mov	r2, r0
  40311a:	460b      	mov	r3, r1
  40311c:	4630      	mov	r0, r6
  40311e:	4639      	mov	r1, r7
  403120:	f000 fe14 	bl	403d4c <__aeabi_dsub>
  403124:	4602      	mov	r2, r0
  403126:	460b      	mov	r3, r1
  403128:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40312c:	f000 fe0e 	bl	403d4c <__aeabi_dsub>
  403130:	b005      	add	sp, #20
  403132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403136:	4b16      	ldr	r3, [pc, #88]	; (403190 <__kernel_cos+0x240>)
  403138:	4f16      	ldr	r7, [pc, #88]	; (403194 <__kernel_cos+0x244>)
  40313a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40313e:	2600      	movs	r6, #0
  403140:	e7ca      	b.n	4030d8 <__kernel_cos+0x188>
  403142:	4910      	ldr	r1, [pc, #64]	; (403184 <__kernel_cos+0x234>)
  403144:	2000      	movs	r0, #0
  403146:	b005      	add	sp, #20
  403148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40314c:	f3af 8000 	nop.w
  403150:	be8838d4 	.word	0xbe8838d4
  403154:	bda8fae9 	.word	0xbda8fae9
  403158:	bdb4b1c4 	.word	0xbdb4b1c4
  40315c:	3e21ee9e 	.word	0x3e21ee9e
  403160:	809c52ad 	.word	0x809c52ad
  403164:	3e927e4f 	.word	0x3e927e4f
  403168:	19cb1590 	.word	0x19cb1590
  40316c:	3efa01a0 	.word	0x3efa01a0
  403170:	16c15177 	.word	0x16c15177
  403174:	3f56c16c 	.word	0x3f56c16c
  403178:	5555554c 	.word	0x5555554c
  40317c:	3fa55555 	.word	0x3fa55555
  403180:	3fe00000 	.word	0x3fe00000
  403184:	3ff00000 	.word	0x3ff00000
  403188:	3fd33332 	.word	0x3fd33332
  40318c:	3fe90000 	.word	0x3fe90000
  403190:	3fe70000 	.word	0x3fe70000
  403194:	3fd20000 	.word	0x3fd20000

00403198 <__kernel_rem_pio2>:
  403198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40319c:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  4031a0:	4c7b      	ldr	r4, [pc, #492]	; (403390 <__kernel_rem_pio2+0x1f8>)
  4031a2:	9ea6      	ldr	r6, [sp, #664]	; 0x298
  4031a4:	4d7b      	ldr	r5, [pc, #492]	; (403394 <__kernel_rem_pio2+0x1fc>)
  4031a6:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  4031aa:	9409      	str	r4, [sp, #36]	; 0x24
  4031ac:	4626      	mov	r6, r4
  4031ae:	1ed4      	subs	r4, r2, #3
  4031b0:	fb85 7504 	smull	r7, r5, r5, r4
  4031b4:	17e4      	asrs	r4, r4, #31
  4031b6:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  4031ba:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  4031be:	461d      	mov	r5, r3
  4031c0:	930c      	str	r3, [sp, #48]	; 0x30
  4031c2:	43e3      	mvns	r3, r4
  4031c4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4031c8:	3d01      	subs	r5, #1
  4031ca:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4031ce:	9308      	str	r3, [sp, #32]
  4031d0:	462b      	mov	r3, r5
  4031d2:	940d      	str	r4, [sp, #52]	; 0x34
  4031d4:	9503      	str	r5, [sp, #12]
  4031d6:	1b65      	subs	r5, r4, r5
  4031d8:	199c      	adds	r4, r3, r6
  4031da:	9004      	str	r0, [sp, #16]
  4031dc:	910a      	str	r1, [sp, #40]	; 0x28
  4031de:	d416      	bmi.n	40320e <__kernel_rem_pio2+0x76>
  4031e0:	442c      	add	r4, r5
  4031e2:	3401      	adds	r4, #1
  4031e4:	ae22      	add	r6, sp, #136	; 0x88
  4031e6:	9fa7      	ldr	r7, [sp, #668]	; 0x29c
  4031e8:	e008      	b.n	4031fc <__kernel_rem_pio2+0x64>
  4031ea:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
  4031ee:	f000 fefb 	bl	403fe8 <__aeabi_i2d>
  4031f2:	3501      	adds	r5, #1
  4031f4:	42a5      	cmp	r5, r4
  4031f6:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  4031fa:	d008      	beq.n	40320e <__kernel_rem_pio2+0x76>
  4031fc:	2d00      	cmp	r5, #0
  4031fe:	daf4      	bge.n	4031ea <__kernel_rem_pio2+0x52>
  403200:	3501      	adds	r5, #1
  403202:	2000      	movs	r0, #0
  403204:	2100      	movs	r1, #0
  403206:	42a5      	cmp	r5, r4
  403208:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  40320c:	d1f6      	bne.n	4031fc <__kernel_rem_pio2+0x64>
  40320e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403210:	2b00      	cmp	r3, #0
  403212:	db31      	blt.n	403278 <__kernel_rem_pio2+0xe0>
  403214:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403216:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403218:	a974      	add	r1, sp, #464	; 0x1d0
  40321a:	eb01 0bc2 	add.w	fp, r1, r2, lsl #3
  40321e:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
  403222:	9a03      	ldr	r2, [sp, #12]
  403224:	a924      	add	r1, sp, #144	; 0x90
  403226:	00db      	lsls	r3, r3, #3
  403228:	eb01 08c2 	add.w	r8, r1, r2, lsl #3
  40322c:	9300      	str	r3, [sp, #0]
  40322e:	f50d 79e4 	add.w	r9, sp, #456	; 0x1c8
  403232:	9b03      	ldr	r3, [sp, #12]
  403234:	2b00      	cmp	r3, #0
  403236:	f2c0 8199 	blt.w	40356c <__kernel_rem_pio2+0x3d4>
  40323a:	9b04      	ldr	r3, [sp, #16]
  40323c:	f1a3 0a08 	sub.w	sl, r3, #8
  403240:	9b00      	ldr	r3, [sp, #0]
  403242:	4644      	mov	r4, r8
  403244:	eb08 0503 	add.w	r5, r8, r3
  403248:	2600      	movs	r6, #0
  40324a:	2700      	movs	r7, #0
  40324c:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  403250:	e874 0102 	ldrd	r0, r1, [r4], #-8
  403254:	f000 ff2e 	bl	4040b4 <__aeabi_dmul>
  403258:	4602      	mov	r2, r0
  40325a:	460b      	mov	r3, r1
  40325c:	4630      	mov	r0, r6
  40325e:	4639      	mov	r1, r7
  403260:	f000 fd76 	bl	403d50 <__adddf3>
  403264:	42ac      	cmp	r4, r5
  403266:	4606      	mov	r6, r0
  403268:	460f      	mov	r7, r1
  40326a:	d1ef      	bne.n	40324c <__kernel_rem_pio2+0xb4>
  40326c:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  403270:	45d9      	cmp	r9, fp
  403272:	f108 0808 	add.w	r8, r8, #8
  403276:	d1dc      	bne.n	403232 <__kernel_rem_pio2+0x9a>
  403278:	9909      	ldr	r1, [sp, #36]	; 0x24
  40327a:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
  40327e:	3b01      	subs	r3, #1
  403280:	009b      	lsls	r3, r3, #2
  403282:	1d1a      	adds	r2, r3, #4
  403284:	a810      	add	r0, sp, #64	; 0x40
  403286:	4402      	add	r2, r0
  403288:	4403      	add	r3, r0
  40328a:	920f      	str	r2, [sp, #60]	; 0x3c
  40328c:	930e      	str	r3, [sp, #56]	; 0x38
  40328e:	468b      	mov	fp, r1
  403290:	ea4f 03cb 	mov.w	r3, fp, lsl #3
  403294:	a99c      	add	r1, sp, #624	; 0x270
  403296:	461a      	mov	r2, r3
  403298:	9306      	str	r3, [sp, #24]
  40329a:	f1bb 0f00 	cmp.w	fp, #0
  40329e:	440b      	add	r3, r1
  4032a0:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  4032a4:	dd28      	ble.n	4032f8 <__kernel_rem_pio2+0x160>
  4032a6:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  4032aa:	eb0a 0602 	add.w	r6, sl, r2
  4032ae:	af0f      	add	r7, sp, #60	; 0x3c
  4032b0:	2200      	movs	r2, #0
  4032b2:	4b39      	ldr	r3, [pc, #228]	; (403398 <__kernel_rem_pio2+0x200>)
  4032b4:	4620      	mov	r0, r4
  4032b6:	4629      	mov	r1, r5
  4032b8:	f000 fefc 	bl	4040b4 <__aeabi_dmul>
  4032bc:	f001 f994 	bl	4045e8 <__aeabi_d2iz>
  4032c0:	f000 fe92 	bl	403fe8 <__aeabi_i2d>
  4032c4:	2200      	movs	r2, #0
  4032c6:	4b35      	ldr	r3, [pc, #212]	; (40339c <__kernel_rem_pio2+0x204>)
  4032c8:	4680      	mov	r8, r0
  4032ca:	4689      	mov	r9, r1
  4032cc:	f000 fef2 	bl	4040b4 <__aeabi_dmul>
  4032d0:	4602      	mov	r2, r0
  4032d2:	460b      	mov	r3, r1
  4032d4:	4620      	mov	r0, r4
  4032d6:	4629      	mov	r1, r5
  4032d8:	f000 fd38 	bl	403d4c <__aeabi_dsub>
  4032dc:	f001 f984 	bl	4045e8 <__aeabi_d2iz>
  4032e0:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  4032e4:	f847 0f04 	str.w	r0, [r7, #4]!
  4032e8:	4649      	mov	r1, r9
  4032ea:	4640      	mov	r0, r8
  4032ec:	f000 fd30 	bl	403d50 <__adddf3>
  4032f0:	4556      	cmp	r6, sl
  4032f2:	4604      	mov	r4, r0
  4032f4:	460d      	mov	r5, r1
  4032f6:	d1db      	bne.n	4032b0 <__kernel_rem_pio2+0x118>
  4032f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
  4032fc:	4620      	mov	r0, r4
  4032fe:	4629      	mov	r1, r5
  403300:	464a      	mov	r2, r9
  403302:	f000 fc95 	bl	403c30 <scalbn>
  403306:	2200      	movs	r2, #0
  403308:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  40330c:	4604      	mov	r4, r0
  40330e:	460d      	mov	r5, r1
  403310:	f000 fed0 	bl	4040b4 <__aeabi_dmul>
  403314:	f000 fc00 	bl	403b18 <floor>
  403318:	2200      	movs	r2, #0
  40331a:	4b21      	ldr	r3, [pc, #132]	; (4033a0 <__kernel_rem_pio2+0x208>)
  40331c:	f000 feca 	bl	4040b4 <__aeabi_dmul>
  403320:	4602      	mov	r2, r0
  403322:	460b      	mov	r3, r1
  403324:	4620      	mov	r0, r4
  403326:	4629      	mov	r1, r5
  403328:	f000 fd10 	bl	403d4c <__aeabi_dsub>
  40332c:	4604      	mov	r4, r0
  40332e:	460d      	mov	r5, r1
  403330:	f001 f95a 	bl	4045e8 <__aeabi_d2iz>
  403334:	4680      	mov	r8, r0
  403336:	f000 fe57 	bl	403fe8 <__aeabi_i2d>
  40333a:	4602      	mov	r2, r0
  40333c:	460b      	mov	r3, r1
  40333e:	4620      	mov	r0, r4
  403340:	4629      	mov	r1, r5
  403342:	f000 fd03 	bl	403d4c <__aeabi_dsub>
  403346:	464c      	mov	r4, r9
  403348:	2c00      	cmp	r4, #0
  40334a:	4606      	mov	r6, r0
  40334c:	460f      	mov	r7, r1
  40334e:	f340 80f3 	ble.w	403538 <__kernel_rem_pio2+0x3a0>
  403352:	f10b 31ff 	add.w	r1, fp, #4294967295
  403356:	ab10      	add	r3, sp, #64	; 0x40
  403358:	f1c9 0218 	rsb	r2, r9, #24
  40335c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  403360:	fa43 f002 	asr.w	r0, r3, r2
  403364:	fa00 f502 	lsl.w	r5, r0, r2
  403368:	aa10      	add	r2, sp, #64	; 0x40
  40336a:	1b5d      	subs	r5, r3, r5
  40336c:	f1c9 0317 	rsb	r3, r9, #23
  403370:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  403374:	4480      	add	r8, r0
  403376:	411d      	asrs	r5, r3
  403378:	2d00      	cmp	r5, #0
  40337a:	dd3e      	ble.n	4033fa <__kernel_rem_pio2+0x262>
  40337c:	f1bb 0f00 	cmp.w	fp, #0
  403380:	f108 0801 	add.w	r8, r8, #1
  403384:	f340 828a 	ble.w	40389c <__kernel_rem_pio2+0x704>
  403388:	2200      	movs	r2, #0
  40338a:	4614      	mov	r4, r2
  40338c:	a90f      	add	r1, sp, #60	; 0x3c
  40338e:	e011      	b.n	4033b4 <__kernel_rem_pio2+0x21c>
  403390:	004096e0 	.word	0x004096e0
  403394:	2aaaaaab 	.word	0x2aaaaaab
  403398:	3e700000 	.word	0x3e700000
  40339c:	41700000 	.word	0x41700000
  4033a0:	40200000 	.word	0x40200000
  4033a4:	f1c3 7080 	rsb	r0, r3, #16777216	; 0x1000000
  4033a8:	b10b      	cbz	r3, 4033ae <__kernel_rem_pio2+0x216>
  4033aa:	6008      	str	r0, [r1, #0]
  4033ac:	2401      	movs	r4, #1
  4033ae:	3201      	adds	r2, #1
  4033b0:	4593      	cmp	fp, r2
  4033b2:	dd0d      	ble.n	4033d0 <__kernel_rem_pio2+0x238>
  4033b4:	f851 3f04 	ldr.w	r3, [r1, #4]!
  4033b8:	2c00      	cmp	r4, #0
  4033ba:	d0f3      	beq.n	4033a4 <__kernel_rem_pio2+0x20c>
  4033bc:	f1c3 13ff 	rsb	r3, r3, #16711935	; 0xff00ff
  4033c0:	3201      	adds	r2, #1
  4033c2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
  4033c6:	4593      	cmp	fp, r2
  4033c8:	600b      	str	r3, [r1, #0]
  4033ca:	f04f 0401 	mov.w	r4, #1
  4033ce:	dcf1      	bgt.n	4033b4 <__kernel_rem_pio2+0x21c>
  4033d0:	9b08      	ldr	r3, [sp, #32]
  4033d2:	2b00      	cmp	r3, #0
  4033d4:	dd0e      	ble.n	4033f4 <__kernel_rem_pio2+0x25c>
  4033d6:	2b01      	cmp	r3, #1
  4033d8:	f000 80b6 	beq.w	403548 <__kernel_rem_pio2+0x3b0>
  4033dc:	2b02      	cmp	r3, #2
  4033de:	d109      	bne.n	4033f4 <__kernel_rem_pio2+0x25c>
  4033e0:	f10b 32ff 	add.w	r2, fp, #4294967295
  4033e4:	ab10      	add	r3, sp, #64	; 0x40
  4033e6:	a910      	add	r1, sp, #64	; 0x40
  4033e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4033ec:	f3c3 0315 	ubfx	r3, r3, #0, #22
  4033f0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  4033f4:	2d02      	cmp	r5, #2
  4033f6:	f000 8086 	beq.w	403506 <__kernel_rem_pio2+0x36e>
  4033fa:	4630      	mov	r0, r6
  4033fc:	4639      	mov	r1, r7
  4033fe:	2200      	movs	r2, #0
  403400:	2300      	movs	r3, #0
  403402:	f001 f8bf 	bl	404584 <__aeabi_dcmpeq>
  403406:	2800      	cmp	r0, #0
  403408:	f000 80cc 	beq.w	4035a4 <__kernel_rem_pio2+0x40c>
  40340c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40340e:	f10b 3aff 	add.w	sl, fp, #4294967295
  403412:	4553      	cmp	r3, sl
  403414:	dc0d      	bgt.n	403432 <__kernel_rem_pio2+0x29a>
  403416:	ab10      	add	r3, sp, #64	; 0x40
  403418:	980f      	ldr	r0, [sp, #60]	; 0x3c
  40341a:	eb03 038b 	add.w	r3, r3, fp, lsl #2
  40341e:	2200      	movs	r2, #0
  403420:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  403424:	4283      	cmp	r3, r0
  403426:	ea42 0201 	orr.w	r2, r2, r1
  40342a:	d1f9      	bne.n	403420 <__kernel_rem_pio2+0x288>
  40342c:	2a00      	cmp	r2, #0
  40342e:	f040 821b 	bne.w	403868 <__kernel_rem_pio2+0x6d0>
  403432:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403434:	aa10      	add	r2, sp, #64	; 0x40
  403436:	3b01      	subs	r3, #1
  403438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40343c:	2b00      	cmp	r3, #0
  40343e:	f040 822b 	bne.w	403898 <__kernel_rem_pio2+0x700>
  403442:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403444:	2301      	movs	r3, #1
  403446:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  40344a:	3301      	adds	r3, #1
  40344c:	2900      	cmp	r1, #0
  40344e:	d0fa      	beq.n	403446 <__kernel_rem_pio2+0x2ae>
  403450:	445b      	add	r3, fp
  403452:	461a      	mov	r2, r3
  403454:	930b      	str	r3, [sp, #44]	; 0x2c
  403456:	f10b 0301 	add.w	r3, fp, #1
  40345a:	4293      	cmp	r3, r2
  40345c:	dc4d      	bgt.n	4034fa <__kernel_rem_pio2+0x362>
  40345e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403460:	eb03 0902 	add.w	r9, r3, r2
  403464:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403466:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403468:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
  40346c:	445b      	add	r3, fp
  40346e:	ebcb 0b02 	rsb	fp, fp, r2
  403472:	9aa7      	ldr	r2, [sp, #668]	; 0x29c
  403474:	f109 39ff 	add.w	r9, r9, #4294967295
  403478:	eb02 0289 	add.w	r2, r2, r9, lsl #2
  40347c:	9200      	str	r2, [sp, #0]
  40347e:	ea4f 02cb 	mov.w	r2, fp, lsl #3
  403482:	00db      	lsls	r3, r3, #3
  403484:	9205      	str	r2, [sp, #20]
  403486:	aa24      	add	r2, sp, #144	; 0x90
  403488:	eb02 0b03 	add.w	fp, r2, r3
  40348c:	9307      	str	r3, [sp, #28]
  40348e:	9b06      	ldr	r3, [sp, #24]
  403490:	aa74      	add	r2, sp, #464	; 0x1d0
  403492:	eb02 0a03 	add.w	sl, r2, r3
  403496:	f04f 0800 	mov.w	r8, #0
  40349a:	9b00      	ldr	r3, [sp, #0]
  40349c:	f853 0f04 	ldr.w	r0, [r3, #4]!
  4034a0:	9300      	str	r3, [sp, #0]
  4034a2:	f000 fda1 	bl	403fe8 <__aeabi_i2d>
  4034a6:	9b03      	ldr	r3, [sp, #12]
  4034a8:	2b00      	cmp	r3, #0
  4034aa:	e8eb 0102 	strd	r0, r1, [fp], #8
  4034ae:	db27      	blt.n	403500 <__kernel_rem_pio2+0x368>
  4034b0:	9b07      	ldr	r3, [sp, #28]
  4034b2:	eb03 0408 	add.w	r4, r3, r8
  4034b6:	9b06      	ldr	r3, [sp, #24]
  4034b8:	eb08 0503 	add.w	r5, r8, r3
  4034bc:	ab24      	add	r3, sp, #144	; 0x90
  4034be:	441c      	add	r4, r3
  4034c0:	441d      	add	r5, r3
  4034c2:	9b04      	ldr	r3, [sp, #16]
  4034c4:	2600      	movs	r6, #0
  4034c6:	f1a3 0908 	sub.w	r9, r3, #8
  4034ca:	2700      	movs	r7, #0
  4034cc:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  4034d0:	e874 0102 	ldrd	r0, r1, [r4], #-8
  4034d4:	f000 fdee 	bl	4040b4 <__aeabi_dmul>
  4034d8:	4602      	mov	r2, r0
  4034da:	460b      	mov	r3, r1
  4034dc:	4630      	mov	r0, r6
  4034de:	4639      	mov	r1, r7
  4034e0:	f000 fc36 	bl	403d50 <__adddf3>
  4034e4:	42ac      	cmp	r4, r5
  4034e6:	4606      	mov	r6, r0
  4034e8:	460f      	mov	r7, r1
  4034ea:	d1ef      	bne.n	4034cc <__kernel_rem_pio2+0x334>
  4034ec:	9b05      	ldr	r3, [sp, #20]
  4034ee:	f108 0808 	add.w	r8, r8, #8
  4034f2:	4598      	cmp	r8, r3
  4034f4:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  4034f8:	d1cf      	bne.n	40349a <__kernel_rem_pio2+0x302>
  4034fa:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4034fe:	e6c7      	b.n	403290 <__kernel_rem_pio2+0xf8>
  403500:	2600      	movs	r6, #0
  403502:	2700      	movs	r7, #0
  403504:	e7f2      	b.n	4034ec <__kernel_rem_pio2+0x354>
  403506:	4632      	mov	r2, r6
  403508:	463b      	mov	r3, r7
  40350a:	2000      	movs	r0, #0
  40350c:	49c0      	ldr	r1, [pc, #768]	; (403810 <__kernel_rem_pio2+0x678>)
  40350e:	f000 fc1d 	bl	403d4c <__aeabi_dsub>
  403512:	4606      	mov	r6, r0
  403514:	460f      	mov	r7, r1
  403516:	2c00      	cmp	r4, #0
  403518:	f43f af6f 	beq.w	4033fa <__kernel_rem_pio2+0x262>
  40351c:	9a08      	ldr	r2, [sp, #32]
  40351e:	49bc      	ldr	r1, [pc, #752]	; (403810 <__kernel_rem_pio2+0x678>)
  403520:	2000      	movs	r0, #0
  403522:	f000 fb85 	bl	403c30 <scalbn>
  403526:	4602      	mov	r2, r0
  403528:	460b      	mov	r3, r1
  40352a:	4630      	mov	r0, r6
  40352c:	4639      	mov	r1, r7
  40352e:	f000 fc0d 	bl	403d4c <__aeabi_dsub>
  403532:	4606      	mov	r6, r0
  403534:	460f      	mov	r7, r1
  403536:	e760      	b.n	4033fa <__kernel_rem_pio2+0x262>
  403538:	d111      	bne.n	40355e <__kernel_rem_pio2+0x3c6>
  40353a:	f10b 33ff 	add.w	r3, fp, #4294967295
  40353e:	aa10      	add	r2, sp, #64	; 0x40
  403540:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  403544:	15ed      	asrs	r5, r5, #23
  403546:	e717      	b.n	403378 <__kernel_rem_pio2+0x1e0>
  403548:	f10b 32ff 	add.w	r2, fp, #4294967295
  40354c:	ab10      	add	r3, sp, #64	; 0x40
  40354e:	a910      	add	r1, sp, #64	; 0x40
  403550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403554:	f3c3 0316 	ubfx	r3, r3, #0, #23
  403558:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  40355c:	e74a      	b.n	4033f4 <__kernel_rem_pio2+0x25c>
  40355e:	2200      	movs	r2, #0
  403560:	4bac      	ldr	r3, [pc, #688]	; (403814 <__kernel_rem_pio2+0x67c>)
  403562:	f001 f82d 	bl	4045c0 <__aeabi_dcmpge>
  403566:	b958      	cbnz	r0, 403580 <__kernel_rem_pio2+0x3e8>
  403568:	4605      	mov	r5, r0
  40356a:	e746      	b.n	4033fa <__kernel_rem_pio2+0x262>
  40356c:	2600      	movs	r6, #0
  40356e:	2700      	movs	r7, #0
  403570:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  403574:	45d9      	cmp	r9, fp
  403576:	f108 0808 	add.w	r8, r8, #8
  40357a:	f47f ae5a 	bne.w	403232 <__kernel_rem_pio2+0x9a>
  40357e:	e67b      	b.n	403278 <__kernel_rem_pio2+0xe0>
  403580:	f1bb 0f00 	cmp.w	fp, #0
  403584:	f108 0801 	add.w	r8, r8, #1
  403588:	bfc8      	it	gt
  40358a:	2502      	movgt	r5, #2
  40358c:	f73f aefc 	bgt.w	403388 <__kernel_rem_pio2+0x1f0>
  403590:	4632      	mov	r2, r6
  403592:	463b      	mov	r3, r7
  403594:	2000      	movs	r0, #0
  403596:	499e      	ldr	r1, [pc, #632]	; (403810 <__kernel_rem_pio2+0x678>)
  403598:	f000 fbd8 	bl	403d4c <__aeabi_dsub>
  40359c:	2502      	movs	r5, #2
  40359e:	4606      	mov	r6, r0
  4035a0:	460f      	mov	r7, r1
  4035a2:	e72a      	b.n	4033fa <__kernel_rem_pio2+0x262>
  4035a4:	9b08      	ldr	r3, [sp, #32]
  4035a6:	9503      	str	r5, [sp, #12]
  4035a8:	425a      	negs	r2, r3
  4035aa:	4630      	mov	r0, r6
  4035ac:	4639      	mov	r1, r7
  4035ae:	f8cd 8014 	str.w	r8, [sp, #20]
  4035b2:	f000 fb3d 	bl	403c30 <scalbn>
  4035b6:	2200      	movs	r2, #0
  4035b8:	4b97      	ldr	r3, [pc, #604]	; (403818 <__kernel_rem_pio2+0x680>)
  4035ba:	4604      	mov	r4, r0
  4035bc:	460d      	mov	r5, r1
  4035be:	f000 ffff 	bl	4045c0 <__aeabi_dcmpge>
  4035c2:	2800      	cmp	r0, #0
  4035c4:	f000 81e3 	beq.w	40398e <__kernel_rem_pio2+0x7f6>
  4035c8:	2200      	movs	r2, #0
  4035ca:	4b94      	ldr	r3, [pc, #592]	; (40381c <__kernel_rem_pio2+0x684>)
  4035cc:	4620      	mov	r0, r4
  4035ce:	4629      	mov	r1, r5
  4035d0:	f000 fd70 	bl	4040b4 <__aeabi_dmul>
  4035d4:	f001 f808 	bl	4045e8 <__aeabi_d2iz>
  4035d8:	4606      	mov	r6, r0
  4035da:	f000 fd05 	bl	403fe8 <__aeabi_i2d>
  4035de:	2200      	movs	r2, #0
  4035e0:	4b8d      	ldr	r3, [pc, #564]	; (403818 <__kernel_rem_pio2+0x680>)
  4035e2:	f000 fd67 	bl	4040b4 <__aeabi_dmul>
  4035e6:	460b      	mov	r3, r1
  4035e8:	4602      	mov	r2, r0
  4035ea:	4629      	mov	r1, r5
  4035ec:	4620      	mov	r0, r4
  4035ee:	f000 fbad 	bl	403d4c <__aeabi_dsub>
  4035f2:	f000 fff9 	bl	4045e8 <__aeabi_d2iz>
  4035f6:	9b08      	ldr	r3, [sp, #32]
  4035f8:	3318      	adds	r3, #24
  4035fa:	f10b 0a01 	add.w	sl, fp, #1
  4035fe:	9308      	str	r3, [sp, #32]
  403600:	ab10      	add	r3, sp, #64	; 0x40
  403602:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  403606:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
  40360a:	9a08      	ldr	r2, [sp, #32]
  40360c:	4980      	ldr	r1, [pc, #512]	; (403810 <__kernel_rem_pio2+0x678>)
  40360e:	2000      	movs	r0, #0
  403610:	f000 fb0e 	bl	403c30 <scalbn>
  403614:	f1ba 0f00 	cmp.w	sl, #0
  403618:	4604      	mov	r4, r0
  40361a:	460d      	mov	r5, r1
  40361c:	f2c0 80cd 	blt.w	4037ba <__kernel_rem_pio2+0x622>
  403620:	f10a 0301 	add.w	r3, sl, #1
  403624:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  403628:	af74      	add	r7, sp, #464	; 0x1d0
  40362a:	aa10      	add	r2, sp, #64	; 0x40
  40362c:	9300      	str	r3, [sp, #0]
  40362e:	eb02 0983 	add.w	r9, r2, r3, lsl #2
  403632:	eb07 0608 	add.w	r6, r7, r8
  403636:	f859 0d04 	ldr.w	r0, [r9, #-4]!
  40363a:	f000 fcd5 	bl	403fe8 <__aeabi_i2d>
  40363e:	4622      	mov	r2, r4
  403640:	462b      	mov	r3, r5
  403642:	f000 fd37 	bl	4040b4 <__aeabi_dmul>
  403646:	2200      	movs	r2, #0
  403648:	e966 0102 	strd	r0, r1, [r6, #-8]!
  40364c:	4b73      	ldr	r3, [pc, #460]	; (40381c <__kernel_rem_pio2+0x684>)
  40364e:	4620      	mov	r0, r4
  403650:	4629      	mov	r1, r5
  403652:	f000 fd2f 	bl	4040b4 <__aeabi_dmul>
  403656:	42be      	cmp	r6, r7
  403658:	4604      	mov	r4, r0
  40365a:	460d      	mov	r5, r1
  40365c:	d1eb      	bne.n	403636 <__kernel_rem_pio2+0x49e>
  40365e:	f1a8 0808 	sub.w	r8, r8, #8
  403662:	eb06 0308 	add.w	r3, r6, r8
  403666:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  40366a:	f8cd a018 	str.w	sl, [sp, #24]
  40366e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  403672:	f8cd 9010 	str.w	r9, [sp, #16]
  403676:	f04f 0800 	mov.w	r8, #0
  40367a:	469b      	mov	fp, r3
  40367c:	f1ba 0f00 	cmp.w	sl, #0
  403680:	f2c0 8098 	blt.w	4037b4 <__kernel_rem_pio2+0x61c>
  403684:	f1b8 0f00 	cmp.w	r8, #0
  403688:	f2c0 8094 	blt.w	4037b4 <__kernel_rem_pio2+0x61c>
  40368c:	f8df 9190 	ldr.w	r9, [pc, #400]	; 403820 <__kernel_rem_pio2+0x688>
  403690:	465d      	mov	r5, fp
  403692:	2600      	movs	r6, #0
  403694:	2700      	movs	r7, #0
  403696:	2400      	movs	r4, #0
  403698:	e001      	b.n	40369e <__kernel_rem_pio2+0x506>
  40369a:	4544      	cmp	r4, r8
  40369c:	dc10      	bgt.n	4036c0 <__kernel_rem_pio2+0x528>
  40369e:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  4036a2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
  4036a6:	f000 fd05 	bl	4040b4 <__aeabi_dmul>
  4036aa:	4602      	mov	r2, r0
  4036ac:	460b      	mov	r3, r1
  4036ae:	4630      	mov	r0, r6
  4036b0:	4639      	mov	r1, r7
  4036b2:	f000 fb4d 	bl	403d50 <__adddf3>
  4036b6:	3401      	adds	r4, #1
  4036b8:	45a2      	cmp	sl, r4
  4036ba:	4606      	mov	r6, r0
  4036bc:	460f      	mov	r7, r1
  4036be:	daec      	bge.n	40369a <__kernel_rem_pio2+0x502>
  4036c0:	9b04      	ldr	r3, [sp, #16]
  4036c2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  4036c6:	e9c3 6700 	strd	r6, r7, [r3]
  4036ca:	9b00      	ldr	r3, [sp, #0]
  4036cc:	f108 0801 	add.w	r8, r8, #1
  4036d0:	4598      	cmp	r8, r3
  4036d2:	f1ab 0b08 	sub.w	fp, fp, #8
  4036d6:	d1d1      	bne.n	40367c <__kernel_rem_pio2+0x4e4>
  4036d8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  4036da:	f8dd a018 	ldr.w	sl, [sp, #24]
  4036de:	f8dd 9010 	ldr.w	r9, [sp, #16]
  4036e2:	2b03      	cmp	r3, #3
  4036e4:	d83d      	bhi.n	403762 <__kernel_rem_pio2+0x5ca>
  4036e6:	e8df f013 	tbh	[pc, r3, lsl #1]
  4036ea:	0043      	.short	0x0043
  4036ec:	00040004 	.word	0x00040004
  4036f0:	00db      	.short	0x00db
  4036f2:	9b00      	ldr	r3, [sp, #0]
  4036f4:	2400      	movs	r4, #0
  4036f6:	eb09 06c3 	add.w	r6, r9, r3, lsl #3
  4036fa:	4625      	mov	r5, r4
  4036fc:	4620      	mov	r0, r4
  4036fe:	4629      	mov	r1, r5
  403700:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  403704:	f000 fb24 	bl	403d50 <__adddf3>
  403708:	454e      	cmp	r6, r9
  40370a:	4604      	mov	r4, r0
  40370c:	460d      	mov	r5, r1
  40370e:	d1f5      	bne.n	4036fc <__kernel_rem_pio2+0x564>
  403710:	9b03      	ldr	r3, [sp, #12]
  403712:	2b00      	cmp	r3, #0
  403714:	f000 808e 	beq.w	403834 <__kernel_rem_pio2+0x69c>
  403718:	980a      	ldr	r0, [sp, #40]	; 0x28
  40371a:	462b      	mov	r3, r5
  40371c:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  403720:	4622      	mov	r2, r4
  403722:	e880 0030 	stmia.w	r0, {r4, r5}
  403726:	e9d9 0100 	ldrd	r0, r1, [r9]
  40372a:	f000 fb0f 	bl	403d4c <__aeabi_dsub>
  40372e:	f1ba 0f00 	cmp.w	sl, #0
  403732:	4602      	mov	r2, r0
  403734:	460b      	mov	r3, r1
  403736:	dd0d      	ble.n	403754 <__kernel_rem_pio2+0x5bc>
  403738:	2401      	movs	r4, #1
  40373a:	4610      	mov	r0, r2
  40373c:	4619      	mov	r1, r3
  40373e:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  403742:	f000 fb05 	bl	403d50 <__adddf3>
  403746:	3401      	adds	r4, #1
  403748:	45a2      	cmp	sl, r4
  40374a:	4602      	mov	r2, r0
  40374c:	460b      	mov	r3, r1
  40374e:	daf4      	bge.n	40373a <__kernel_rem_pio2+0x5a2>
  403750:	9903      	ldr	r1, [sp, #12]
  403752:	b109      	cbz	r1, 403758 <__kernel_rem_pio2+0x5c0>
  403754:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403758:	4619      	mov	r1, r3
  40375a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40375c:	4610      	mov	r0, r2
  40375e:	e9c3 0102 	strd	r0, r1, [r3, #8]
  403762:	9b05      	ldr	r3, [sp, #20]
  403764:	f003 0007 	and.w	r0, r3, #7
  403768:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40376c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403770:	9b00      	ldr	r3, [sp, #0]
  403772:	2200      	movs	r2, #0
  403774:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
  403778:	4613      	mov	r3, r2
  40377a:	4610      	mov	r0, r2
  40377c:	4619      	mov	r1, r3
  40377e:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
  403782:	f000 fae5 	bl	403d50 <__adddf3>
  403786:	f10a 3aff 	add.w	sl, sl, #4294967295
  40378a:	f1ba 3fff 	cmp.w	sl, #4294967295
  40378e:	4602      	mov	r2, r0
  403790:	460b      	mov	r3, r1
  403792:	d1f2      	bne.n	40377a <__kernel_rem_pio2+0x5e2>
  403794:	9903      	ldr	r1, [sp, #12]
  403796:	b109      	cbz	r1, 40379c <__kernel_rem_pio2+0x604>
  403798:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  40379c:	4619      	mov	r1, r3
  40379e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037a0:	4610      	mov	r0, r2
  4037a2:	e9c3 0100 	strd	r0, r1, [r3]
  4037a6:	9b05      	ldr	r3, [sp, #20]
  4037a8:	f003 0007 	and.w	r0, r3, #7
  4037ac:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4037b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037b4:	2600      	movs	r6, #0
  4037b6:	2700      	movs	r7, #0
  4037b8:	e782      	b.n	4036c0 <__kernel_rem_pio2+0x528>
  4037ba:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  4037bc:	2b03      	cmp	r3, #3
  4037be:	d8d0      	bhi.n	403762 <__kernel_rem_pio2+0x5ca>
  4037c0:	e8df f003 	tbb	[pc, r3]
  4037c4:	0230304f 	.word	0x0230304f
  4037c8:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  4037cc:	9b03      	ldr	r3, [sp, #12]
  4037ce:	2700      	movs	r7, #0
  4037d0:	463e      	mov	r6, r7
  4037d2:	2b00      	cmp	r3, #0
  4037d4:	f000 80c7 	beq.w	403966 <__kernel_rem_pio2+0x7ce>
  4037d8:	f8d9 300c 	ldr.w	r3, [r9, #12]
  4037dc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4037de:	f8d9 0004 	ldr.w	r0, [r9, #4]
  4037e2:	f8d9 2000 	ldr.w	r2, [r9]
  4037e6:	f8d9 1008 	ldr.w	r1, [r9, #8]
  4037ea:	612f      	str	r7, [r5, #16]
  4037ec:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4037f0:	60eb      	str	r3, [r5, #12]
  4037f2:	9b05      	ldr	r3, [sp, #20]
  4037f4:	602a      	str	r2, [r5, #0]
  4037f6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4037fa:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  4037fe:	6068      	str	r0, [r5, #4]
  403800:	f003 0007 	and.w	r0, r3, #7
  403804:	616e      	str	r6, [r5, #20]
  403806:	60a9      	str	r1, [r5, #8]
  403808:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40380c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403810:	3ff00000 	.word	0x3ff00000
  403814:	3fe00000 	.word	0x3fe00000
  403818:	41700000 	.word	0x41700000
  40381c:	3e700000 	.word	0x3e700000
  403820:	004096e8 	.word	0x004096e8
  403824:	9b03      	ldr	r3, [sp, #12]
  403826:	2400      	movs	r4, #0
  403828:	4625      	mov	r5, r4
  40382a:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  40382e:	2b00      	cmp	r3, #0
  403830:	f47f af72 	bne.w	403718 <__kernel_rem_pio2+0x580>
  403834:	4620      	mov	r0, r4
  403836:	4622      	mov	r2, r4
  403838:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40383a:	4629      	mov	r1, r5
  40383c:	462b      	mov	r3, r5
  40383e:	e9c4 0100 	strd	r0, r1, [r4]
  403842:	e9d9 0100 	ldrd	r0, r1, [r9]
  403846:	f000 fa81 	bl	403d4c <__aeabi_dsub>
  40384a:	f1ba 0f00 	cmp.w	sl, #0
  40384e:	4602      	mov	r2, r0
  403850:	460b      	mov	r3, r1
  403852:	f73f af71 	bgt.w	403738 <__kernel_rem_pio2+0x5a0>
  403856:	4619      	mov	r1, r3
  403858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40385a:	4610      	mov	r0, r2
  40385c:	e9c3 0102 	strd	r0, r1, [r3, #8]
  403860:	e77f      	b.n	403762 <__kernel_rem_pio2+0x5ca>
  403862:	2200      	movs	r2, #0
  403864:	4613      	mov	r3, r2
  403866:	e795      	b.n	403794 <__kernel_rem_pio2+0x5fc>
  403868:	ab10      	add	r3, sp, #64	; 0x40
  40386a:	9a08      	ldr	r2, [sp, #32]
  40386c:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
  403870:	9503      	str	r5, [sp, #12]
  403872:	3a18      	subs	r2, #24
  403874:	f8cd 8014 	str.w	r8, [sp, #20]
  403878:	9208      	str	r2, [sp, #32]
  40387a:	2b00      	cmp	r3, #0
  40387c:	f47f aec5 	bne.w	40360a <__kernel_rem_pio2+0x472>
  403880:	ab10      	add	r3, sp, #64	; 0x40
  403882:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  403886:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  40388a:	f10a 3aff 	add.w	sl, sl, #4294967295
  40388e:	3a18      	subs	r2, #24
  403890:	2900      	cmp	r1, #0
  403892:	d0f8      	beq.n	403886 <__kernel_rem_pio2+0x6ee>
  403894:	9208      	str	r2, [sp, #32]
  403896:	e6b8      	b.n	40360a <__kernel_rem_pio2+0x472>
  403898:	2301      	movs	r3, #1
  40389a:	e5d9      	b.n	403450 <__kernel_rem_pio2+0x2b8>
  40389c:	2400      	movs	r4, #0
  40389e:	e597      	b.n	4033d0 <__kernel_rem_pio2+0x238>
  4038a0:	f1ba 0f00 	cmp.w	sl, #0
  4038a4:	dd92      	ble.n	4037cc <__kernel_rem_pio2+0x634>
  4038a6:	ea4f 08ca 	mov.w	r8, sl, lsl #3
  4038aa:	eb09 0b08 	add.w	fp, r9, r8
  4038ae:	e9db 6700 	ldrd	r6, r7, [fp]
  4038b2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
  4038b6:	4630      	mov	r0, r6
  4038b8:	4639      	mov	r1, r7
  4038ba:	e9cd 2300 	strd	r2, r3, [sp]
  4038be:	f000 fa47 	bl	403d50 <__adddf3>
  4038c2:	4604      	mov	r4, r0
  4038c4:	460d      	mov	r5, r1
  4038c6:	4622      	mov	r2, r4
  4038c8:	462b      	mov	r3, r5
  4038ca:	e9dd 0100 	ldrd	r0, r1, [sp]
  4038ce:	f000 fa3d 	bl	403d4c <__aeabi_dsub>
  4038d2:	4602      	mov	r2, r0
  4038d4:	460b      	mov	r3, r1
  4038d6:	4630      	mov	r0, r6
  4038d8:	4639      	mov	r1, r7
  4038da:	f000 fa39 	bl	403d50 <__adddf3>
  4038de:	45cb      	cmp	fp, r9
  4038e0:	4626      	mov	r6, r4
  4038e2:	462f      	mov	r7, r5
  4038e4:	e9cb 0102 	strd	r0, r1, [fp, #8]
  4038e8:	e9cb 4500 	strd	r4, r5, [fp]
  4038ec:	d1e1      	bne.n	4038b2 <__kernel_rem_pio2+0x71a>
  4038ee:	f1ba 0f01 	cmp.w	sl, #1
  4038f2:	f77f af6b 	ble.w	4037cc <__kernel_rem_pio2+0x634>
  4038f6:	eb09 0a08 	add.w	sl, r9, r8
  4038fa:	e9da 6700 	ldrd	r6, r7, [sl]
  4038fe:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
  403902:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
  403906:	4610      	mov	r0, r2
  403908:	4619      	mov	r1, r3
  40390a:	4632      	mov	r2, r6
  40390c:	463b      	mov	r3, r7
  40390e:	e9cd 0100 	strd	r0, r1, [sp]
  403912:	f000 fa1d 	bl	403d50 <__adddf3>
  403916:	4604      	mov	r4, r0
  403918:	460d      	mov	r5, r1
  40391a:	4622      	mov	r2, r4
  40391c:	462b      	mov	r3, r5
  40391e:	e9dd 0100 	ldrd	r0, r1, [sp]
  403922:	f000 fa13 	bl	403d4c <__aeabi_dsub>
  403926:	4632      	mov	r2, r6
  403928:	463b      	mov	r3, r7
  40392a:	f000 fa11 	bl	403d50 <__adddf3>
  40392e:	45da      	cmp	sl, fp
  403930:	4626      	mov	r6, r4
  403932:	462f      	mov	r7, r5
  403934:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403938:	e9ca 4500 	strd	r4, r5, [sl]
  40393c:	d1e1      	bne.n	403902 <__kernel_rem_pio2+0x76a>
  40393e:	f108 0408 	add.w	r4, r8, #8
  403942:	2700      	movs	r7, #0
  403944:	444c      	add	r4, r9
  403946:	463e      	mov	r6, r7
  403948:	ad50      	add	r5, sp, #320	; 0x140
  40394a:	4638      	mov	r0, r7
  40394c:	4631      	mov	r1, r6
  40394e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  403952:	f000 f9fd 	bl	403d50 <__adddf3>
  403956:	42ac      	cmp	r4, r5
  403958:	4607      	mov	r7, r0
  40395a:	460e      	mov	r6, r1
  40395c:	d1f5      	bne.n	40394a <__kernel_rem_pio2+0x7b2>
  40395e:	9b03      	ldr	r3, [sp, #12]
  403960:	2b00      	cmp	r3, #0
  403962:	f47f af39 	bne.w	4037d8 <__kernel_rem_pio2+0x640>
  403966:	e9d9 2300 	ldrd	r2, r3, [r9]
  40396a:	463c      	mov	r4, r7
  40396c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40396e:	e9d9 0102 	ldrd	r0, r1, [r9, #8]
  403972:	e9c7 2300 	strd	r2, r3, [r7]
  403976:	9b05      	ldr	r3, [sp, #20]
  403978:	4635      	mov	r5, r6
  40397a:	e9c7 0102 	strd	r0, r1, [r7, #8]
  40397e:	f003 0007 	and.w	r0, r3, #7
  403982:	e9c7 4504 	strd	r4, r5, [r7, #16]
  403986:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40398a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40398e:	4620      	mov	r0, r4
  403990:	4629      	mov	r1, r5
  403992:	f000 fe29 	bl	4045e8 <__aeabi_d2iz>
  403996:	ab10      	add	r3, sp, #64	; 0x40
  403998:	46da      	mov	sl, fp
  40399a:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  40399e:	e634      	b.n	40360a <__kernel_rem_pio2+0x472>

004039a0 <__kernel_sin>:
  4039a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039a4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4039a8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  4039ac:	b085      	sub	sp, #20
  4039ae:	460c      	mov	r4, r1
  4039b0:	4690      	mov	r8, r2
  4039b2:	4699      	mov	r9, r3
  4039b4:	4605      	mov	r5, r0
  4039b6:	da04      	bge.n	4039c2 <__kernel_sin+0x22>
  4039b8:	f000 fe16 	bl	4045e8 <__aeabi_d2iz>
  4039bc:	2800      	cmp	r0, #0
  4039be:	f000 8083 	beq.w	403ac8 <__kernel_sin+0x128>
  4039c2:	462a      	mov	r2, r5
  4039c4:	4623      	mov	r3, r4
  4039c6:	4628      	mov	r0, r5
  4039c8:	4621      	mov	r1, r4
  4039ca:	f000 fb73 	bl	4040b4 <__aeabi_dmul>
  4039ce:	462a      	mov	r2, r5
  4039d0:	4623      	mov	r3, r4
  4039d2:	4606      	mov	r6, r0
  4039d4:	460f      	mov	r7, r1
  4039d6:	f000 fb6d 	bl	4040b4 <__aeabi_dmul>
  4039da:	a33f      	add	r3, pc, #252	; (adr r3, 403ad8 <__kernel_sin+0x138>)
  4039dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4039e0:	4682      	mov	sl, r0
  4039e2:	468b      	mov	fp, r1
  4039e4:	4630      	mov	r0, r6
  4039e6:	4639      	mov	r1, r7
  4039e8:	f000 fb64 	bl	4040b4 <__aeabi_dmul>
  4039ec:	a33c      	add	r3, pc, #240	; (adr r3, 403ae0 <__kernel_sin+0x140>)
  4039ee:	e9d3 2300 	ldrd	r2, r3, [r3]
  4039f2:	f000 f9ab 	bl	403d4c <__aeabi_dsub>
  4039f6:	4632      	mov	r2, r6
  4039f8:	463b      	mov	r3, r7
  4039fa:	f000 fb5b 	bl	4040b4 <__aeabi_dmul>
  4039fe:	a33a      	add	r3, pc, #232	; (adr r3, 403ae8 <__kernel_sin+0x148>)
  403a00:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a04:	f000 f9a4 	bl	403d50 <__adddf3>
  403a08:	4632      	mov	r2, r6
  403a0a:	463b      	mov	r3, r7
  403a0c:	f000 fb52 	bl	4040b4 <__aeabi_dmul>
  403a10:	a337      	add	r3, pc, #220	; (adr r3, 403af0 <__kernel_sin+0x150>)
  403a12:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a16:	f000 f999 	bl	403d4c <__aeabi_dsub>
  403a1a:	4632      	mov	r2, r6
  403a1c:	463b      	mov	r3, r7
  403a1e:	f000 fb49 	bl	4040b4 <__aeabi_dmul>
  403a22:	a335      	add	r3, pc, #212	; (adr r3, 403af8 <__kernel_sin+0x158>)
  403a24:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a28:	f000 f992 	bl	403d50 <__adddf3>
  403a2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403a2e:	e9cd 0100 	strd	r0, r1, [sp]
  403a32:	b39b      	cbz	r3, 403a9c <__kernel_sin+0xfc>
  403a34:	4640      	mov	r0, r8
  403a36:	4649      	mov	r1, r9
  403a38:	2200      	movs	r2, #0
  403a3a:	4b33      	ldr	r3, [pc, #204]	; (403b08 <__kernel_sin+0x168>)
  403a3c:	f000 fb3a 	bl	4040b4 <__aeabi_dmul>
  403a40:	e9dd 2300 	ldrd	r2, r3, [sp]
  403a44:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403a48:	4650      	mov	r0, sl
  403a4a:	4659      	mov	r1, fp
  403a4c:	f000 fb32 	bl	4040b4 <__aeabi_dmul>
  403a50:	4602      	mov	r2, r0
  403a52:	460b      	mov	r3, r1
  403a54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403a58:	f000 f978 	bl	403d4c <__aeabi_dsub>
  403a5c:	4632      	mov	r2, r6
  403a5e:	463b      	mov	r3, r7
  403a60:	f000 fb28 	bl	4040b4 <__aeabi_dmul>
  403a64:	4642      	mov	r2, r8
  403a66:	464b      	mov	r3, r9
  403a68:	f000 f970 	bl	403d4c <__aeabi_dsub>
  403a6c:	a324      	add	r3, pc, #144	; (adr r3, 403b00 <__kernel_sin+0x160>)
  403a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a72:	4606      	mov	r6, r0
  403a74:	460f      	mov	r7, r1
  403a76:	4650      	mov	r0, sl
  403a78:	4659      	mov	r1, fp
  403a7a:	f000 fb1b 	bl	4040b4 <__aeabi_dmul>
  403a7e:	4602      	mov	r2, r0
  403a80:	460b      	mov	r3, r1
  403a82:	4630      	mov	r0, r6
  403a84:	4639      	mov	r1, r7
  403a86:	f000 f963 	bl	403d50 <__adddf3>
  403a8a:	4602      	mov	r2, r0
  403a8c:	460b      	mov	r3, r1
  403a8e:	4628      	mov	r0, r5
  403a90:	4621      	mov	r1, r4
  403a92:	f000 f95b 	bl	403d4c <__aeabi_dsub>
  403a96:	b005      	add	sp, #20
  403a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a9c:	e9dd 2300 	ldrd	r2, r3, [sp]
  403aa0:	4630      	mov	r0, r6
  403aa2:	4639      	mov	r1, r7
  403aa4:	f000 fb06 	bl	4040b4 <__aeabi_dmul>
  403aa8:	a315      	add	r3, pc, #84	; (adr r3, 403b00 <__kernel_sin+0x160>)
  403aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
  403aae:	f000 f94d 	bl	403d4c <__aeabi_dsub>
  403ab2:	4652      	mov	r2, sl
  403ab4:	465b      	mov	r3, fp
  403ab6:	f000 fafd 	bl	4040b4 <__aeabi_dmul>
  403aba:	462a      	mov	r2, r5
  403abc:	4623      	mov	r3, r4
  403abe:	f000 f947 	bl	403d50 <__adddf3>
  403ac2:	b005      	add	sp, #20
  403ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ac8:	4628      	mov	r0, r5
  403aca:	4621      	mov	r1, r4
  403acc:	b005      	add	sp, #20
  403ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ad2:	bf00      	nop
  403ad4:	f3af 8000 	nop.w
  403ad8:	5acfd57c 	.word	0x5acfd57c
  403adc:	3de5d93a 	.word	0x3de5d93a
  403ae0:	8a2b9ceb 	.word	0x8a2b9ceb
  403ae4:	3e5ae5e6 	.word	0x3e5ae5e6
  403ae8:	57b1fe7d 	.word	0x57b1fe7d
  403aec:	3ec71de3 	.word	0x3ec71de3
  403af0:	19c161d5 	.word	0x19c161d5
  403af4:	3f2a01a0 	.word	0x3f2a01a0
  403af8:	1110f8a6 	.word	0x1110f8a6
  403afc:	3f811111 	.word	0x3f811111
  403b00:	55555549 	.word	0x55555549
  403b04:	3fc55555 	.word	0x3fc55555
  403b08:	3fe00000 	.word	0x3fe00000

00403b0c <fabs>:
  403b0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403b10:	4770      	bx	lr
  403b12:	bf00      	nop
  403b14:	0000      	movs	r0, r0
	...

00403b18 <floor>:
  403b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403b1c:	f3c1 580a 	ubfx	r8, r1, #20, #11
  403b20:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
  403b24:	2e13      	cmp	r6, #19
  403b26:	460b      	mov	r3, r1
  403b28:	460d      	mov	r5, r1
  403b2a:	4604      	mov	r4, r0
  403b2c:	4602      	mov	r2, r0
  403b2e:	4689      	mov	r9, r1
  403b30:	4607      	mov	r7, r0
  403b32:	dc1d      	bgt.n	403b70 <floor+0x58>
  403b34:	2e00      	cmp	r6, #0
  403b36:	db40      	blt.n	403bba <floor+0xa2>
  403b38:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 403c2c <floor+0x114>
  403b3c:	fa48 f806 	asr.w	r8, r8, r6
  403b40:	ea08 0e01 	and.w	lr, r8, r1
  403b44:	ea5e 0202 	orrs.w	r2, lr, r2
  403b48:	d017      	beq.n	403b7a <floor+0x62>
  403b4a:	a335      	add	r3, pc, #212	; (adr r3, 403c20 <floor+0x108>)
  403b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b50:	f000 f8fe 	bl	403d50 <__adddf3>
  403b54:	2200      	movs	r2, #0
  403b56:	2300      	movs	r3, #0
  403b58:	f000 fd3c 	bl	4045d4 <__aeabi_dcmpgt>
  403b5c:	b120      	cbz	r0, 403b68 <floor+0x50>
  403b5e:	2d00      	cmp	r5, #0
  403b60:	db40      	blt.n	403be4 <floor+0xcc>
  403b62:	ea29 0508 	bic.w	r5, r9, r8
  403b66:	2700      	movs	r7, #0
  403b68:	4638      	mov	r0, r7
  403b6a:	4629      	mov	r1, r5
  403b6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b70:	2e33      	cmp	r6, #51	; 0x33
  403b72:	dd06      	ble.n	403b82 <floor+0x6a>
  403b74:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  403b78:	d02f      	beq.n	403bda <floor+0xc2>
  403b7a:	4620      	mov	r0, r4
  403b7c:	4619      	mov	r1, r3
  403b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b82:	f2a8 4213 	subw	r2, r8, #1043	; 0x413
  403b86:	f04f 3aff 	mov.w	sl, #4294967295
  403b8a:	fa2a fa02 	lsr.w	sl, sl, r2
  403b8e:	ea1a 0f00 	tst.w	sl, r0
  403b92:	d0f2      	beq.n	403b7a <floor+0x62>
  403b94:	a322      	add	r3, pc, #136	; (adr r3, 403c20 <floor+0x108>)
  403b96:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b9a:	f000 f8d9 	bl	403d50 <__adddf3>
  403b9e:	2200      	movs	r2, #0
  403ba0:	2300      	movs	r3, #0
  403ba2:	f000 fd17 	bl	4045d4 <__aeabi_dcmpgt>
  403ba6:	2800      	cmp	r0, #0
  403ba8:	d0de      	beq.n	403b68 <floor+0x50>
  403baa:	2d00      	cmp	r5, #0
  403bac:	db1f      	blt.n	403bee <floor+0xd6>
  403bae:	464d      	mov	r5, r9
  403bb0:	ea27 070a 	bic.w	r7, r7, sl
  403bb4:	4638      	mov	r0, r7
  403bb6:	4629      	mov	r1, r5
  403bb8:	e7d8      	b.n	403b6c <floor+0x54>
  403bba:	a319      	add	r3, pc, #100	; (adr r3, 403c20 <floor+0x108>)
  403bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
  403bc0:	f000 f8c6 	bl	403d50 <__adddf3>
  403bc4:	2200      	movs	r2, #0
  403bc6:	2300      	movs	r3, #0
  403bc8:	f000 fd04 	bl	4045d4 <__aeabi_dcmpgt>
  403bcc:	2800      	cmp	r0, #0
  403bce:	d0cb      	beq.n	403b68 <floor+0x50>
  403bd0:	2d00      	cmp	r5, #0
  403bd2:	db1a      	blt.n	403c0a <floor+0xf2>
  403bd4:	2700      	movs	r7, #0
  403bd6:	463d      	mov	r5, r7
  403bd8:	e7c6      	b.n	403b68 <floor+0x50>
  403bda:	4602      	mov	r2, r0
  403bdc:	460b      	mov	r3, r1
  403bde:	f000 f8b7 	bl	403d50 <__adddf3>
  403be2:	e7cc      	b.n	403b7e <floor+0x66>
  403be4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  403be8:	4133      	asrs	r3, r6
  403bea:	4499      	add	r9, r3
  403bec:	e7b9      	b.n	403b62 <floor+0x4a>
  403bee:	2e14      	cmp	r6, #20
  403bf0:	d008      	beq.n	403c04 <floor+0xec>
  403bf2:	f5c8 6886 	rsb	r8, r8, #1072	; 0x430
  403bf6:	f108 0803 	add.w	r8, r8, #3
  403bfa:	2301      	movs	r3, #1
  403bfc:	fa03 f308 	lsl.w	r3, r3, r8
  403c00:	191f      	adds	r7, r3, r4
  403c02:	d3d4      	bcc.n	403bae <floor+0x96>
  403c04:	f109 0901 	add.w	r9, r9, #1
  403c08:	e7d1      	b.n	403bae <floor+0x96>
  403c0a:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  403c0e:	4b06      	ldr	r3, [pc, #24]	; (403c28 <floor+0x110>)
  403c10:	4322      	orrs	r2, r4
  403c12:	bf18      	it	ne
  403c14:	461d      	movne	r5, r3
  403c16:	2700      	movs	r7, #0
  403c18:	e7a6      	b.n	403b68 <floor+0x50>
  403c1a:	bf00      	nop
  403c1c:	f3af 8000 	nop.w
  403c20:	8800759c 	.word	0x8800759c
  403c24:	7e37e43c 	.word	0x7e37e43c
  403c28:	bff00000 	.word	0xbff00000
  403c2c:	000fffff 	.word	0x000fffff

00403c30 <scalbn>:
  403c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403c32:	f3c1 560a 	ubfx	r6, r1, #20, #11
  403c36:	4604      	mov	r4, r0
  403c38:	460d      	mov	r5, r1
  403c3a:	460b      	mov	r3, r1
  403c3c:	4617      	mov	r7, r2
  403c3e:	bb16      	cbnz	r6, 403c86 <scalbn+0x56>
  403c40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403c44:	4303      	orrs	r3, r0
  403c46:	d032      	beq.n	403cae <scalbn+0x7e>
  403c48:	2200      	movs	r2, #0
  403c4a:	4b37      	ldr	r3, [pc, #220]	; (403d28 <scalbn+0xf8>)
  403c4c:	f000 fa32 	bl	4040b4 <__aeabi_dmul>
  403c50:	4a36      	ldr	r2, [pc, #216]	; (403d2c <scalbn+0xfc>)
  403c52:	4297      	cmp	r7, r2
  403c54:	4604      	mov	r4, r0
  403c56:	460d      	mov	r5, r1
  403c58:	460b      	mov	r3, r1
  403c5a:	db37      	blt.n	403ccc <scalbn+0x9c>
  403c5c:	f3c1 560a 	ubfx	r6, r1, #20, #11
  403c60:	3e36      	subs	r6, #54	; 0x36
  403c62:	443e      	add	r6, r7
  403c64:	f240 72fe 	movw	r2, #2046	; 0x7fe
  403c68:	4296      	cmp	r6, r2
  403c6a:	dd15      	ble.n	403c98 <scalbn+0x68>
  403c6c:	4622      	mov	r2, r4
  403c6e:	462b      	mov	r3, r5
  403c70:	a129      	add	r1, pc, #164	; (adr r1, 403d18 <scalbn+0xe8>)
  403c72:	e9d1 0100 	ldrd	r0, r1, [r1]
  403c76:	f000 f85d 	bl	403d34 <copysign>
  403c7a:	a327      	add	r3, pc, #156	; (adr r3, 403d18 <scalbn+0xe8>)
  403c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c80:	f000 fa18 	bl	4040b4 <__aeabi_dmul>
  403c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403c86:	f240 72ff 	movw	r2, #2047	; 0x7ff
  403c8a:	4296      	cmp	r6, r2
  403c8c:	d024      	beq.n	403cd8 <scalbn+0xa8>
  403c8e:	443e      	add	r6, r7
  403c90:	f240 72fe 	movw	r2, #2046	; 0x7fe
  403c94:	4296      	cmp	r6, r2
  403c96:	dce9      	bgt.n	403c6c <scalbn+0x3c>
  403c98:	2e00      	cmp	r6, #0
  403c9a:	dd09      	ble.n	403cb0 <scalbn+0x80>
  403c9c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  403ca0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  403ca4:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  403ca8:	4620      	mov	r0, r4
  403caa:	4629      	mov	r1, r5
  403cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403cb0:	f116 0f35 	cmn.w	r6, #53	; 0x35
  403cb4:	da15      	bge.n	403ce2 <scalbn+0xb2>
  403cb6:	f24c 3350 	movw	r3, #50000	; 0xc350
  403cba:	429f      	cmp	r7, r3
  403cbc:	4622      	mov	r2, r4
  403cbe:	462b      	mov	r3, r5
  403cc0:	dc1d      	bgt.n	403cfe <scalbn+0xce>
  403cc2:	a117      	add	r1, pc, #92	; (adr r1, 403d20 <scalbn+0xf0>)
  403cc4:	e9d1 0100 	ldrd	r0, r1, [r1]
  403cc8:	f000 f834 	bl	403d34 <copysign>
  403ccc:	a314      	add	r3, pc, #80	; (adr r3, 403d20 <scalbn+0xf0>)
  403cce:	e9d3 2300 	ldrd	r2, r3, [r3]
  403cd2:	f000 f9ef 	bl	4040b4 <__aeabi_dmul>
  403cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403cd8:	4602      	mov	r2, r0
  403cda:	460b      	mov	r3, r1
  403cdc:	f000 f838 	bl	403d50 <__adddf3>
  403ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ce2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  403ce6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  403cea:	3636      	adds	r6, #54	; 0x36
  403cec:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  403cf0:	4620      	mov	r0, r4
  403cf2:	4629      	mov	r1, r5
  403cf4:	2200      	movs	r2, #0
  403cf6:	4b0e      	ldr	r3, [pc, #56]	; (403d30 <scalbn+0x100>)
  403cf8:	f000 f9dc 	bl	4040b4 <__aeabi_dmul>
  403cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403cfe:	a106      	add	r1, pc, #24	; (adr r1, 403d18 <scalbn+0xe8>)
  403d00:	e9d1 0100 	ldrd	r0, r1, [r1]
  403d04:	f000 f816 	bl	403d34 <copysign>
  403d08:	a303      	add	r3, pc, #12	; (adr r3, 403d18 <scalbn+0xe8>)
  403d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d0e:	f000 f9d1 	bl	4040b4 <__aeabi_dmul>
  403d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d14:	f3af 8000 	nop.w
  403d18:	8800759c 	.word	0x8800759c
  403d1c:	7e37e43c 	.word	0x7e37e43c
  403d20:	c2f8f359 	.word	0xc2f8f359
  403d24:	01a56e1f 	.word	0x01a56e1f
  403d28:	43500000 	.word	0x43500000
  403d2c:	ffff3cb0 	.word	0xffff3cb0
  403d30:	3c900000 	.word	0x3c900000

00403d34 <copysign>:
  403d34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  403d38:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  403d3c:	ea43 0102 	orr.w	r1, r3, r2
  403d40:	4770      	bx	lr
  403d42:	bf00      	nop

00403d44 <__aeabi_drsub>:
  403d44:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403d48:	e002      	b.n	403d50 <__adddf3>
  403d4a:	bf00      	nop

00403d4c <__aeabi_dsub>:
  403d4c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403d50 <__adddf3>:
  403d50:	b530      	push	{r4, r5, lr}
  403d52:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403d56:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403d5a:	ea94 0f05 	teq	r4, r5
  403d5e:	bf08      	it	eq
  403d60:	ea90 0f02 	teqeq	r0, r2
  403d64:	bf1f      	itttt	ne
  403d66:	ea54 0c00 	orrsne.w	ip, r4, r0
  403d6a:	ea55 0c02 	orrsne.w	ip, r5, r2
  403d6e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403d72:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403d76:	f000 80e2 	beq.w	403f3e <__adddf3+0x1ee>
  403d7a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403d7e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403d82:	bfb8      	it	lt
  403d84:	426d      	neglt	r5, r5
  403d86:	dd0c      	ble.n	403da2 <__adddf3+0x52>
  403d88:	442c      	add	r4, r5
  403d8a:	ea80 0202 	eor.w	r2, r0, r2
  403d8e:	ea81 0303 	eor.w	r3, r1, r3
  403d92:	ea82 0000 	eor.w	r0, r2, r0
  403d96:	ea83 0101 	eor.w	r1, r3, r1
  403d9a:	ea80 0202 	eor.w	r2, r0, r2
  403d9e:	ea81 0303 	eor.w	r3, r1, r3
  403da2:	2d36      	cmp	r5, #54	; 0x36
  403da4:	bf88      	it	hi
  403da6:	bd30      	pophi	{r4, r5, pc}
  403da8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403dac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403db0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403db4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403db8:	d002      	beq.n	403dc0 <__adddf3+0x70>
  403dba:	4240      	negs	r0, r0
  403dbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403dc0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403dc4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403dc8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403dcc:	d002      	beq.n	403dd4 <__adddf3+0x84>
  403dce:	4252      	negs	r2, r2
  403dd0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403dd4:	ea94 0f05 	teq	r4, r5
  403dd8:	f000 80a7 	beq.w	403f2a <__adddf3+0x1da>
  403ddc:	f1a4 0401 	sub.w	r4, r4, #1
  403de0:	f1d5 0e20 	rsbs	lr, r5, #32
  403de4:	db0d      	blt.n	403e02 <__adddf3+0xb2>
  403de6:	fa02 fc0e 	lsl.w	ip, r2, lr
  403dea:	fa22 f205 	lsr.w	r2, r2, r5
  403dee:	1880      	adds	r0, r0, r2
  403df0:	f141 0100 	adc.w	r1, r1, #0
  403df4:	fa03 f20e 	lsl.w	r2, r3, lr
  403df8:	1880      	adds	r0, r0, r2
  403dfa:	fa43 f305 	asr.w	r3, r3, r5
  403dfe:	4159      	adcs	r1, r3
  403e00:	e00e      	b.n	403e20 <__adddf3+0xd0>
  403e02:	f1a5 0520 	sub.w	r5, r5, #32
  403e06:	f10e 0e20 	add.w	lr, lr, #32
  403e0a:	2a01      	cmp	r2, #1
  403e0c:	fa03 fc0e 	lsl.w	ip, r3, lr
  403e10:	bf28      	it	cs
  403e12:	f04c 0c02 	orrcs.w	ip, ip, #2
  403e16:	fa43 f305 	asr.w	r3, r3, r5
  403e1a:	18c0      	adds	r0, r0, r3
  403e1c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403e20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403e24:	d507      	bpl.n	403e36 <__adddf3+0xe6>
  403e26:	f04f 0e00 	mov.w	lr, #0
  403e2a:	f1dc 0c00 	rsbs	ip, ip, #0
  403e2e:	eb7e 0000 	sbcs.w	r0, lr, r0
  403e32:	eb6e 0101 	sbc.w	r1, lr, r1
  403e36:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  403e3a:	d31b      	bcc.n	403e74 <__adddf3+0x124>
  403e3c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403e40:	d30c      	bcc.n	403e5c <__adddf3+0x10c>
  403e42:	0849      	lsrs	r1, r1, #1
  403e44:	ea5f 0030 	movs.w	r0, r0, rrx
  403e48:	ea4f 0c3c 	mov.w	ip, ip, rrx
  403e4c:	f104 0401 	add.w	r4, r4, #1
  403e50:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403e54:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403e58:	f080 809a 	bcs.w	403f90 <__adddf3+0x240>
  403e5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403e60:	bf08      	it	eq
  403e62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403e66:	f150 0000 	adcs.w	r0, r0, #0
  403e6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403e6e:	ea41 0105 	orr.w	r1, r1, r5
  403e72:	bd30      	pop	{r4, r5, pc}
  403e74:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403e78:	4140      	adcs	r0, r0
  403e7a:	eb41 0101 	adc.w	r1, r1, r1
  403e7e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403e82:	f1a4 0401 	sub.w	r4, r4, #1
  403e86:	d1e9      	bne.n	403e5c <__adddf3+0x10c>
  403e88:	f091 0f00 	teq	r1, #0
  403e8c:	bf04      	itt	eq
  403e8e:	4601      	moveq	r1, r0
  403e90:	2000      	moveq	r0, #0
  403e92:	fab1 f381 	clz	r3, r1
  403e96:	bf08      	it	eq
  403e98:	3320      	addeq	r3, #32
  403e9a:	f1a3 030b 	sub.w	r3, r3, #11
  403e9e:	f1b3 0220 	subs.w	r2, r3, #32
  403ea2:	da0c      	bge.n	403ebe <__adddf3+0x16e>
  403ea4:	320c      	adds	r2, #12
  403ea6:	dd08      	ble.n	403eba <__adddf3+0x16a>
  403ea8:	f102 0c14 	add.w	ip, r2, #20
  403eac:	f1c2 020c 	rsb	r2, r2, #12
  403eb0:	fa01 f00c 	lsl.w	r0, r1, ip
  403eb4:	fa21 f102 	lsr.w	r1, r1, r2
  403eb8:	e00c      	b.n	403ed4 <__adddf3+0x184>
  403eba:	f102 0214 	add.w	r2, r2, #20
  403ebe:	bfd8      	it	le
  403ec0:	f1c2 0c20 	rsble	ip, r2, #32
  403ec4:	fa01 f102 	lsl.w	r1, r1, r2
  403ec8:	fa20 fc0c 	lsr.w	ip, r0, ip
  403ecc:	bfdc      	itt	le
  403ece:	ea41 010c 	orrle.w	r1, r1, ip
  403ed2:	4090      	lslle	r0, r2
  403ed4:	1ae4      	subs	r4, r4, r3
  403ed6:	bfa2      	ittt	ge
  403ed8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  403edc:	4329      	orrge	r1, r5
  403ede:	bd30      	popge	{r4, r5, pc}
  403ee0:	ea6f 0404 	mvn.w	r4, r4
  403ee4:	3c1f      	subs	r4, #31
  403ee6:	da1c      	bge.n	403f22 <__adddf3+0x1d2>
  403ee8:	340c      	adds	r4, #12
  403eea:	dc0e      	bgt.n	403f0a <__adddf3+0x1ba>
  403eec:	f104 0414 	add.w	r4, r4, #20
  403ef0:	f1c4 0220 	rsb	r2, r4, #32
  403ef4:	fa20 f004 	lsr.w	r0, r0, r4
  403ef8:	fa01 f302 	lsl.w	r3, r1, r2
  403efc:	ea40 0003 	orr.w	r0, r0, r3
  403f00:	fa21 f304 	lsr.w	r3, r1, r4
  403f04:	ea45 0103 	orr.w	r1, r5, r3
  403f08:	bd30      	pop	{r4, r5, pc}
  403f0a:	f1c4 040c 	rsb	r4, r4, #12
  403f0e:	f1c4 0220 	rsb	r2, r4, #32
  403f12:	fa20 f002 	lsr.w	r0, r0, r2
  403f16:	fa01 f304 	lsl.w	r3, r1, r4
  403f1a:	ea40 0003 	orr.w	r0, r0, r3
  403f1e:	4629      	mov	r1, r5
  403f20:	bd30      	pop	{r4, r5, pc}
  403f22:	fa21 f004 	lsr.w	r0, r1, r4
  403f26:	4629      	mov	r1, r5
  403f28:	bd30      	pop	{r4, r5, pc}
  403f2a:	f094 0f00 	teq	r4, #0
  403f2e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403f32:	bf06      	itte	eq
  403f34:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403f38:	3401      	addeq	r4, #1
  403f3a:	3d01      	subne	r5, #1
  403f3c:	e74e      	b.n	403ddc <__adddf3+0x8c>
  403f3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403f42:	bf18      	it	ne
  403f44:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403f48:	d029      	beq.n	403f9e <__adddf3+0x24e>
  403f4a:	ea94 0f05 	teq	r4, r5
  403f4e:	bf08      	it	eq
  403f50:	ea90 0f02 	teqeq	r0, r2
  403f54:	d005      	beq.n	403f62 <__adddf3+0x212>
  403f56:	ea54 0c00 	orrs.w	ip, r4, r0
  403f5a:	bf04      	itt	eq
  403f5c:	4619      	moveq	r1, r3
  403f5e:	4610      	moveq	r0, r2
  403f60:	bd30      	pop	{r4, r5, pc}
  403f62:	ea91 0f03 	teq	r1, r3
  403f66:	bf1e      	ittt	ne
  403f68:	2100      	movne	r1, #0
  403f6a:	2000      	movne	r0, #0
  403f6c:	bd30      	popne	{r4, r5, pc}
  403f6e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  403f72:	d105      	bne.n	403f80 <__adddf3+0x230>
  403f74:	0040      	lsls	r0, r0, #1
  403f76:	4149      	adcs	r1, r1
  403f78:	bf28      	it	cs
  403f7a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  403f7e:	bd30      	pop	{r4, r5, pc}
  403f80:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403f84:	bf3c      	itt	cc
  403f86:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  403f8a:	bd30      	popcc	{r4, r5, pc}
  403f8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403f90:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403f94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403f98:	f04f 0000 	mov.w	r0, #0
  403f9c:	bd30      	pop	{r4, r5, pc}
  403f9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403fa2:	bf1a      	itte	ne
  403fa4:	4619      	movne	r1, r3
  403fa6:	4610      	movne	r0, r2
  403fa8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  403fac:	bf1c      	itt	ne
  403fae:	460b      	movne	r3, r1
  403fb0:	4602      	movne	r2, r0
  403fb2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403fb6:	bf06      	itte	eq
  403fb8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403fbc:	ea91 0f03 	teqeq	r1, r3
  403fc0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403fc4:	bd30      	pop	{r4, r5, pc}
  403fc6:	bf00      	nop

00403fc8 <__aeabi_ui2d>:
  403fc8:	f090 0f00 	teq	r0, #0
  403fcc:	bf04      	itt	eq
  403fce:	2100      	moveq	r1, #0
  403fd0:	4770      	bxeq	lr
  403fd2:	b530      	push	{r4, r5, lr}
  403fd4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403fd8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403fdc:	f04f 0500 	mov.w	r5, #0
  403fe0:	f04f 0100 	mov.w	r1, #0
  403fe4:	e750      	b.n	403e88 <__adddf3+0x138>
  403fe6:	bf00      	nop

00403fe8 <__aeabi_i2d>:
  403fe8:	f090 0f00 	teq	r0, #0
  403fec:	bf04      	itt	eq
  403fee:	2100      	moveq	r1, #0
  403ff0:	4770      	bxeq	lr
  403ff2:	b530      	push	{r4, r5, lr}
  403ff4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403ff8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403ffc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  404000:	bf48      	it	mi
  404002:	4240      	negmi	r0, r0
  404004:	f04f 0100 	mov.w	r1, #0
  404008:	e73e      	b.n	403e88 <__adddf3+0x138>
  40400a:	bf00      	nop

0040400c <__aeabi_f2d>:
  40400c:	0042      	lsls	r2, r0, #1
  40400e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  404012:	ea4f 0131 	mov.w	r1, r1, rrx
  404016:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40401a:	bf1f      	itttt	ne
  40401c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  404020:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404024:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  404028:	4770      	bxne	lr
  40402a:	f092 0f00 	teq	r2, #0
  40402e:	bf14      	ite	ne
  404030:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404034:	4770      	bxeq	lr
  404036:	b530      	push	{r4, r5, lr}
  404038:	f44f 7460 	mov.w	r4, #896	; 0x380
  40403c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404040:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404044:	e720      	b.n	403e88 <__adddf3+0x138>
  404046:	bf00      	nop

00404048 <__aeabi_ul2d>:
  404048:	ea50 0201 	orrs.w	r2, r0, r1
  40404c:	bf08      	it	eq
  40404e:	4770      	bxeq	lr
  404050:	b530      	push	{r4, r5, lr}
  404052:	f04f 0500 	mov.w	r5, #0
  404056:	e00a      	b.n	40406e <__aeabi_l2d+0x16>

00404058 <__aeabi_l2d>:
  404058:	ea50 0201 	orrs.w	r2, r0, r1
  40405c:	bf08      	it	eq
  40405e:	4770      	bxeq	lr
  404060:	b530      	push	{r4, r5, lr}
  404062:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  404066:	d502      	bpl.n	40406e <__aeabi_l2d+0x16>
  404068:	4240      	negs	r0, r0
  40406a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40406e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404072:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404076:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40407a:	f43f aedc 	beq.w	403e36 <__adddf3+0xe6>
  40407e:	f04f 0203 	mov.w	r2, #3
  404082:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404086:	bf18      	it	ne
  404088:	3203      	addne	r2, #3
  40408a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40408e:	bf18      	it	ne
  404090:	3203      	addne	r2, #3
  404092:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  404096:	f1c2 0320 	rsb	r3, r2, #32
  40409a:	fa00 fc03 	lsl.w	ip, r0, r3
  40409e:	fa20 f002 	lsr.w	r0, r0, r2
  4040a2:	fa01 fe03 	lsl.w	lr, r1, r3
  4040a6:	ea40 000e 	orr.w	r0, r0, lr
  4040aa:	fa21 f102 	lsr.w	r1, r1, r2
  4040ae:	4414      	add	r4, r2
  4040b0:	e6c1      	b.n	403e36 <__adddf3+0xe6>
  4040b2:	bf00      	nop

004040b4 <__aeabi_dmul>:
  4040b4:	b570      	push	{r4, r5, r6, lr}
  4040b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4040ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4040be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4040c2:	bf1d      	ittte	ne
  4040c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4040c8:	ea94 0f0c 	teqne	r4, ip
  4040cc:	ea95 0f0c 	teqne	r5, ip
  4040d0:	f000 f8de 	bleq	404290 <__aeabi_dmul+0x1dc>
  4040d4:	442c      	add	r4, r5
  4040d6:	ea81 0603 	eor.w	r6, r1, r3
  4040da:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4040de:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4040e2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4040e6:	bf18      	it	ne
  4040e8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4040ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4040f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4040f4:	d038      	beq.n	404168 <__aeabi_dmul+0xb4>
  4040f6:	fba0 ce02 	umull	ip, lr, r0, r2
  4040fa:	f04f 0500 	mov.w	r5, #0
  4040fe:	fbe1 e502 	umlal	lr, r5, r1, r2
  404102:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404106:	fbe0 e503 	umlal	lr, r5, r0, r3
  40410a:	f04f 0600 	mov.w	r6, #0
  40410e:	fbe1 5603 	umlal	r5, r6, r1, r3
  404112:	f09c 0f00 	teq	ip, #0
  404116:	bf18      	it	ne
  404118:	f04e 0e01 	orrne.w	lr, lr, #1
  40411c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404120:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404124:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404128:	d204      	bcs.n	404134 <__aeabi_dmul+0x80>
  40412a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40412e:	416d      	adcs	r5, r5
  404130:	eb46 0606 	adc.w	r6, r6, r6
  404134:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404138:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40413c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404140:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404144:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404148:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40414c:	bf88      	it	hi
  40414e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404152:	d81e      	bhi.n	404192 <__aeabi_dmul+0xde>
  404154:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404158:	bf08      	it	eq
  40415a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40415e:	f150 0000 	adcs.w	r0, r0, #0
  404162:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404166:	bd70      	pop	{r4, r5, r6, pc}
  404168:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40416c:	ea46 0101 	orr.w	r1, r6, r1
  404170:	ea40 0002 	orr.w	r0, r0, r2
  404174:	ea81 0103 	eor.w	r1, r1, r3
  404178:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40417c:	bfc2      	ittt	gt
  40417e:	ebd4 050c 	rsbsgt	r5, r4, ip
  404182:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404186:	bd70      	popgt	{r4, r5, r6, pc}
  404188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40418c:	f04f 0e00 	mov.w	lr, #0
  404190:	3c01      	subs	r4, #1
  404192:	f300 80ab 	bgt.w	4042ec <__aeabi_dmul+0x238>
  404196:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40419a:	bfde      	ittt	le
  40419c:	2000      	movle	r0, #0
  40419e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4041a2:	bd70      	pople	{r4, r5, r6, pc}
  4041a4:	f1c4 0400 	rsb	r4, r4, #0
  4041a8:	3c20      	subs	r4, #32
  4041aa:	da35      	bge.n	404218 <__aeabi_dmul+0x164>
  4041ac:	340c      	adds	r4, #12
  4041ae:	dc1b      	bgt.n	4041e8 <__aeabi_dmul+0x134>
  4041b0:	f104 0414 	add.w	r4, r4, #20
  4041b4:	f1c4 0520 	rsb	r5, r4, #32
  4041b8:	fa00 f305 	lsl.w	r3, r0, r5
  4041bc:	fa20 f004 	lsr.w	r0, r0, r4
  4041c0:	fa01 f205 	lsl.w	r2, r1, r5
  4041c4:	ea40 0002 	orr.w	r0, r0, r2
  4041c8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4041cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4041d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4041d4:	fa21 f604 	lsr.w	r6, r1, r4
  4041d8:	eb42 0106 	adc.w	r1, r2, r6
  4041dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4041e0:	bf08      	it	eq
  4041e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4041e6:	bd70      	pop	{r4, r5, r6, pc}
  4041e8:	f1c4 040c 	rsb	r4, r4, #12
  4041ec:	f1c4 0520 	rsb	r5, r4, #32
  4041f0:	fa00 f304 	lsl.w	r3, r0, r4
  4041f4:	fa20 f005 	lsr.w	r0, r0, r5
  4041f8:	fa01 f204 	lsl.w	r2, r1, r4
  4041fc:	ea40 0002 	orr.w	r0, r0, r2
  404200:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404204:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404208:	f141 0100 	adc.w	r1, r1, #0
  40420c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404210:	bf08      	it	eq
  404212:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404216:	bd70      	pop	{r4, r5, r6, pc}
  404218:	f1c4 0520 	rsb	r5, r4, #32
  40421c:	fa00 f205 	lsl.w	r2, r0, r5
  404220:	ea4e 0e02 	orr.w	lr, lr, r2
  404224:	fa20 f304 	lsr.w	r3, r0, r4
  404228:	fa01 f205 	lsl.w	r2, r1, r5
  40422c:	ea43 0302 	orr.w	r3, r3, r2
  404230:	fa21 f004 	lsr.w	r0, r1, r4
  404234:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404238:	fa21 f204 	lsr.w	r2, r1, r4
  40423c:	ea20 0002 	bic.w	r0, r0, r2
  404240:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404244:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404248:	bf08      	it	eq
  40424a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40424e:	bd70      	pop	{r4, r5, r6, pc}
  404250:	f094 0f00 	teq	r4, #0
  404254:	d10f      	bne.n	404276 <__aeabi_dmul+0x1c2>
  404256:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40425a:	0040      	lsls	r0, r0, #1
  40425c:	eb41 0101 	adc.w	r1, r1, r1
  404260:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404264:	bf08      	it	eq
  404266:	3c01      	subeq	r4, #1
  404268:	d0f7      	beq.n	40425a <__aeabi_dmul+0x1a6>
  40426a:	ea41 0106 	orr.w	r1, r1, r6
  40426e:	f095 0f00 	teq	r5, #0
  404272:	bf18      	it	ne
  404274:	4770      	bxne	lr
  404276:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40427a:	0052      	lsls	r2, r2, #1
  40427c:	eb43 0303 	adc.w	r3, r3, r3
  404280:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  404284:	bf08      	it	eq
  404286:	3d01      	subeq	r5, #1
  404288:	d0f7      	beq.n	40427a <__aeabi_dmul+0x1c6>
  40428a:	ea43 0306 	orr.w	r3, r3, r6
  40428e:	4770      	bx	lr
  404290:	ea94 0f0c 	teq	r4, ip
  404294:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404298:	bf18      	it	ne
  40429a:	ea95 0f0c 	teqne	r5, ip
  40429e:	d00c      	beq.n	4042ba <__aeabi_dmul+0x206>
  4042a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4042a4:	bf18      	it	ne
  4042a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4042aa:	d1d1      	bne.n	404250 <__aeabi_dmul+0x19c>
  4042ac:	ea81 0103 	eor.w	r1, r1, r3
  4042b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4042b4:	f04f 0000 	mov.w	r0, #0
  4042b8:	bd70      	pop	{r4, r5, r6, pc}
  4042ba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4042be:	bf06      	itte	eq
  4042c0:	4610      	moveq	r0, r2
  4042c2:	4619      	moveq	r1, r3
  4042c4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4042c8:	d019      	beq.n	4042fe <__aeabi_dmul+0x24a>
  4042ca:	ea94 0f0c 	teq	r4, ip
  4042ce:	d102      	bne.n	4042d6 <__aeabi_dmul+0x222>
  4042d0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4042d4:	d113      	bne.n	4042fe <__aeabi_dmul+0x24a>
  4042d6:	ea95 0f0c 	teq	r5, ip
  4042da:	d105      	bne.n	4042e8 <__aeabi_dmul+0x234>
  4042dc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4042e0:	bf1c      	itt	ne
  4042e2:	4610      	movne	r0, r2
  4042e4:	4619      	movne	r1, r3
  4042e6:	d10a      	bne.n	4042fe <__aeabi_dmul+0x24a>
  4042e8:	ea81 0103 	eor.w	r1, r1, r3
  4042ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4042f0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4042f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4042f8:	f04f 0000 	mov.w	r0, #0
  4042fc:	bd70      	pop	{r4, r5, r6, pc}
  4042fe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404302:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404306:	bd70      	pop	{r4, r5, r6, pc}

00404308 <__aeabi_ddiv>:
  404308:	b570      	push	{r4, r5, r6, lr}
  40430a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40430e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404312:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404316:	bf1d      	ittte	ne
  404318:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40431c:	ea94 0f0c 	teqne	r4, ip
  404320:	ea95 0f0c 	teqne	r5, ip
  404324:	f000 f8a7 	bleq	404476 <__aeabi_ddiv+0x16e>
  404328:	eba4 0405 	sub.w	r4, r4, r5
  40432c:	ea81 0e03 	eor.w	lr, r1, r3
  404330:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404334:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404338:	f000 8088 	beq.w	40444c <__aeabi_ddiv+0x144>
  40433c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404340:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404344:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404348:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40434c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404350:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404354:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404358:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40435c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404360:	429d      	cmp	r5, r3
  404362:	bf08      	it	eq
  404364:	4296      	cmpeq	r6, r2
  404366:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40436a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40436e:	d202      	bcs.n	404376 <__aeabi_ddiv+0x6e>
  404370:	085b      	lsrs	r3, r3, #1
  404372:	ea4f 0232 	mov.w	r2, r2, rrx
  404376:	1ab6      	subs	r6, r6, r2
  404378:	eb65 0503 	sbc.w	r5, r5, r3
  40437c:	085b      	lsrs	r3, r3, #1
  40437e:	ea4f 0232 	mov.w	r2, r2, rrx
  404382:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  404386:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40438a:	ebb6 0e02 	subs.w	lr, r6, r2
  40438e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404392:	bf22      	ittt	cs
  404394:	1ab6      	subcs	r6, r6, r2
  404396:	4675      	movcs	r5, lr
  404398:	ea40 000c 	orrcs.w	r0, r0, ip
  40439c:	085b      	lsrs	r3, r3, #1
  40439e:	ea4f 0232 	mov.w	r2, r2, rrx
  4043a2:	ebb6 0e02 	subs.w	lr, r6, r2
  4043a6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4043aa:	bf22      	ittt	cs
  4043ac:	1ab6      	subcs	r6, r6, r2
  4043ae:	4675      	movcs	r5, lr
  4043b0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4043b4:	085b      	lsrs	r3, r3, #1
  4043b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4043ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4043be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4043c2:	bf22      	ittt	cs
  4043c4:	1ab6      	subcs	r6, r6, r2
  4043c6:	4675      	movcs	r5, lr
  4043c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4043cc:	085b      	lsrs	r3, r3, #1
  4043ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4043d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4043d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4043da:	bf22      	ittt	cs
  4043dc:	1ab6      	subcs	r6, r6, r2
  4043de:	4675      	movcs	r5, lr
  4043e0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4043e4:	ea55 0e06 	orrs.w	lr, r5, r6
  4043e8:	d018      	beq.n	40441c <__aeabi_ddiv+0x114>
  4043ea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4043ee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4043f2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4043f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4043fa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4043fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  404402:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404406:	d1c0      	bne.n	40438a <__aeabi_ddiv+0x82>
  404408:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40440c:	d10b      	bne.n	404426 <__aeabi_ddiv+0x11e>
  40440e:	ea41 0100 	orr.w	r1, r1, r0
  404412:	f04f 0000 	mov.w	r0, #0
  404416:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40441a:	e7b6      	b.n	40438a <__aeabi_ddiv+0x82>
  40441c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404420:	bf04      	itt	eq
  404422:	4301      	orreq	r1, r0
  404424:	2000      	moveq	r0, #0
  404426:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40442a:	bf88      	it	hi
  40442c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404430:	f63f aeaf 	bhi.w	404192 <__aeabi_dmul+0xde>
  404434:	ebb5 0c03 	subs.w	ip, r5, r3
  404438:	bf04      	itt	eq
  40443a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40443e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404442:	f150 0000 	adcs.w	r0, r0, #0
  404446:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40444a:	bd70      	pop	{r4, r5, r6, pc}
  40444c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  404450:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  404454:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  404458:	bfc2      	ittt	gt
  40445a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40445e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404462:	bd70      	popgt	{r4, r5, r6, pc}
  404464:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404468:	f04f 0e00 	mov.w	lr, #0
  40446c:	3c01      	subs	r4, #1
  40446e:	e690      	b.n	404192 <__aeabi_dmul+0xde>
  404470:	ea45 0e06 	orr.w	lr, r5, r6
  404474:	e68d      	b.n	404192 <__aeabi_dmul+0xde>
  404476:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40447a:	ea94 0f0c 	teq	r4, ip
  40447e:	bf08      	it	eq
  404480:	ea95 0f0c 	teqeq	r5, ip
  404484:	f43f af3b 	beq.w	4042fe <__aeabi_dmul+0x24a>
  404488:	ea94 0f0c 	teq	r4, ip
  40448c:	d10a      	bne.n	4044a4 <__aeabi_ddiv+0x19c>
  40448e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404492:	f47f af34 	bne.w	4042fe <__aeabi_dmul+0x24a>
  404496:	ea95 0f0c 	teq	r5, ip
  40449a:	f47f af25 	bne.w	4042e8 <__aeabi_dmul+0x234>
  40449e:	4610      	mov	r0, r2
  4044a0:	4619      	mov	r1, r3
  4044a2:	e72c      	b.n	4042fe <__aeabi_dmul+0x24a>
  4044a4:	ea95 0f0c 	teq	r5, ip
  4044a8:	d106      	bne.n	4044b8 <__aeabi_ddiv+0x1b0>
  4044aa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4044ae:	f43f aefd 	beq.w	4042ac <__aeabi_dmul+0x1f8>
  4044b2:	4610      	mov	r0, r2
  4044b4:	4619      	mov	r1, r3
  4044b6:	e722      	b.n	4042fe <__aeabi_dmul+0x24a>
  4044b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4044bc:	bf18      	it	ne
  4044be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4044c2:	f47f aec5 	bne.w	404250 <__aeabi_dmul+0x19c>
  4044c6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4044ca:	f47f af0d 	bne.w	4042e8 <__aeabi_dmul+0x234>
  4044ce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4044d2:	f47f aeeb 	bne.w	4042ac <__aeabi_dmul+0x1f8>
  4044d6:	e712      	b.n	4042fe <__aeabi_dmul+0x24a>

004044d8 <__gedf2>:
  4044d8:	f04f 3cff 	mov.w	ip, #4294967295
  4044dc:	e006      	b.n	4044ec <__cmpdf2+0x4>
  4044de:	bf00      	nop

004044e0 <__ledf2>:
  4044e0:	f04f 0c01 	mov.w	ip, #1
  4044e4:	e002      	b.n	4044ec <__cmpdf2+0x4>
  4044e6:	bf00      	nop

004044e8 <__cmpdf2>:
  4044e8:	f04f 0c01 	mov.w	ip, #1
  4044ec:	f84d cd04 	str.w	ip, [sp, #-4]!
  4044f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4044f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4044f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4044fc:	bf18      	it	ne
  4044fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  404502:	d01b      	beq.n	40453c <__cmpdf2+0x54>
  404504:	b001      	add	sp, #4
  404506:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40450a:	bf0c      	ite	eq
  40450c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  404510:	ea91 0f03 	teqne	r1, r3
  404514:	bf02      	ittt	eq
  404516:	ea90 0f02 	teqeq	r0, r2
  40451a:	2000      	moveq	r0, #0
  40451c:	4770      	bxeq	lr
  40451e:	f110 0f00 	cmn.w	r0, #0
  404522:	ea91 0f03 	teq	r1, r3
  404526:	bf58      	it	pl
  404528:	4299      	cmppl	r1, r3
  40452a:	bf08      	it	eq
  40452c:	4290      	cmpeq	r0, r2
  40452e:	bf2c      	ite	cs
  404530:	17d8      	asrcs	r0, r3, #31
  404532:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  404536:	f040 0001 	orr.w	r0, r0, #1
  40453a:	4770      	bx	lr
  40453c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404544:	d102      	bne.n	40454c <__cmpdf2+0x64>
  404546:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40454a:	d107      	bne.n	40455c <__cmpdf2+0x74>
  40454c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404550:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404554:	d1d6      	bne.n	404504 <__cmpdf2+0x1c>
  404556:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40455a:	d0d3      	beq.n	404504 <__cmpdf2+0x1c>
  40455c:	f85d 0b04 	ldr.w	r0, [sp], #4
  404560:	4770      	bx	lr
  404562:	bf00      	nop

00404564 <__aeabi_cdrcmple>:
  404564:	4684      	mov	ip, r0
  404566:	4610      	mov	r0, r2
  404568:	4662      	mov	r2, ip
  40456a:	468c      	mov	ip, r1
  40456c:	4619      	mov	r1, r3
  40456e:	4663      	mov	r3, ip
  404570:	e000      	b.n	404574 <__aeabi_cdcmpeq>
  404572:	bf00      	nop

00404574 <__aeabi_cdcmpeq>:
  404574:	b501      	push	{r0, lr}
  404576:	f7ff ffb7 	bl	4044e8 <__cmpdf2>
  40457a:	2800      	cmp	r0, #0
  40457c:	bf48      	it	mi
  40457e:	f110 0f00 	cmnmi.w	r0, #0
  404582:	bd01      	pop	{r0, pc}

00404584 <__aeabi_dcmpeq>:
  404584:	f84d ed08 	str.w	lr, [sp, #-8]!
  404588:	f7ff fff4 	bl	404574 <__aeabi_cdcmpeq>
  40458c:	bf0c      	ite	eq
  40458e:	2001      	moveq	r0, #1
  404590:	2000      	movne	r0, #0
  404592:	f85d fb08 	ldr.w	pc, [sp], #8
  404596:	bf00      	nop

00404598 <__aeabi_dcmplt>:
  404598:	f84d ed08 	str.w	lr, [sp, #-8]!
  40459c:	f7ff ffea 	bl	404574 <__aeabi_cdcmpeq>
  4045a0:	bf34      	ite	cc
  4045a2:	2001      	movcc	r0, #1
  4045a4:	2000      	movcs	r0, #0
  4045a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4045aa:	bf00      	nop

004045ac <__aeabi_dcmple>:
  4045ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4045b0:	f7ff ffe0 	bl	404574 <__aeabi_cdcmpeq>
  4045b4:	bf94      	ite	ls
  4045b6:	2001      	movls	r0, #1
  4045b8:	2000      	movhi	r0, #0
  4045ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4045be:	bf00      	nop

004045c0 <__aeabi_dcmpge>:
  4045c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4045c4:	f7ff ffce 	bl	404564 <__aeabi_cdrcmple>
  4045c8:	bf94      	ite	ls
  4045ca:	2001      	movls	r0, #1
  4045cc:	2000      	movhi	r0, #0
  4045ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4045d2:	bf00      	nop

004045d4 <__aeabi_dcmpgt>:
  4045d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4045d8:	f7ff ffc4 	bl	404564 <__aeabi_cdrcmple>
  4045dc:	bf34      	ite	cc
  4045de:	2001      	movcc	r0, #1
  4045e0:	2000      	movcs	r0, #0
  4045e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4045e6:	bf00      	nop

004045e8 <__aeabi_d2iz>:
  4045e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4045ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4045f0:	d215      	bcs.n	40461e <__aeabi_d2iz+0x36>
  4045f2:	d511      	bpl.n	404618 <__aeabi_d2iz+0x30>
  4045f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4045f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4045fc:	d912      	bls.n	404624 <__aeabi_d2iz+0x3c>
  4045fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404602:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  404606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40460a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40460e:	fa23 f002 	lsr.w	r0, r3, r2
  404612:	bf18      	it	ne
  404614:	4240      	negne	r0, r0
  404616:	4770      	bx	lr
  404618:	f04f 0000 	mov.w	r0, #0
  40461c:	4770      	bx	lr
  40461e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  404622:	d105      	bne.n	404630 <__aeabi_d2iz+0x48>
  404624:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  404628:	bf08      	it	eq
  40462a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40462e:	4770      	bx	lr
  404630:	f04f 0000 	mov.w	r0, #0
  404634:	4770      	bx	lr
  404636:	bf00      	nop

00404638 <__aeabi_d2uiz>:
  404638:	004a      	lsls	r2, r1, #1
  40463a:	d211      	bcs.n	404660 <__aeabi_d2uiz+0x28>
  40463c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  404640:	d211      	bcs.n	404666 <__aeabi_d2uiz+0x2e>
  404642:	d50d      	bpl.n	404660 <__aeabi_d2uiz+0x28>
  404644:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  404648:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40464c:	d40e      	bmi.n	40466c <__aeabi_d2uiz+0x34>
  40464e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404652:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  404656:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40465a:	fa23 f002 	lsr.w	r0, r3, r2
  40465e:	4770      	bx	lr
  404660:	f04f 0000 	mov.w	r0, #0
  404664:	4770      	bx	lr
  404666:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40466a:	d102      	bne.n	404672 <__aeabi_d2uiz+0x3a>
  40466c:	f04f 30ff 	mov.w	r0, #4294967295
  404670:	4770      	bx	lr
  404672:	f04f 0000 	mov.w	r0, #0
  404676:	4770      	bx	lr

00404678 <__aeabi_frsub>:
  404678:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  40467c:	e002      	b.n	404684 <__addsf3>
  40467e:	bf00      	nop

00404680 <__aeabi_fsub>:
  404680:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00404684 <__addsf3>:
  404684:	0042      	lsls	r2, r0, #1
  404686:	bf1f      	itttt	ne
  404688:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  40468c:	ea92 0f03 	teqne	r2, r3
  404690:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  404694:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  404698:	d06a      	beq.n	404770 <__addsf3+0xec>
  40469a:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40469e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4046a2:	bfc1      	itttt	gt
  4046a4:	18d2      	addgt	r2, r2, r3
  4046a6:	4041      	eorgt	r1, r0
  4046a8:	4048      	eorgt	r0, r1
  4046aa:	4041      	eorgt	r1, r0
  4046ac:	bfb8      	it	lt
  4046ae:	425b      	neglt	r3, r3
  4046b0:	2b19      	cmp	r3, #25
  4046b2:	bf88      	it	hi
  4046b4:	4770      	bxhi	lr
  4046b6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4046ba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4046be:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4046c2:	bf18      	it	ne
  4046c4:	4240      	negne	r0, r0
  4046c6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4046ca:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4046ce:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4046d2:	bf18      	it	ne
  4046d4:	4249      	negne	r1, r1
  4046d6:	ea92 0f03 	teq	r2, r3
  4046da:	d03f      	beq.n	40475c <__addsf3+0xd8>
  4046dc:	f1a2 0201 	sub.w	r2, r2, #1
  4046e0:	fa41 fc03 	asr.w	ip, r1, r3
  4046e4:	eb10 000c 	adds.w	r0, r0, ip
  4046e8:	f1c3 0320 	rsb	r3, r3, #32
  4046ec:	fa01 f103 	lsl.w	r1, r1, r3
  4046f0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4046f4:	d502      	bpl.n	4046fc <__addsf3+0x78>
  4046f6:	4249      	negs	r1, r1
  4046f8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4046fc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  404700:	d313      	bcc.n	40472a <__addsf3+0xa6>
  404702:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  404706:	d306      	bcc.n	404716 <__addsf3+0x92>
  404708:	0840      	lsrs	r0, r0, #1
  40470a:	ea4f 0131 	mov.w	r1, r1, rrx
  40470e:	f102 0201 	add.w	r2, r2, #1
  404712:	2afe      	cmp	r2, #254	; 0xfe
  404714:	d251      	bcs.n	4047ba <__addsf3+0x136>
  404716:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40471a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40471e:	bf08      	it	eq
  404720:	f020 0001 	biceq.w	r0, r0, #1
  404724:	ea40 0003 	orr.w	r0, r0, r3
  404728:	4770      	bx	lr
  40472a:	0049      	lsls	r1, r1, #1
  40472c:	eb40 0000 	adc.w	r0, r0, r0
  404730:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  404734:	f1a2 0201 	sub.w	r2, r2, #1
  404738:	d1ed      	bne.n	404716 <__addsf3+0x92>
  40473a:	fab0 fc80 	clz	ip, r0
  40473e:	f1ac 0c08 	sub.w	ip, ip, #8
  404742:	ebb2 020c 	subs.w	r2, r2, ip
  404746:	fa00 f00c 	lsl.w	r0, r0, ip
  40474a:	bfaa      	itet	ge
  40474c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  404750:	4252      	neglt	r2, r2
  404752:	4318      	orrge	r0, r3
  404754:	bfbc      	itt	lt
  404756:	40d0      	lsrlt	r0, r2
  404758:	4318      	orrlt	r0, r3
  40475a:	4770      	bx	lr
  40475c:	f092 0f00 	teq	r2, #0
  404760:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  404764:	bf06      	itte	eq
  404766:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40476a:	3201      	addeq	r2, #1
  40476c:	3b01      	subne	r3, #1
  40476e:	e7b5      	b.n	4046dc <__addsf3+0x58>
  404770:	ea4f 0341 	mov.w	r3, r1, lsl #1
  404774:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  404778:	bf18      	it	ne
  40477a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40477e:	d021      	beq.n	4047c4 <__addsf3+0x140>
  404780:	ea92 0f03 	teq	r2, r3
  404784:	d004      	beq.n	404790 <__addsf3+0x10c>
  404786:	f092 0f00 	teq	r2, #0
  40478a:	bf08      	it	eq
  40478c:	4608      	moveq	r0, r1
  40478e:	4770      	bx	lr
  404790:	ea90 0f01 	teq	r0, r1
  404794:	bf1c      	itt	ne
  404796:	2000      	movne	r0, #0
  404798:	4770      	bxne	lr
  40479a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40479e:	d104      	bne.n	4047aa <__addsf3+0x126>
  4047a0:	0040      	lsls	r0, r0, #1
  4047a2:	bf28      	it	cs
  4047a4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4047a8:	4770      	bx	lr
  4047aa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  4047ae:	bf3c      	itt	cc
  4047b0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4047b4:	4770      	bxcc	lr
  4047b6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4047ba:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4047be:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4047c2:	4770      	bx	lr
  4047c4:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4047c8:	bf16      	itet	ne
  4047ca:	4608      	movne	r0, r1
  4047cc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4047d0:	4601      	movne	r1, r0
  4047d2:	0242      	lsls	r2, r0, #9
  4047d4:	bf06      	itte	eq
  4047d6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4047da:	ea90 0f01 	teqeq	r0, r1
  4047de:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4047e2:	4770      	bx	lr

004047e4 <__aeabi_ui2f>:
  4047e4:	f04f 0300 	mov.w	r3, #0
  4047e8:	e004      	b.n	4047f4 <__aeabi_i2f+0x8>
  4047ea:	bf00      	nop

004047ec <__aeabi_i2f>:
  4047ec:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4047f0:	bf48      	it	mi
  4047f2:	4240      	negmi	r0, r0
  4047f4:	ea5f 0c00 	movs.w	ip, r0
  4047f8:	bf08      	it	eq
  4047fa:	4770      	bxeq	lr
  4047fc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  404800:	4601      	mov	r1, r0
  404802:	f04f 0000 	mov.w	r0, #0
  404806:	e01c      	b.n	404842 <__aeabi_l2f+0x2a>

00404808 <__aeabi_ul2f>:
  404808:	ea50 0201 	orrs.w	r2, r0, r1
  40480c:	bf08      	it	eq
  40480e:	4770      	bxeq	lr
  404810:	f04f 0300 	mov.w	r3, #0
  404814:	e00a      	b.n	40482c <__aeabi_l2f+0x14>
  404816:	bf00      	nop

00404818 <__aeabi_l2f>:
  404818:	ea50 0201 	orrs.w	r2, r0, r1
  40481c:	bf08      	it	eq
  40481e:	4770      	bxeq	lr
  404820:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  404824:	d502      	bpl.n	40482c <__aeabi_l2f+0x14>
  404826:	4240      	negs	r0, r0
  404828:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40482c:	ea5f 0c01 	movs.w	ip, r1
  404830:	bf02      	ittt	eq
  404832:	4684      	moveq	ip, r0
  404834:	4601      	moveq	r1, r0
  404836:	2000      	moveq	r0, #0
  404838:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  40483c:	bf08      	it	eq
  40483e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  404842:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  404846:	fabc f28c 	clz	r2, ip
  40484a:	3a08      	subs	r2, #8
  40484c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  404850:	db10      	blt.n	404874 <__aeabi_l2f+0x5c>
  404852:	fa01 fc02 	lsl.w	ip, r1, r2
  404856:	4463      	add	r3, ip
  404858:	fa00 fc02 	lsl.w	ip, r0, r2
  40485c:	f1c2 0220 	rsb	r2, r2, #32
  404860:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404864:	fa20 f202 	lsr.w	r2, r0, r2
  404868:	eb43 0002 	adc.w	r0, r3, r2
  40486c:	bf08      	it	eq
  40486e:	f020 0001 	biceq.w	r0, r0, #1
  404872:	4770      	bx	lr
  404874:	f102 0220 	add.w	r2, r2, #32
  404878:	fa01 fc02 	lsl.w	ip, r1, r2
  40487c:	f1c2 0220 	rsb	r2, r2, #32
  404880:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  404884:	fa21 f202 	lsr.w	r2, r1, r2
  404888:	eb43 0002 	adc.w	r0, r3, r2
  40488c:	bf08      	it	eq
  40488e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  404892:	4770      	bx	lr

00404894 <__aeabi_fmul>:
  404894:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404898:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40489c:	bf1e      	ittt	ne
  40489e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4048a2:	ea92 0f0c 	teqne	r2, ip
  4048a6:	ea93 0f0c 	teqne	r3, ip
  4048aa:	d06f      	beq.n	40498c <__aeabi_fmul+0xf8>
  4048ac:	441a      	add	r2, r3
  4048ae:	ea80 0c01 	eor.w	ip, r0, r1
  4048b2:	0240      	lsls	r0, r0, #9
  4048b4:	bf18      	it	ne
  4048b6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4048ba:	d01e      	beq.n	4048fa <__aeabi_fmul+0x66>
  4048bc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4048c0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4048c4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4048c8:	fba0 3101 	umull	r3, r1, r0, r1
  4048cc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4048d0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4048d4:	bf3e      	ittt	cc
  4048d6:	0049      	lslcc	r1, r1, #1
  4048d8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4048dc:	005b      	lslcc	r3, r3, #1
  4048de:	ea40 0001 	orr.w	r0, r0, r1
  4048e2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  4048e6:	2afd      	cmp	r2, #253	; 0xfd
  4048e8:	d81d      	bhi.n	404926 <__aeabi_fmul+0x92>
  4048ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  4048ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4048f2:	bf08      	it	eq
  4048f4:	f020 0001 	biceq.w	r0, r0, #1
  4048f8:	4770      	bx	lr
  4048fa:	f090 0f00 	teq	r0, #0
  4048fe:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  404902:	bf08      	it	eq
  404904:	0249      	lsleq	r1, r1, #9
  404906:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40490a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40490e:	3a7f      	subs	r2, #127	; 0x7f
  404910:	bfc2      	ittt	gt
  404912:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  404916:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40491a:	4770      	bxgt	lr
  40491c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404920:	f04f 0300 	mov.w	r3, #0
  404924:	3a01      	subs	r2, #1
  404926:	dc5d      	bgt.n	4049e4 <__aeabi_fmul+0x150>
  404928:	f112 0f19 	cmn.w	r2, #25
  40492c:	bfdc      	itt	le
  40492e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  404932:	4770      	bxle	lr
  404934:	f1c2 0200 	rsb	r2, r2, #0
  404938:	0041      	lsls	r1, r0, #1
  40493a:	fa21 f102 	lsr.w	r1, r1, r2
  40493e:	f1c2 0220 	rsb	r2, r2, #32
  404942:	fa00 fc02 	lsl.w	ip, r0, r2
  404946:	ea5f 0031 	movs.w	r0, r1, rrx
  40494a:	f140 0000 	adc.w	r0, r0, #0
  40494e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  404952:	bf08      	it	eq
  404954:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  404958:	4770      	bx	lr
  40495a:	f092 0f00 	teq	r2, #0
  40495e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  404962:	bf02      	ittt	eq
  404964:	0040      	lsleq	r0, r0, #1
  404966:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40496a:	3a01      	subeq	r2, #1
  40496c:	d0f9      	beq.n	404962 <__aeabi_fmul+0xce>
  40496e:	ea40 000c 	orr.w	r0, r0, ip
  404972:	f093 0f00 	teq	r3, #0
  404976:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40497a:	bf02      	ittt	eq
  40497c:	0049      	lsleq	r1, r1, #1
  40497e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  404982:	3b01      	subeq	r3, #1
  404984:	d0f9      	beq.n	40497a <__aeabi_fmul+0xe6>
  404986:	ea41 010c 	orr.w	r1, r1, ip
  40498a:	e78f      	b.n	4048ac <__aeabi_fmul+0x18>
  40498c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  404990:	ea92 0f0c 	teq	r2, ip
  404994:	bf18      	it	ne
  404996:	ea93 0f0c 	teqne	r3, ip
  40499a:	d00a      	beq.n	4049b2 <__aeabi_fmul+0x11e>
  40499c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4049a0:	bf18      	it	ne
  4049a2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4049a6:	d1d8      	bne.n	40495a <__aeabi_fmul+0xc6>
  4049a8:	ea80 0001 	eor.w	r0, r0, r1
  4049ac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4049b0:	4770      	bx	lr
  4049b2:	f090 0f00 	teq	r0, #0
  4049b6:	bf17      	itett	ne
  4049b8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  4049bc:	4608      	moveq	r0, r1
  4049be:	f091 0f00 	teqne	r1, #0
  4049c2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  4049c6:	d014      	beq.n	4049f2 <__aeabi_fmul+0x15e>
  4049c8:	ea92 0f0c 	teq	r2, ip
  4049cc:	d101      	bne.n	4049d2 <__aeabi_fmul+0x13e>
  4049ce:	0242      	lsls	r2, r0, #9
  4049d0:	d10f      	bne.n	4049f2 <__aeabi_fmul+0x15e>
  4049d2:	ea93 0f0c 	teq	r3, ip
  4049d6:	d103      	bne.n	4049e0 <__aeabi_fmul+0x14c>
  4049d8:	024b      	lsls	r3, r1, #9
  4049da:	bf18      	it	ne
  4049dc:	4608      	movne	r0, r1
  4049de:	d108      	bne.n	4049f2 <__aeabi_fmul+0x15e>
  4049e0:	ea80 0001 	eor.w	r0, r0, r1
  4049e4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4049e8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4049ec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4049f0:	4770      	bx	lr
  4049f2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4049f6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  4049fa:	4770      	bx	lr

004049fc <__aeabi_fdiv>:
  4049fc:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404a00:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  404a04:	bf1e      	ittt	ne
  404a06:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  404a0a:	ea92 0f0c 	teqne	r2, ip
  404a0e:	ea93 0f0c 	teqne	r3, ip
  404a12:	d069      	beq.n	404ae8 <__aeabi_fdiv+0xec>
  404a14:	eba2 0203 	sub.w	r2, r2, r3
  404a18:	ea80 0c01 	eor.w	ip, r0, r1
  404a1c:	0249      	lsls	r1, r1, #9
  404a1e:	ea4f 2040 	mov.w	r0, r0, lsl #9
  404a22:	d037      	beq.n	404a94 <__aeabi_fdiv+0x98>
  404a24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  404a28:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  404a2c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  404a30:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  404a34:	428b      	cmp	r3, r1
  404a36:	bf38      	it	cc
  404a38:	005b      	lslcc	r3, r3, #1
  404a3a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  404a3e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  404a42:	428b      	cmp	r3, r1
  404a44:	bf24      	itt	cs
  404a46:	1a5b      	subcs	r3, r3, r1
  404a48:	ea40 000c 	orrcs.w	r0, r0, ip
  404a4c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  404a50:	bf24      	itt	cs
  404a52:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  404a56:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404a5a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  404a5e:	bf24      	itt	cs
  404a60:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  404a64:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404a68:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  404a6c:	bf24      	itt	cs
  404a6e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  404a72:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404a76:	011b      	lsls	r3, r3, #4
  404a78:	bf18      	it	ne
  404a7a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  404a7e:	d1e0      	bne.n	404a42 <__aeabi_fdiv+0x46>
  404a80:	2afd      	cmp	r2, #253	; 0xfd
  404a82:	f63f af50 	bhi.w	404926 <__aeabi_fmul+0x92>
  404a86:	428b      	cmp	r3, r1
  404a88:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  404a8c:	bf08      	it	eq
  404a8e:	f020 0001 	biceq.w	r0, r0, #1
  404a92:	4770      	bx	lr
  404a94:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  404a98:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  404a9c:	327f      	adds	r2, #127	; 0x7f
  404a9e:	bfc2      	ittt	gt
  404aa0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  404aa4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  404aa8:	4770      	bxgt	lr
  404aaa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404aae:	f04f 0300 	mov.w	r3, #0
  404ab2:	3a01      	subs	r2, #1
  404ab4:	e737      	b.n	404926 <__aeabi_fmul+0x92>
  404ab6:	f092 0f00 	teq	r2, #0
  404aba:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  404abe:	bf02      	ittt	eq
  404ac0:	0040      	lsleq	r0, r0, #1
  404ac2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  404ac6:	3a01      	subeq	r2, #1
  404ac8:	d0f9      	beq.n	404abe <__aeabi_fdiv+0xc2>
  404aca:	ea40 000c 	orr.w	r0, r0, ip
  404ace:	f093 0f00 	teq	r3, #0
  404ad2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404ad6:	bf02      	ittt	eq
  404ad8:	0049      	lsleq	r1, r1, #1
  404ada:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  404ade:	3b01      	subeq	r3, #1
  404ae0:	d0f9      	beq.n	404ad6 <__aeabi_fdiv+0xda>
  404ae2:	ea41 010c 	orr.w	r1, r1, ip
  404ae6:	e795      	b.n	404a14 <__aeabi_fdiv+0x18>
  404ae8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  404aec:	ea92 0f0c 	teq	r2, ip
  404af0:	d108      	bne.n	404b04 <__aeabi_fdiv+0x108>
  404af2:	0242      	lsls	r2, r0, #9
  404af4:	f47f af7d 	bne.w	4049f2 <__aeabi_fmul+0x15e>
  404af8:	ea93 0f0c 	teq	r3, ip
  404afc:	f47f af70 	bne.w	4049e0 <__aeabi_fmul+0x14c>
  404b00:	4608      	mov	r0, r1
  404b02:	e776      	b.n	4049f2 <__aeabi_fmul+0x15e>
  404b04:	ea93 0f0c 	teq	r3, ip
  404b08:	d104      	bne.n	404b14 <__aeabi_fdiv+0x118>
  404b0a:	024b      	lsls	r3, r1, #9
  404b0c:	f43f af4c 	beq.w	4049a8 <__aeabi_fmul+0x114>
  404b10:	4608      	mov	r0, r1
  404b12:	e76e      	b.n	4049f2 <__aeabi_fmul+0x15e>
  404b14:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  404b18:	bf18      	it	ne
  404b1a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  404b1e:	d1ca      	bne.n	404ab6 <__aeabi_fdiv+0xba>
  404b20:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  404b24:	f47f af5c 	bne.w	4049e0 <__aeabi_fmul+0x14c>
  404b28:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  404b2c:	f47f af3c 	bne.w	4049a8 <__aeabi_fmul+0x114>
  404b30:	e75f      	b.n	4049f2 <__aeabi_fmul+0x15e>
  404b32:	bf00      	nop

00404b34 <__libc_init_array>:
  404b34:	b570      	push	{r4, r5, r6, lr}
  404b36:	4e0f      	ldr	r6, [pc, #60]	; (404b74 <__libc_init_array+0x40>)
  404b38:	4d0f      	ldr	r5, [pc, #60]	; (404b78 <__libc_init_array+0x44>)
  404b3a:	1b76      	subs	r6, r6, r5
  404b3c:	10b6      	asrs	r6, r6, #2
  404b3e:	bf18      	it	ne
  404b40:	2400      	movne	r4, #0
  404b42:	d005      	beq.n	404b50 <__libc_init_array+0x1c>
  404b44:	3401      	adds	r4, #1
  404b46:	f855 3b04 	ldr.w	r3, [r5], #4
  404b4a:	4798      	blx	r3
  404b4c:	42a6      	cmp	r6, r4
  404b4e:	d1f9      	bne.n	404b44 <__libc_init_array+0x10>
  404b50:	4e0a      	ldr	r6, [pc, #40]	; (404b7c <__libc_init_array+0x48>)
  404b52:	4d0b      	ldr	r5, [pc, #44]	; (404b80 <__libc_init_array+0x4c>)
  404b54:	1b76      	subs	r6, r6, r5
  404b56:	f004 feaf 	bl	4098b8 <_init>
  404b5a:	10b6      	asrs	r6, r6, #2
  404b5c:	bf18      	it	ne
  404b5e:	2400      	movne	r4, #0
  404b60:	d006      	beq.n	404b70 <__libc_init_array+0x3c>
  404b62:	3401      	adds	r4, #1
  404b64:	f855 3b04 	ldr.w	r3, [r5], #4
  404b68:	4798      	blx	r3
  404b6a:	42a6      	cmp	r6, r4
  404b6c:	d1f9      	bne.n	404b62 <__libc_init_array+0x2e>
  404b6e:	bd70      	pop	{r4, r5, r6, pc}
  404b70:	bd70      	pop	{r4, r5, r6, pc}
  404b72:	bf00      	nop
  404b74:	004098c4 	.word	0x004098c4
  404b78:	004098c4 	.word	0x004098c4
  404b7c:	004098cc 	.word	0x004098cc
  404b80:	004098c4 	.word	0x004098c4

00404b84 <memset>:
  404b84:	b470      	push	{r4, r5, r6}
  404b86:	0784      	lsls	r4, r0, #30
  404b88:	d046      	beq.n	404c18 <memset+0x94>
  404b8a:	1e54      	subs	r4, r2, #1
  404b8c:	2a00      	cmp	r2, #0
  404b8e:	d041      	beq.n	404c14 <memset+0x90>
  404b90:	b2cd      	uxtb	r5, r1
  404b92:	4603      	mov	r3, r0
  404b94:	e002      	b.n	404b9c <memset+0x18>
  404b96:	1e62      	subs	r2, r4, #1
  404b98:	b3e4      	cbz	r4, 404c14 <memset+0x90>
  404b9a:	4614      	mov	r4, r2
  404b9c:	f803 5b01 	strb.w	r5, [r3], #1
  404ba0:	079a      	lsls	r2, r3, #30
  404ba2:	d1f8      	bne.n	404b96 <memset+0x12>
  404ba4:	2c03      	cmp	r4, #3
  404ba6:	d92e      	bls.n	404c06 <memset+0x82>
  404ba8:	b2cd      	uxtb	r5, r1
  404baa:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404bae:	2c0f      	cmp	r4, #15
  404bb0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404bb4:	d919      	bls.n	404bea <memset+0x66>
  404bb6:	f103 0210 	add.w	r2, r3, #16
  404bba:	4626      	mov	r6, r4
  404bbc:	3e10      	subs	r6, #16
  404bbe:	2e0f      	cmp	r6, #15
  404bc0:	f842 5c10 	str.w	r5, [r2, #-16]
  404bc4:	f842 5c0c 	str.w	r5, [r2, #-12]
  404bc8:	f842 5c08 	str.w	r5, [r2, #-8]
  404bcc:	f842 5c04 	str.w	r5, [r2, #-4]
  404bd0:	f102 0210 	add.w	r2, r2, #16
  404bd4:	d8f2      	bhi.n	404bbc <memset+0x38>
  404bd6:	f1a4 0210 	sub.w	r2, r4, #16
  404bda:	f022 020f 	bic.w	r2, r2, #15
  404bde:	f004 040f 	and.w	r4, r4, #15
  404be2:	3210      	adds	r2, #16
  404be4:	2c03      	cmp	r4, #3
  404be6:	4413      	add	r3, r2
  404be8:	d90d      	bls.n	404c06 <memset+0x82>
  404bea:	461e      	mov	r6, r3
  404bec:	4622      	mov	r2, r4
  404bee:	3a04      	subs	r2, #4
  404bf0:	2a03      	cmp	r2, #3
  404bf2:	f846 5b04 	str.w	r5, [r6], #4
  404bf6:	d8fa      	bhi.n	404bee <memset+0x6a>
  404bf8:	1f22      	subs	r2, r4, #4
  404bfa:	f022 0203 	bic.w	r2, r2, #3
  404bfe:	3204      	adds	r2, #4
  404c00:	4413      	add	r3, r2
  404c02:	f004 0403 	and.w	r4, r4, #3
  404c06:	b12c      	cbz	r4, 404c14 <memset+0x90>
  404c08:	b2c9      	uxtb	r1, r1
  404c0a:	441c      	add	r4, r3
  404c0c:	f803 1b01 	strb.w	r1, [r3], #1
  404c10:	42a3      	cmp	r3, r4
  404c12:	d1fb      	bne.n	404c0c <memset+0x88>
  404c14:	bc70      	pop	{r4, r5, r6}
  404c16:	4770      	bx	lr
  404c18:	4614      	mov	r4, r2
  404c1a:	4603      	mov	r3, r0
  404c1c:	e7c2      	b.n	404ba4 <memset+0x20>
  404c1e:	bf00      	nop

00404c20 <snprintf>:
  404c20:	b40c      	push	{r2, r3}
  404c22:	b5f0      	push	{r4, r5, r6, r7, lr}
  404c24:	4b24      	ldr	r3, [pc, #144]	; (404cb8 <snprintf+0x98>)
  404c26:	2900      	cmp	r1, #0
  404c28:	b09d      	sub	sp, #116	; 0x74
  404c2a:	681d      	ldr	r5, [r3, #0]
  404c2c:	db3e      	blt.n	404cac <snprintf+0x8c>
  404c2e:	f44f 7302 	mov.w	r3, #520	; 0x208
  404c32:	460c      	mov	r4, r1
  404c34:	9002      	str	r0, [sp, #8]
  404c36:	9006      	str	r0, [sp, #24]
  404c38:	f8ad 3014 	strh.w	r3, [sp, #20]
  404c3c:	ae23      	add	r6, sp, #140	; 0x8c
  404c3e:	d017      	beq.n	404c70 <snprintf+0x50>
  404c40:	1e4c      	subs	r4, r1, #1
  404c42:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404c44:	9404      	str	r4, [sp, #16]
  404c46:	4633      	mov	r3, r6
  404c48:	f64f 77ff 	movw	r7, #65535	; 0xffff
  404c4c:	4628      	mov	r0, r5
  404c4e:	a902      	add	r1, sp, #8
  404c50:	9407      	str	r4, [sp, #28]
  404c52:	9601      	str	r6, [sp, #4]
  404c54:	f8ad 7016 	strh.w	r7, [sp, #22]
  404c58:	f000 f85e 	bl	404d18 <_svfprintf_r>
  404c5c:	1c42      	adds	r2, r0, #1
  404c5e:	db22      	blt.n	404ca6 <snprintf+0x86>
  404c60:	9b02      	ldr	r3, [sp, #8]
  404c62:	2200      	movs	r2, #0
  404c64:	701a      	strb	r2, [r3, #0]
  404c66:	b01d      	add	sp, #116	; 0x74
  404c68:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  404c6c:	b002      	add	sp, #8
  404c6e:	4770      	bx	lr
  404c70:	4633      	mov	r3, r6
  404c72:	f64f 77ff 	movw	r7, #65535	; 0xffff
  404c76:	4628      	mov	r0, r5
  404c78:	a902      	add	r1, sp, #8
  404c7a:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404c7c:	9404      	str	r4, [sp, #16]
  404c7e:	9407      	str	r4, [sp, #28]
  404c80:	9601      	str	r6, [sp, #4]
  404c82:	f8ad 7016 	strh.w	r7, [sp, #22]
  404c86:	f000 f847 	bl	404d18 <_svfprintf_r>
  404c8a:	1c43      	adds	r3, r0, #1
  404c8c:	db04      	blt.n	404c98 <snprintf+0x78>
  404c8e:	b01d      	add	sp, #116	; 0x74
  404c90:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  404c94:	b002      	add	sp, #8
  404c96:	4770      	bx	lr
  404c98:	238b      	movs	r3, #139	; 0x8b
  404c9a:	602b      	str	r3, [r5, #0]
  404c9c:	b01d      	add	sp, #116	; 0x74
  404c9e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  404ca2:	b002      	add	sp, #8
  404ca4:	4770      	bx	lr
  404ca6:	238b      	movs	r3, #139	; 0x8b
  404ca8:	602b      	str	r3, [r5, #0]
  404caa:	e7d9      	b.n	404c60 <snprintf+0x40>
  404cac:	238b      	movs	r3, #139	; 0x8b
  404cae:	602b      	str	r3, [r5, #0]
  404cb0:	f04f 30ff 	mov.w	r0, #4294967295
  404cb4:	e7eb      	b.n	404c8e <snprintf+0x6e>
  404cb6:	bf00      	nop
  404cb8:	20000438 	.word	0x20000438

00404cbc <strlen>:
  404cbc:	f020 0103 	bic.w	r1, r0, #3
  404cc0:	f010 0003 	ands.w	r0, r0, #3
  404cc4:	f1c0 0000 	rsb	r0, r0, #0
  404cc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ccc:	f100 0c04 	add.w	ip, r0, #4
  404cd0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  404cd4:	f06f 0200 	mvn.w	r2, #0
  404cd8:	bf1c      	itt	ne
  404cda:	fa22 f20c 	lsrne.w	r2, r2, ip
  404cde:	4313      	orrne	r3, r2
  404ce0:	f04f 0c01 	mov.w	ip, #1
  404ce4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  404ce8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  404cec:	eba3 020c 	sub.w	r2, r3, ip
  404cf0:	ea22 0203 	bic.w	r2, r2, r3
  404cf4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  404cf8:	bf04      	itt	eq
  404cfa:	f851 3b04 	ldreq.w	r3, [r1], #4
  404cfe:	3004      	addeq	r0, #4
  404d00:	d0f4      	beq.n	404cec <strlen+0x30>
  404d02:	f1c2 0100 	rsb	r1, r2, #0
  404d06:	ea02 0201 	and.w	r2, r2, r1
  404d0a:	fab2 f282 	clz	r2, r2
  404d0e:	f1c2 021f 	rsb	r2, r2, #31
  404d12:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404d16:	4770      	bx	lr

00404d18 <_svfprintf_r>:
  404d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404d1c:	b0c1      	sub	sp, #260	; 0x104
  404d1e:	4689      	mov	r9, r1
  404d20:	920a      	str	r2, [sp, #40]	; 0x28
  404d22:	930e      	str	r3, [sp, #56]	; 0x38
  404d24:	9008      	str	r0, [sp, #32]
  404d26:	f002 fb6d 	bl	407404 <_localeconv_r>
  404d2a:	6803      	ldr	r3, [r0, #0]
  404d2c:	9317      	str	r3, [sp, #92]	; 0x5c
  404d2e:	4618      	mov	r0, r3
  404d30:	f7ff ffc4 	bl	404cbc <strlen>
  404d34:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  404d38:	9018      	str	r0, [sp, #96]	; 0x60
  404d3a:	061a      	lsls	r2, r3, #24
  404d3c:	d504      	bpl.n	404d48 <_svfprintf_r+0x30>
  404d3e:	f8d9 3010 	ldr.w	r3, [r9, #16]
  404d42:	2b00      	cmp	r3, #0
  404d44:	f001 808c 	beq.w	405e60 <_svfprintf_r+0x1148>
  404d48:	2300      	movs	r3, #0
  404d4a:	af30      	add	r7, sp, #192	; 0xc0
  404d4c:	9313      	str	r3, [sp, #76]	; 0x4c
  404d4e:	9325      	str	r3, [sp, #148]	; 0x94
  404d50:	9324      	str	r3, [sp, #144]	; 0x90
  404d52:	9316      	str	r3, [sp, #88]	; 0x58
  404d54:	9319      	str	r3, [sp, #100]	; 0x64
  404d56:	930b      	str	r3, [sp, #44]	; 0x2c
  404d58:	9723      	str	r7, [sp, #140]	; 0x8c
  404d5a:	9314      	str	r3, [sp, #80]	; 0x50
  404d5c:	9315      	str	r3, [sp, #84]	; 0x54
  404d5e:	463c      	mov	r4, r7
  404d60:	464e      	mov	r6, r9
  404d62:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404d64:	782b      	ldrb	r3, [r5, #0]
  404d66:	2b00      	cmp	r3, #0
  404d68:	f000 80a9 	beq.w	404ebe <_svfprintf_r+0x1a6>
  404d6c:	2b25      	cmp	r3, #37	; 0x25
  404d6e:	d102      	bne.n	404d76 <_svfprintf_r+0x5e>
  404d70:	e0a5      	b.n	404ebe <_svfprintf_r+0x1a6>
  404d72:	2b25      	cmp	r3, #37	; 0x25
  404d74:	d003      	beq.n	404d7e <_svfprintf_r+0x66>
  404d76:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  404d7a:	2b00      	cmp	r3, #0
  404d7c:	d1f9      	bne.n	404d72 <_svfprintf_r+0x5a>
  404d7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d80:	1aeb      	subs	r3, r5, r3
  404d82:	b173      	cbz	r3, 404da2 <_svfprintf_r+0x8a>
  404d84:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404d86:	9925      	ldr	r1, [sp, #148]	; 0x94
  404d88:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d8a:	6020      	str	r0, [r4, #0]
  404d8c:	3201      	adds	r2, #1
  404d8e:	4419      	add	r1, r3
  404d90:	2a07      	cmp	r2, #7
  404d92:	6063      	str	r3, [r4, #4]
  404d94:	9125      	str	r1, [sp, #148]	; 0x94
  404d96:	9224      	str	r2, [sp, #144]	; 0x90
  404d98:	dc72      	bgt.n	404e80 <_svfprintf_r+0x168>
  404d9a:	3408      	adds	r4, #8
  404d9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404d9e:	441a      	add	r2, r3
  404da0:	920b      	str	r2, [sp, #44]	; 0x2c
  404da2:	782b      	ldrb	r3, [r5, #0]
  404da4:	2b00      	cmp	r3, #0
  404da6:	f000 87b5 	beq.w	405d14 <_svfprintf_r+0xffc>
  404daa:	2300      	movs	r3, #0
  404dac:	1c69      	adds	r1, r5, #1
  404dae:	786d      	ldrb	r5, [r5, #1]
  404db0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404db4:	461a      	mov	r2, r3
  404db6:	930c      	str	r3, [sp, #48]	; 0x30
  404db8:	9307      	str	r3, [sp, #28]
  404dba:	f04f 3aff 	mov.w	sl, #4294967295
  404dbe:	1c4b      	adds	r3, r1, #1
  404dc0:	f1a5 0120 	sub.w	r1, r5, #32
  404dc4:	2958      	cmp	r1, #88	; 0x58
  404dc6:	f200 83d9 	bhi.w	40557c <_svfprintf_r+0x864>
  404dca:	e8df f011 	tbh	[pc, r1, lsl #1]
  404dce:	0270      	.short	0x0270
  404dd0:	03d703d7 	.word	0x03d703d7
  404dd4:	03d70374 	.word	0x03d70374
  404dd8:	03d703d7 	.word	0x03d703d7
  404ddc:	03d703d7 	.word	0x03d703d7
  404de0:	02f003d7 	.word	0x02f003d7
  404de4:	03d7020d 	.word	0x03d7020d
  404de8:	021101f4 	.word	0x021101f4
  404dec:	037b03d7 	.word	0x037b03d7
  404df0:	02ba02ba 	.word	0x02ba02ba
  404df4:	02ba02ba 	.word	0x02ba02ba
  404df8:	02ba02ba 	.word	0x02ba02ba
  404dfc:	02ba02ba 	.word	0x02ba02ba
  404e00:	03d702ba 	.word	0x03d702ba
  404e04:	03d703d7 	.word	0x03d703d7
  404e08:	03d703d7 	.word	0x03d703d7
  404e0c:	03d703d7 	.word	0x03d703d7
  404e10:	03d703d7 	.word	0x03d703d7
  404e14:	02c903d7 	.word	0x02c903d7
  404e18:	03d7038b 	.word	0x03d7038b
  404e1c:	03d7038b 	.word	0x03d7038b
  404e20:	03d703d7 	.word	0x03d703d7
  404e24:	036d03d7 	.word	0x036d03d7
  404e28:	03d703d7 	.word	0x03d703d7
  404e2c:	03d70305 	.word	0x03d70305
  404e30:	03d703d7 	.word	0x03d703d7
  404e34:	03d703d7 	.word	0x03d703d7
  404e38:	03d70323 	.word	0x03d70323
  404e3c:	033d03d7 	.word	0x033d03d7
  404e40:	03d703d7 	.word	0x03d703d7
  404e44:	03d703d7 	.word	0x03d703d7
  404e48:	03d703d7 	.word	0x03d703d7
  404e4c:	03d703d7 	.word	0x03d703d7
  404e50:	03d703d7 	.word	0x03d703d7
  404e54:	022c0358 	.word	0x022c0358
  404e58:	038b038b 	.word	0x038b038b
  404e5c:	02fe038b 	.word	0x02fe038b
  404e60:	03d7022c 	.word	0x03d7022c
  404e64:	02e603d7 	.word	0x02e603d7
  404e68:	027e03d7 	.word	0x027e03d7
  404e6c:	03c001fb 	.word	0x03c001fb
  404e70:	03d70277 	.word	0x03d70277
  404e74:	03d70292 	.word	0x03d70292
  404e78:	03d7007a 	.word	0x03d7007a
  404e7c:	024a03d7 	.word	0x024a03d7
  404e80:	9808      	ldr	r0, [sp, #32]
  404e82:	9307      	str	r3, [sp, #28]
  404e84:	4631      	mov	r1, r6
  404e86:	aa23      	add	r2, sp, #140	; 0x8c
  404e88:	f003 fbc6 	bl	408618 <__ssprint_r>
  404e8c:	b950      	cbnz	r0, 404ea4 <_svfprintf_r+0x18c>
  404e8e:	463c      	mov	r4, r7
  404e90:	9b07      	ldr	r3, [sp, #28]
  404e92:	e783      	b.n	404d9c <_svfprintf_r+0x84>
  404e94:	9808      	ldr	r0, [sp, #32]
  404e96:	4631      	mov	r1, r6
  404e98:	aa23      	add	r2, sp, #140	; 0x8c
  404e9a:	f003 fbbd 	bl	408618 <__ssprint_r>
  404e9e:	2800      	cmp	r0, #0
  404ea0:	f000 8185 	beq.w	4051ae <_svfprintf_r+0x496>
  404ea4:	46b1      	mov	r9, r6
  404ea6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  404eaa:	f013 0f40 	tst.w	r3, #64	; 0x40
  404eae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404eb0:	bf18      	it	ne
  404eb2:	f04f 33ff 	movne.w	r3, #4294967295
  404eb6:	4618      	mov	r0, r3
  404eb8:	b041      	add	sp, #260	; 0x104
  404eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ebe:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404ec0:	e76f      	b.n	404da2 <_svfprintf_r+0x8a>
  404ec2:	930a      	str	r3, [sp, #40]	; 0x28
  404ec4:	9b07      	ldr	r3, [sp, #28]
  404ec6:	0698      	lsls	r0, r3, #26
  404ec8:	f140 82ad 	bpl.w	405426 <_svfprintf_r+0x70e>
  404ecc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404ece:	f103 0907 	add.w	r9, r3, #7
  404ed2:	f029 0307 	bic.w	r3, r9, #7
  404ed6:	f103 0208 	add.w	r2, r3, #8
  404eda:	e9d3 8900 	ldrd	r8, r9, [r3]
  404ede:	920e      	str	r2, [sp, #56]	; 0x38
  404ee0:	2301      	movs	r3, #1
  404ee2:	f04f 0c00 	mov.w	ip, #0
  404ee6:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  404eea:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  404eee:	f1ba 0f00 	cmp.w	sl, #0
  404ef2:	db03      	blt.n	404efc <_svfprintf_r+0x1e4>
  404ef4:	9a07      	ldr	r2, [sp, #28]
  404ef6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404efa:	9207      	str	r2, [sp, #28]
  404efc:	ea58 0209 	orrs.w	r2, r8, r9
  404f00:	f040 834c 	bne.w	40559c <_svfprintf_r+0x884>
  404f04:	f1ba 0f00 	cmp.w	sl, #0
  404f08:	f000 8451 	beq.w	4057ae <_svfprintf_r+0xa96>
  404f0c:	2b01      	cmp	r3, #1
  404f0e:	f000 834f 	beq.w	4055b0 <_svfprintf_r+0x898>
  404f12:	2b02      	cmp	r3, #2
  404f14:	f000 8490 	beq.w	405838 <_svfprintf_r+0xb20>
  404f18:	4639      	mov	r1, r7
  404f1a:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  404f1e:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  404f22:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  404f26:	f008 0307 	and.w	r3, r8, #7
  404f2a:	4681      	mov	r9, r0
  404f2c:	4690      	mov	r8, r2
  404f2e:	3330      	adds	r3, #48	; 0x30
  404f30:	ea58 0209 	orrs.w	r2, r8, r9
  404f34:	f801 3d01 	strb.w	r3, [r1, #-1]!
  404f38:	d1ef      	bne.n	404f1a <_svfprintf_r+0x202>
  404f3a:	9a07      	ldr	r2, [sp, #28]
  404f3c:	9110      	str	r1, [sp, #64]	; 0x40
  404f3e:	07d2      	lsls	r2, r2, #31
  404f40:	f100 8544 	bmi.w	4059cc <_svfprintf_r+0xcb4>
  404f44:	1a7b      	subs	r3, r7, r1
  404f46:	930d      	str	r3, [sp, #52]	; 0x34
  404f48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404f4a:	4592      	cmp	sl, r2
  404f4c:	4653      	mov	r3, sl
  404f4e:	bfb8      	it	lt
  404f50:	4613      	movlt	r3, r2
  404f52:	9309      	str	r3, [sp, #36]	; 0x24
  404f54:	2300      	movs	r3, #0
  404f56:	9312      	str	r3, [sp, #72]	; 0x48
  404f58:	f1bc 0f00 	cmp.w	ip, #0
  404f5c:	d002      	beq.n	404f64 <_svfprintf_r+0x24c>
  404f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f60:	3301      	adds	r3, #1
  404f62:	9309      	str	r3, [sp, #36]	; 0x24
  404f64:	9b07      	ldr	r3, [sp, #28]
  404f66:	f013 0302 	ands.w	r3, r3, #2
  404f6a:	930f      	str	r3, [sp, #60]	; 0x3c
  404f6c:	d002      	beq.n	404f74 <_svfprintf_r+0x25c>
  404f6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f70:	3302      	adds	r3, #2
  404f72:	9309      	str	r3, [sp, #36]	; 0x24
  404f74:	9b07      	ldr	r3, [sp, #28]
  404f76:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  404f7a:	f040 830c 	bne.w	405596 <_svfprintf_r+0x87e>
  404f7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404f80:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404f82:	ebc2 0803 	rsb	r8, r2, r3
  404f86:	f1b8 0f00 	cmp.w	r8, #0
  404f8a:	f340 8304 	ble.w	405596 <_svfprintf_r+0x87e>
  404f8e:	f1b8 0f10 	cmp.w	r8, #16
  404f92:	9925      	ldr	r1, [sp, #148]	; 0x94
  404f94:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404f96:	f8df a544 	ldr.w	sl, [pc, #1348]	; 4054dc <_svfprintf_r+0x7c4>
  404f9a:	dd29      	ble.n	404ff0 <_svfprintf_r+0x2d8>
  404f9c:	4653      	mov	r3, sl
  404f9e:	f04f 0b10 	mov.w	fp, #16
  404fa2:	46c2      	mov	sl, r8
  404fa4:	46a8      	mov	r8, r5
  404fa6:	461d      	mov	r5, r3
  404fa8:	e006      	b.n	404fb8 <_svfprintf_r+0x2a0>
  404faa:	f1aa 0a10 	sub.w	sl, sl, #16
  404fae:	f1ba 0f10 	cmp.w	sl, #16
  404fb2:	f104 0408 	add.w	r4, r4, #8
  404fb6:	dd17      	ble.n	404fe8 <_svfprintf_r+0x2d0>
  404fb8:	3201      	adds	r2, #1
  404fba:	3110      	adds	r1, #16
  404fbc:	2a07      	cmp	r2, #7
  404fbe:	9125      	str	r1, [sp, #148]	; 0x94
  404fc0:	9224      	str	r2, [sp, #144]	; 0x90
  404fc2:	e884 0820 	stmia.w	r4, {r5, fp}
  404fc6:	ddf0      	ble.n	404faa <_svfprintf_r+0x292>
  404fc8:	9808      	ldr	r0, [sp, #32]
  404fca:	4631      	mov	r1, r6
  404fcc:	aa23      	add	r2, sp, #140	; 0x8c
  404fce:	f003 fb23 	bl	408618 <__ssprint_r>
  404fd2:	2800      	cmp	r0, #0
  404fd4:	f47f af66 	bne.w	404ea4 <_svfprintf_r+0x18c>
  404fd8:	f1aa 0a10 	sub.w	sl, sl, #16
  404fdc:	f1ba 0f10 	cmp.w	sl, #16
  404fe0:	9925      	ldr	r1, [sp, #148]	; 0x94
  404fe2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404fe4:	463c      	mov	r4, r7
  404fe6:	dce7      	bgt.n	404fb8 <_svfprintf_r+0x2a0>
  404fe8:	462b      	mov	r3, r5
  404fea:	4645      	mov	r5, r8
  404fec:	46d0      	mov	r8, sl
  404fee:	469a      	mov	sl, r3
  404ff0:	3201      	adds	r2, #1
  404ff2:	eb08 0b01 	add.w	fp, r8, r1
  404ff6:	2a07      	cmp	r2, #7
  404ff8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404ffc:	9224      	str	r2, [sp, #144]	; 0x90
  404ffe:	f8c4 a000 	str.w	sl, [r4]
  405002:	f8c4 8004 	str.w	r8, [r4, #4]
  405006:	f300 847b 	bgt.w	405900 <_svfprintf_r+0xbe8>
  40500a:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40500e:	3408      	adds	r4, #8
  405010:	f1bc 0f00 	cmp.w	ip, #0
  405014:	d00f      	beq.n	405036 <_svfprintf_r+0x31e>
  405016:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405018:	3301      	adds	r3, #1
  40501a:	f10b 0b01 	add.w	fp, fp, #1
  40501e:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  405022:	2201      	movs	r2, #1
  405024:	2b07      	cmp	r3, #7
  405026:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40502a:	9324      	str	r3, [sp, #144]	; 0x90
  40502c:	e884 0006 	stmia.w	r4, {r1, r2}
  405030:	f300 83da 	bgt.w	4057e8 <_svfprintf_r+0xad0>
  405034:	3408      	adds	r4, #8
  405036:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405038:	b173      	cbz	r3, 405058 <_svfprintf_r+0x340>
  40503a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40503c:	3301      	adds	r3, #1
  40503e:	f10b 0b02 	add.w	fp, fp, #2
  405042:	a91c      	add	r1, sp, #112	; 0x70
  405044:	2202      	movs	r2, #2
  405046:	2b07      	cmp	r3, #7
  405048:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40504c:	9324      	str	r3, [sp, #144]	; 0x90
  40504e:	e884 0006 	stmia.w	r4, {r1, r2}
  405052:	f300 83d5 	bgt.w	405800 <_svfprintf_r+0xae8>
  405056:	3408      	adds	r4, #8
  405058:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  40505c:	f000 8311 	beq.w	405682 <_svfprintf_r+0x96a>
  405060:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405062:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405064:	ebc2 0a03 	rsb	sl, r2, r3
  405068:	f1ba 0f00 	cmp.w	sl, #0
  40506c:	dd3c      	ble.n	4050e8 <_svfprintf_r+0x3d0>
  40506e:	f1ba 0f10 	cmp.w	sl, #16
  405072:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405074:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 4054e0 <_svfprintf_r+0x7c8>
  405078:	dd2b      	ble.n	4050d2 <_svfprintf_r+0x3ba>
  40507a:	4649      	mov	r1, r9
  40507c:	465b      	mov	r3, fp
  40507e:	46a9      	mov	r9, r5
  405080:	f04f 0810 	mov.w	r8, #16
  405084:	f8dd b020 	ldr.w	fp, [sp, #32]
  405088:	460d      	mov	r5, r1
  40508a:	e006      	b.n	40509a <_svfprintf_r+0x382>
  40508c:	f1aa 0a10 	sub.w	sl, sl, #16
  405090:	f1ba 0f10 	cmp.w	sl, #16
  405094:	f104 0408 	add.w	r4, r4, #8
  405098:	dd17      	ble.n	4050ca <_svfprintf_r+0x3b2>
  40509a:	3201      	adds	r2, #1
  40509c:	3310      	adds	r3, #16
  40509e:	2a07      	cmp	r2, #7
  4050a0:	9325      	str	r3, [sp, #148]	; 0x94
  4050a2:	9224      	str	r2, [sp, #144]	; 0x90
  4050a4:	e884 0120 	stmia.w	r4, {r5, r8}
  4050a8:	ddf0      	ble.n	40508c <_svfprintf_r+0x374>
  4050aa:	4658      	mov	r0, fp
  4050ac:	4631      	mov	r1, r6
  4050ae:	aa23      	add	r2, sp, #140	; 0x8c
  4050b0:	f003 fab2 	bl	408618 <__ssprint_r>
  4050b4:	2800      	cmp	r0, #0
  4050b6:	f47f aef5 	bne.w	404ea4 <_svfprintf_r+0x18c>
  4050ba:	f1aa 0a10 	sub.w	sl, sl, #16
  4050be:	f1ba 0f10 	cmp.w	sl, #16
  4050c2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4050c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4050c6:	463c      	mov	r4, r7
  4050c8:	dce7      	bgt.n	40509a <_svfprintf_r+0x382>
  4050ca:	469b      	mov	fp, r3
  4050cc:	462b      	mov	r3, r5
  4050ce:	464d      	mov	r5, r9
  4050d0:	4699      	mov	r9, r3
  4050d2:	3201      	adds	r2, #1
  4050d4:	44d3      	add	fp, sl
  4050d6:	2a07      	cmp	r2, #7
  4050d8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4050dc:	9224      	str	r2, [sp, #144]	; 0x90
  4050de:	e884 0600 	stmia.w	r4, {r9, sl}
  4050e2:	f300 8375 	bgt.w	4057d0 <_svfprintf_r+0xab8>
  4050e6:	3408      	adds	r4, #8
  4050e8:	9b07      	ldr	r3, [sp, #28]
  4050ea:	05d9      	lsls	r1, r3, #23
  4050ec:	f100 826c 	bmi.w	4055c8 <_svfprintf_r+0x8b0>
  4050f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4050f2:	990d      	ldr	r1, [sp, #52]	; 0x34
  4050f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4050f6:	6022      	str	r2, [r4, #0]
  4050f8:	3301      	adds	r3, #1
  4050fa:	448b      	add	fp, r1
  4050fc:	2b07      	cmp	r3, #7
  4050fe:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405102:	6061      	str	r1, [r4, #4]
  405104:	9324      	str	r3, [sp, #144]	; 0x90
  405106:	f300 8346 	bgt.w	405796 <_svfprintf_r+0xa7e>
  40510a:	3408      	adds	r4, #8
  40510c:	9b07      	ldr	r3, [sp, #28]
  40510e:	075a      	lsls	r2, r3, #29
  405110:	d541      	bpl.n	405196 <_svfprintf_r+0x47e>
  405112:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405114:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405116:	1a9d      	subs	r5, r3, r2
  405118:	2d00      	cmp	r5, #0
  40511a:	dd3c      	ble.n	405196 <_svfprintf_r+0x47e>
  40511c:	2d10      	cmp	r5, #16
  40511e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405120:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 4054dc <_svfprintf_r+0x7c4>
  405124:	dd23      	ble.n	40516e <_svfprintf_r+0x456>
  405126:	f04f 0810 	mov.w	r8, #16
  40512a:	465a      	mov	r2, fp
  40512c:	f8dd 9020 	ldr.w	r9, [sp, #32]
  405130:	e004      	b.n	40513c <_svfprintf_r+0x424>
  405132:	3d10      	subs	r5, #16
  405134:	2d10      	cmp	r5, #16
  405136:	f104 0408 	add.w	r4, r4, #8
  40513a:	dd17      	ble.n	40516c <_svfprintf_r+0x454>
  40513c:	3301      	adds	r3, #1
  40513e:	3210      	adds	r2, #16
  405140:	2b07      	cmp	r3, #7
  405142:	9225      	str	r2, [sp, #148]	; 0x94
  405144:	9324      	str	r3, [sp, #144]	; 0x90
  405146:	f8c4 a000 	str.w	sl, [r4]
  40514a:	f8c4 8004 	str.w	r8, [r4, #4]
  40514e:	ddf0      	ble.n	405132 <_svfprintf_r+0x41a>
  405150:	4648      	mov	r0, r9
  405152:	4631      	mov	r1, r6
  405154:	aa23      	add	r2, sp, #140	; 0x8c
  405156:	f003 fa5f 	bl	408618 <__ssprint_r>
  40515a:	2800      	cmp	r0, #0
  40515c:	f47f aea2 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405160:	3d10      	subs	r5, #16
  405162:	2d10      	cmp	r5, #16
  405164:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405166:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405168:	463c      	mov	r4, r7
  40516a:	dce7      	bgt.n	40513c <_svfprintf_r+0x424>
  40516c:	4693      	mov	fp, r2
  40516e:	3301      	adds	r3, #1
  405170:	44ab      	add	fp, r5
  405172:	2b07      	cmp	r3, #7
  405174:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405178:	9324      	str	r3, [sp, #144]	; 0x90
  40517a:	f8c4 a000 	str.w	sl, [r4]
  40517e:	6065      	str	r5, [r4, #4]
  405180:	dd09      	ble.n	405196 <_svfprintf_r+0x47e>
  405182:	9808      	ldr	r0, [sp, #32]
  405184:	4631      	mov	r1, r6
  405186:	aa23      	add	r2, sp, #140	; 0x8c
  405188:	f003 fa46 	bl	408618 <__ssprint_r>
  40518c:	2800      	cmp	r0, #0
  40518e:	f47f ae89 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405192:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405196:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405198:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40519a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40519c:	428a      	cmp	r2, r1
  40519e:	bfac      	ite	ge
  4051a0:	189b      	addge	r3, r3, r2
  4051a2:	185b      	addlt	r3, r3, r1
  4051a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4051a6:	f1bb 0f00 	cmp.w	fp, #0
  4051aa:	f47f ae73 	bne.w	404e94 <_svfprintf_r+0x17c>
  4051ae:	2300      	movs	r3, #0
  4051b0:	9324      	str	r3, [sp, #144]	; 0x90
  4051b2:	463c      	mov	r4, r7
  4051b4:	e5d5      	b.n	404d62 <_svfprintf_r+0x4a>
  4051b6:	4619      	mov	r1, r3
  4051b8:	9807      	ldr	r0, [sp, #28]
  4051ba:	781d      	ldrb	r5, [r3, #0]
  4051bc:	f040 0004 	orr.w	r0, r0, #4
  4051c0:	9007      	str	r0, [sp, #28]
  4051c2:	e5fc      	b.n	404dbe <_svfprintf_r+0xa6>
  4051c4:	930a      	str	r3, [sp, #40]	; 0x28
  4051c6:	9b07      	ldr	r3, [sp, #28]
  4051c8:	f013 0320 	ands.w	r3, r3, #32
  4051cc:	f000 810e 	beq.w	4053ec <_svfprintf_r+0x6d4>
  4051d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4051d2:	f103 0907 	add.w	r9, r3, #7
  4051d6:	f029 0307 	bic.w	r3, r9, #7
  4051da:	f103 0208 	add.w	r2, r3, #8
  4051de:	e9d3 8900 	ldrd	r8, r9, [r3]
  4051e2:	920e      	str	r2, [sp, #56]	; 0x38
  4051e4:	2300      	movs	r3, #0
  4051e6:	e67c      	b.n	404ee2 <_svfprintf_r+0x1ca>
  4051e8:	781d      	ldrb	r5, [r3, #0]
  4051ea:	4619      	mov	r1, r3
  4051ec:	222b      	movs	r2, #43	; 0x2b
  4051ee:	e5e6      	b.n	404dbe <_svfprintf_r+0xa6>
  4051f0:	781d      	ldrb	r5, [r3, #0]
  4051f2:	2d2a      	cmp	r5, #42	; 0x2a
  4051f4:	f103 0101 	add.w	r1, r3, #1
  4051f8:	f000 87ad 	beq.w	406156 <_svfprintf_r+0x143e>
  4051fc:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  405200:	2809      	cmp	r0, #9
  405202:	460b      	mov	r3, r1
  405204:	f04f 0a00 	mov.w	sl, #0
  405208:	f63f adda 	bhi.w	404dc0 <_svfprintf_r+0xa8>
  40520c:	f813 5b01 	ldrb.w	r5, [r3], #1
  405210:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  405214:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  405218:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40521c:	2809      	cmp	r0, #9
  40521e:	d9f5      	bls.n	40520c <_svfprintf_r+0x4f4>
  405220:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  405224:	e5cc      	b.n	404dc0 <_svfprintf_r+0xa8>
  405226:	930a      	str	r3, [sp, #40]	; 0x28
  405228:	9b07      	ldr	r3, [sp, #28]
  40522a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40522e:	069b      	lsls	r3, r3, #26
  405230:	f140 80a1 	bpl.w	405376 <_svfprintf_r+0x65e>
  405234:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405236:	f103 0907 	add.w	r9, r3, #7
  40523a:	f029 0907 	bic.w	r9, r9, #7
  40523e:	e9d9 2300 	ldrd	r2, r3, [r9]
  405242:	f109 0108 	add.w	r1, r9, #8
  405246:	910e      	str	r1, [sp, #56]	; 0x38
  405248:	4690      	mov	r8, r2
  40524a:	4699      	mov	r9, r3
  40524c:	2a00      	cmp	r2, #0
  40524e:	f173 0300 	sbcs.w	r3, r3, #0
  405252:	f2c0 840b 	blt.w	405a6c <_svfprintf_r+0xd54>
  405256:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40525a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40525e:	2301      	movs	r3, #1
  405260:	e645      	b.n	404eee <_svfprintf_r+0x1d6>
  405262:	930a      	str	r3, [sp, #40]	; 0x28
  405264:	4b9b      	ldr	r3, [pc, #620]	; (4054d4 <_svfprintf_r+0x7bc>)
  405266:	9316      	str	r3, [sp, #88]	; 0x58
  405268:	9b07      	ldr	r3, [sp, #28]
  40526a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40526e:	069b      	lsls	r3, r3, #26
  405270:	f140 80f3 	bpl.w	40545a <_svfprintf_r+0x742>
  405274:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405276:	f103 0907 	add.w	r9, r3, #7
  40527a:	f029 0307 	bic.w	r3, r9, #7
  40527e:	e9d3 8900 	ldrd	r8, r9, [r3]
  405282:	f103 0208 	add.w	r2, r3, #8
  405286:	920e      	str	r2, [sp, #56]	; 0x38
  405288:	9b07      	ldr	r3, [sp, #28]
  40528a:	07d9      	lsls	r1, r3, #31
  40528c:	f140 80f5 	bpl.w	40547a <_svfprintf_r+0x762>
  405290:	ea58 0309 	orrs.w	r3, r8, r9
  405294:	f000 80f1 	beq.w	40547a <_svfprintf_r+0x762>
  405298:	9a07      	ldr	r2, [sp, #28]
  40529a:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  40529e:	2330      	movs	r3, #48	; 0x30
  4052a0:	f042 0202 	orr.w	r2, r2, #2
  4052a4:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4052a8:	9207      	str	r2, [sp, #28]
  4052aa:	2302      	movs	r3, #2
  4052ac:	e619      	b.n	404ee2 <_svfprintf_r+0x1ca>
  4052ae:	781d      	ldrb	r5, [r3, #0]
  4052b0:	4619      	mov	r1, r3
  4052b2:	2a00      	cmp	r2, #0
  4052b4:	f47f ad83 	bne.w	404dbe <_svfprintf_r+0xa6>
  4052b8:	2220      	movs	r2, #32
  4052ba:	e580      	b.n	404dbe <_svfprintf_r+0xa6>
  4052bc:	9907      	ldr	r1, [sp, #28]
  4052be:	f041 0120 	orr.w	r1, r1, #32
  4052c2:	9107      	str	r1, [sp, #28]
  4052c4:	781d      	ldrb	r5, [r3, #0]
  4052c6:	4619      	mov	r1, r3
  4052c8:	e579      	b.n	404dbe <_svfprintf_r+0xa6>
  4052ca:	930a      	str	r3, [sp, #40]	; 0x28
  4052cc:	9b07      	ldr	r3, [sp, #28]
  4052ce:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4052d2:	069a      	lsls	r2, r3, #26
  4052d4:	f140 84a1 	bpl.w	405c1a <_svfprintf_r+0xf02>
  4052d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4052da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4052dc:	ea4f 79e1 	mov.w	r9, r1, asr #31
  4052e0:	6813      	ldr	r3, [r2, #0]
  4052e2:	4608      	mov	r0, r1
  4052e4:	4688      	mov	r8, r1
  4052e6:	3204      	adds	r2, #4
  4052e8:	4649      	mov	r1, r9
  4052ea:	920e      	str	r2, [sp, #56]	; 0x38
  4052ec:	e9c3 0100 	strd	r0, r1, [r3]
  4052f0:	e537      	b.n	404d62 <_svfprintf_r+0x4a>
  4052f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4052f4:	930a      	str	r3, [sp, #40]	; 0x28
  4052f6:	6813      	ldr	r3, [r2, #0]
  4052f8:	9310      	str	r3, [sp, #64]	; 0x40
  4052fa:	f04f 0b00 	mov.w	fp, #0
  4052fe:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  405302:	f102 0904 	add.w	r9, r2, #4
  405306:	2b00      	cmp	r3, #0
  405308:	f000 863b 	beq.w	405f82 <_svfprintf_r+0x126a>
  40530c:	f1ba 0f00 	cmp.w	sl, #0
  405310:	9810      	ldr	r0, [sp, #64]	; 0x40
  405312:	f2c0 85e9 	blt.w	405ee8 <_svfprintf_r+0x11d0>
  405316:	4659      	mov	r1, fp
  405318:	4652      	mov	r2, sl
  40531a:	f002 fb09 	bl	407930 <memchr>
  40531e:	2800      	cmp	r0, #0
  405320:	f000 866c 	beq.w	405ffc <_svfprintf_r+0x12e4>
  405324:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405326:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40532a:	1ac3      	subs	r3, r0, r3
  40532c:	930d      	str	r3, [sp, #52]	; 0x34
  40532e:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405332:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405336:	9309      	str	r3, [sp, #36]	; 0x24
  405338:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  40533c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405340:	e60a      	b.n	404f58 <_svfprintf_r+0x240>
  405342:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  405346:	2100      	movs	r1, #0
  405348:	f813 5b01 	ldrb.w	r5, [r3], #1
  40534c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  405350:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  405354:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  405358:	2809      	cmp	r0, #9
  40535a:	d9f5      	bls.n	405348 <_svfprintf_r+0x630>
  40535c:	910c      	str	r1, [sp, #48]	; 0x30
  40535e:	e52f      	b.n	404dc0 <_svfprintf_r+0xa8>
  405360:	930a      	str	r3, [sp, #40]	; 0x28
  405362:	9b07      	ldr	r3, [sp, #28]
  405364:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405368:	f043 0310 	orr.w	r3, r3, #16
  40536c:	9307      	str	r3, [sp, #28]
  40536e:	9b07      	ldr	r3, [sp, #28]
  405370:	069b      	lsls	r3, r3, #26
  405372:	f53f af5f 	bmi.w	405234 <_svfprintf_r+0x51c>
  405376:	9b07      	ldr	r3, [sp, #28]
  405378:	06d8      	lsls	r0, r3, #27
  40537a:	f100 8368 	bmi.w	405a4e <_svfprintf_r+0xd36>
  40537e:	9b07      	ldr	r3, [sp, #28]
  405380:	0659      	lsls	r1, r3, #25
  405382:	f140 8364 	bpl.w	405a4e <_svfprintf_r+0xd36>
  405386:	990e      	ldr	r1, [sp, #56]	; 0x38
  405388:	f9b1 8000 	ldrsh.w	r8, [r1]
  40538c:	3104      	adds	r1, #4
  40538e:	ea4f 79e8 	mov.w	r9, r8, asr #31
  405392:	4642      	mov	r2, r8
  405394:	464b      	mov	r3, r9
  405396:	910e      	str	r1, [sp, #56]	; 0x38
  405398:	e758      	b.n	40524c <_svfprintf_r+0x534>
  40539a:	781d      	ldrb	r5, [r3, #0]
  40539c:	9907      	ldr	r1, [sp, #28]
  40539e:	2d6c      	cmp	r5, #108	; 0x6c
  4053a0:	f000 84cb 	beq.w	405d3a <_svfprintf_r+0x1022>
  4053a4:	f041 0110 	orr.w	r1, r1, #16
  4053a8:	9107      	str	r1, [sp, #28]
  4053aa:	4619      	mov	r1, r3
  4053ac:	e507      	b.n	404dbe <_svfprintf_r+0xa6>
  4053ae:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4053b0:	6829      	ldr	r1, [r5, #0]
  4053b2:	910c      	str	r1, [sp, #48]	; 0x30
  4053b4:	4608      	mov	r0, r1
  4053b6:	2800      	cmp	r0, #0
  4053b8:	4629      	mov	r1, r5
  4053ba:	f101 0104 	add.w	r1, r1, #4
  4053be:	f2c0 84b5 	blt.w	405d2c <_svfprintf_r+0x1014>
  4053c2:	910e      	str	r1, [sp, #56]	; 0x38
  4053c4:	781d      	ldrb	r5, [r3, #0]
  4053c6:	4619      	mov	r1, r3
  4053c8:	e4f9      	b.n	404dbe <_svfprintf_r+0xa6>
  4053ca:	9907      	ldr	r1, [sp, #28]
  4053cc:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  4053d0:	9107      	str	r1, [sp, #28]
  4053d2:	781d      	ldrb	r5, [r3, #0]
  4053d4:	4619      	mov	r1, r3
  4053d6:	e4f2      	b.n	404dbe <_svfprintf_r+0xa6>
  4053d8:	930a      	str	r3, [sp, #40]	; 0x28
  4053da:	9b07      	ldr	r3, [sp, #28]
  4053dc:	f043 0310 	orr.w	r3, r3, #16
  4053e0:	9307      	str	r3, [sp, #28]
  4053e2:	9b07      	ldr	r3, [sp, #28]
  4053e4:	f013 0320 	ands.w	r3, r3, #32
  4053e8:	f47f aef2 	bne.w	4051d0 <_svfprintf_r+0x4b8>
  4053ec:	9a07      	ldr	r2, [sp, #28]
  4053ee:	f012 0210 	ands.w	r2, r2, #16
  4053f2:	f040 8319 	bne.w	405a28 <_svfprintf_r+0xd10>
  4053f6:	9b07      	ldr	r3, [sp, #28]
  4053f8:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  4053fc:	f000 8314 	beq.w	405a28 <_svfprintf_r+0xd10>
  405400:	990e      	ldr	r1, [sp, #56]	; 0x38
  405402:	4613      	mov	r3, r2
  405404:	460a      	mov	r2, r1
  405406:	3204      	adds	r2, #4
  405408:	f8b1 8000 	ldrh.w	r8, [r1]
  40540c:	920e      	str	r2, [sp, #56]	; 0x38
  40540e:	f04f 0900 	mov.w	r9, #0
  405412:	e566      	b.n	404ee2 <_svfprintf_r+0x1ca>
  405414:	930a      	str	r3, [sp, #40]	; 0x28
  405416:	9b07      	ldr	r3, [sp, #28]
  405418:	f043 0310 	orr.w	r3, r3, #16
  40541c:	9307      	str	r3, [sp, #28]
  40541e:	9b07      	ldr	r3, [sp, #28]
  405420:	0698      	lsls	r0, r3, #26
  405422:	f53f ad53 	bmi.w	404ecc <_svfprintf_r+0x1b4>
  405426:	9b07      	ldr	r3, [sp, #28]
  405428:	06d9      	lsls	r1, r3, #27
  40542a:	f100 8306 	bmi.w	405a3a <_svfprintf_r+0xd22>
  40542e:	9b07      	ldr	r3, [sp, #28]
  405430:	065a      	lsls	r2, r3, #25
  405432:	f140 8302 	bpl.w	405a3a <_svfprintf_r+0xd22>
  405436:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405438:	f8b2 8000 	ldrh.w	r8, [r2]
  40543c:	3204      	adds	r2, #4
  40543e:	f04f 0900 	mov.w	r9, #0
  405442:	2301      	movs	r3, #1
  405444:	920e      	str	r2, [sp, #56]	; 0x38
  405446:	e54c      	b.n	404ee2 <_svfprintf_r+0x1ca>
  405448:	930a      	str	r3, [sp, #40]	; 0x28
  40544a:	4b23      	ldr	r3, [pc, #140]	; (4054d8 <_svfprintf_r+0x7c0>)
  40544c:	9316      	str	r3, [sp, #88]	; 0x58
  40544e:	9b07      	ldr	r3, [sp, #28]
  405450:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405454:	069b      	lsls	r3, r3, #26
  405456:	f53f af0d 	bmi.w	405274 <_svfprintf_r+0x55c>
  40545a:	9b07      	ldr	r3, [sp, #28]
  40545c:	06d8      	lsls	r0, r3, #27
  40545e:	f140 83cd 	bpl.w	405bfc <_svfprintf_r+0xee4>
  405462:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405464:	4613      	mov	r3, r2
  405466:	681b      	ldr	r3, [r3, #0]
  405468:	4698      	mov	r8, r3
  40546a:	9b07      	ldr	r3, [sp, #28]
  40546c:	3204      	adds	r2, #4
  40546e:	07d9      	lsls	r1, r3, #31
  405470:	920e      	str	r2, [sp, #56]	; 0x38
  405472:	f04f 0900 	mov.w	r9, #0
  405476:	f53f af0b 	bmi.w	405290 <_svfprintf_r+0x578>
  40547a:	2302      	movs	r3, #2
  40547c:	e531      	b.n	404ee2 <_svfprintf_r+0x1ca>
  40547e:	990e      	ldr	r1, [sp, #56]	; 0x38
  405480:	930a      	str	r3, [sp, #40]	; 0x28
  405482:	680a      	ldr	r2, [r1, #0]
  405484:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  405488:	2300      	movs	r3, #0
  40548a:	2201      	movs	r2, #1
  40548c:	3104      	adds	r1, #4
  40548e:	469c      	mov	ip, r3
  405490:	9209      	str	r2, [sp, #36]	; 0x24
  405492:	910e      	str	r1, [sp, #56]	; 0x38
  405494:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  405498:	ab26      	add	r3, sp, #152	; 0x98
  40549a:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  40549e:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4054a2:	920d      	str	r2, [sp, #52]	; 0x34
  4054a4:	9310      	str	r3, [sp, #64]	; 0x40
  4054a6:	e55d      	b.n	404f64 <_svfprintf_r+0x24c>
  4054a8:	9907      	ldr	r1, [sp, #28]
  4054aa:	f041 0108 	orr.w	r1, r1, #8
  4054ae:	9107      	str	r1, [sp, #28]
  4054b0:	781d      	ldrb	r5, [r3, #0]
  4054b2:	4619      	mov	r1, r3
  4054b4:	e483      	b.n	404dbe <_svfprintf_r+0xa6>
  4054b6:	9907      	ldr	r1, [sp, #28]
  4054b8:	f041 0101 	orr.w	r1, r1, #1
  4054bc:	9107      	str	r1, [sp, #28]
  4054be:	781d      	ldrb	r5, [r3, #0]
  4054c0:	4619      	mov	r1, r3
  4054c2:	e47c      	b.n	404dbe <_svfprintf_r+0xa6>
  4054c4:	9907      	ldr	r1, [sp, #28]
  4054c6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4054ca:	9107      	str	r1, [sp, #28]
  4054cc:	781d      	ldrb	r5, [r3, #0]
  4054ce:	4619      	mov	r1, r3
  4054d0:	e475      	b.n	404dbe <_svfprintf_r+0xa6>
  4054d2:	bf00      	nop
  4054d4:	0040977c 	.word	0x0040977c
  4054d8:	00409768 	.word	0x00409768
  4054dc:	00409748 	.word	0x00409748
  4054e0:	00409738 	.word	0x00409738
  4054e4:	930a      	str	r3, [sp, #40]	; 0x28
  4054e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4054e8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4054ec:	f103 0907 	add.w	r9, r3, #7
  4054f0:	f029 0307 	bic.w	r3, r9, #7
  4054f4:	f103 0208 	add.w	r2, r3, #8
  4054f8:	920e      	str	r2, [sp, #56]	; 0x38
  4054fa:	681a      	ldr	r2, [r3, #0]
  4054fc:	9214      	str	r2, [sp, #80]	; 0x50
  4054fe:	685b      	ldr	r3, [r3, #4]
  405500:	9315      	str	r3, [sp, #84]	; 0x54
  405502:	9915      	ldr	r1, [sp, #84]	; 0x54
  405504:	9814      	ldr	r0, [sp, #80]	; 0x50
  405506:	f003 f849 	bl	40859c <__fpclassifyd>
  40550a:	2801      	cmp	r0, #1
  40550c:	46d3      	mov	fp, sl
  40550e:	9814      	ldr	r0, [sp, #80]	; 0x50
  405510:	9915      	ldr	r1, [sp, #84]	; 0x54
  405512:	f040 8359 	bne.w	405bc8 <_svfprintf_r+0xeb0>
  405516:	2200      	movs	r2, #0
  405518:	2300      	movs	r3, #0
  40551a:	f7ff f83d 	bl	404598 <__aeabi_dcmplt>
  40551e:	2800      	cmp	r0, #0
  405520:	f040 8564 	bne.w	405fec <_svfprintf_r+0x12d4>
  405524:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405528:	9b07      	ldr	r3, [sp, #28]
  40552a:	4abe      	ldr	r2, [pc, #760]	; (405824 <_svfprintf_r+0xb0c>)
  40552c:	f8df e300 	ldr.w	lr, [pc, #768]	; 405830 <_svfprintf_r+0xb18>
  405530:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405534:	9307      	str	r3, [sp, #28]
  405536:	4613      	mov	r3, r2
  405538:	2103      	movs	r1, #3
  40553a:	2000      	movs	r0, #0
  40553c:	2d47      	cmp	r5, #71	; 0x47
  40553e:	bfd8      	it	le
  405540:	4673      	movle	r3, lr
  405542:	9109      	str	r1, [sp, #36]	; 0x24
  405544:	9011      	str	r0, [sp, #68]	; 0x44
  405546:	9310      	str	r3, [sp, #64]	; 0x40
  405548:	910d      	str	r1, [sp, #52]	; 0x34
  40554a:	9012      	str	r0, [sp, #72]	; 0x48
  40554c:	e504      	b.n	404f58 <_svfprintf_r+0x240>
  40554e:	980e      	ldr	r0, [sp, #56]	; 0x38
  405550:	9907      	ldr	r1, [sp, #28]
  405552:	930a      	str	r3, [sp, #40]	; 0x28
  405554:	2230      	movs	r2, #48	; 0x30
  405556:	6803      	ldr	r3, [r0, #0]
  405558:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  40555c:	4602      	mov	r2, r0
  40555e:	2578      	movs	r5, #120	; 0x78
  405560:	f041 0102 	orr.w	r1, r1, #2
  405564:	3204      	adds	r2, #4
  405566:	4698      	mov	r8, r3
  405568:	4baf      	ldr	r3, [pc, #700]	; (405828 <_svfprintf_r+0xb10>)
  40556a:	9316      	str	r3, [sp, #88]	; 0x58
  40556c:	9107      	str	r1, [sp, #28]
  40556e:	920e      	str	r2, [sp, #56]	; 0x38
  405570:	f04f 0900 	mov.w	r9, #0
  405574:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  405578:	2302      	movs	r3, #2
  40557a:	e4b2      	b.n	404ee2 <_svfprintf_r+0x1ca>
  40557c:	930a      	str	r3, [sp, #40]	; 0x28
  40557e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405582:	2d00      	cmp	r5, #0
  405584:	f000 83c6 	beq.w	405d14 <_svfprintf_r+0xffc>
  405588:	2300      	movs	r3, #0
  40558a:	2201      	movs	r2, #1
  40558c:	469c      	mov	ip, r3
  40558e:	9209      	str	r2, [sp, #36]	; 0x24
  405590:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  405594:	e77e      	b.n	405494 <_svfprintf_r+0x77c>
  405596:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40559a:	e539      	b.n	405010 <_svfprintf_r+0x2f8>
  40559c:	2b01      	cmp	r3, #1
  40559e:	f47f acb8 	bne.w	404f12 <_svfprintf_r+0x1fa>
  4055a2:	f1b9 0f00 	cmp.w	r9, #0
  4055a6:	bf08      	it	eq
  4055a8:	f1b8 0f0a 	cmpeq.w	r8, #10
  4055ac:	f080 821c 	bcs.w	4059e8 <_svfprintf_r+0xcd0>
  4055b0:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4055b4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4055b8:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  4055bc:	ebcb 0307 	rsb	r3, fp, r7
  4055c0:	930d      	str	r3, [sp, #52]	; 0x34
  4055c2:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4055c6:	e4bf      	b.n	404f48 <_svfprintf_r+0x230>
  4055c8:	2d65      	cmp	r5, #101	; 0x65
  4055ca:	f340 80a0 	ble.w	40570e <_svfprintf_r+0x9f6>
  4055ce:	9814      	ldr	r0, [sp, #80]	; 0x50
  4055d0:	9915      	ldr	r1, [sp, #84]	; 0x54
  4055d2:	2200      	movs	r2, #0
  4055d4:	2300      	movs	r3, #0
  4055d6:	f7fe ffd5 	bl	404584 <__aeabi_dcmpeq>
  4055da:	2800      	cmp	r0, #0
  4055dc:	f000 8145 	beq.w	40586a <_svfprintf_r+0xb52>
  4055e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4055e2:	4a92      	ldr	r2, [pc, #584]	; (40582c <_svfprintf_r+0xb14>)
  4055e4:	6022      	str	r2, [r4, #0]
  4055e6:	3301      	adds	r3, #1
  4055e8:	f10b 0b01 	add.w	fp, fp, #1
  4055ec:	2201      	movs	r2, #1
  4055ee:	2b07      	cmp	r3, #7
  4055f0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4055f4:	9324      	str	r3, [sp, #144]	; 0x90
  4055f6:	6062      	str	r2, [r4, #4]
  4055f8:	f300 8334 	bgt.w	405c64 <_svfprintf_r+0xf4c>
  4055fc:	3408      	adds	r4, #8
  4055fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405600:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405602:	4293      	cmp	r3, r2
  405604:	db03      	blt.n	40560e <_svfprintf_r+0x8f6>
  405606:	9b07      	ldr	r3, [sp, #28]
  405608:	07da      	lsls	r2, r3, #31
  40560a:	f57f ad7f 	bpl.w	40510c <_svfprintf_r+0x3f4>
  40560e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405610:	9918      	ldr	r1, [sp, #96]	; 0x60
  405612:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  405614:	6022      	str	r2, [r4, #0]
  405616:	3301      	adds	r3, #1
  405618:	448b      	add	fp, r1
  40561a:	2b07      	cmp	r3, #7
  40561c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405620:	6061      	str	r1, [r4, #4]
  405622:	9324      	str	r3, [sp, #144]	; 0x90
  405624:	f300 8390 	bgt.w	405d48 <_svfprintf_r+0x1030>
  405628:	3408      	adds	r4, #8
  40562a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40562c:	1e5d      	subs	r5, r3, #1
  40562e:	2d00      	cmp	r5, #0
  405630:	f77f ad6c 	ble.w	40510c <_svfprintf_r+0x3f4>
  405634:	2d10      	cmp	r5, #16
  405636:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405638:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 405834 <_svfprintf_r+0xb1c>
  40563c:	f340 81ba 	ble.w	4059b4 <_svfprintf_r+0xc9c>
  405640:	f04f 0810 	mov.w	r8, #16
  405644:	465a      	mov	r2, fp
  405646:	f8dd a020 	ldr.w	sl, [sp, #32]
  40564a:	e004      	b.n	405656 <_svfprintf_r+0x93e>
  40564c:	3408      	adds	r4, #8
  40564e:	3d10      	subs	r5, #16
  405650:	2d10      	cmp	r5, #16
  405652:	f340 81ae 	ble.w	4059b2 <_svfprintf_r+0xc9a>
  405656:	3301      	adds	r3, #1
  405658:	3210      	adds	r2, #16
  40565a:	2b07      	cmp	r3, #7
  40565c:	9225      	str	r2, [sp, #148]	; 0x94
  40565e:	9324      	str	r3, [sp, #144]	; 0x90
  405660:	f8c4 9000 	str.w	r9, [r4]
  405664:	f8c4 8004 	str.w	r8, [r4, #4]
  405668:	ddf0      	ble.n	40564c <_svfprintf_r+0x934>
  40566a:	4650      	mov	r0, sl
  40566c:	4631      	mov	r1, r6
  40566e:	aa23      	add	r2, sp, #140	; 0x8c
  405670:	f002 ffd2 	bl	408618 <__ssprint_r>
  405674:	2800      	cmp	r0, #0
  405676:	f47f ac15 	bne.w	404ea4 <_svfprintf_r+0x18c>
  40567a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40567c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40567e:	463c      	mov	r4, r7
  405680:	e7e5      	b.n	40564e <_svfprintf_r+0x936>
  405682:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405684:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405686:	ebc2 0a03 	rsb	sl, r2, r3
  40568a:	f1ba 0f00 	cmp.w	sl, #0
  40568e:	f77f ace7 	ble.w	405060 <_svfprintf_r+0x348>
  405692:	f1ba 0f10 	cmp.w	sl, #16
  405696:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405698:	f8df 9198 	ldr.w	r9, [pc, #408]	; 405834 <_svfprintf_r+0xb1c>
  40569c:	dd2b      	ble.n	4056f6 <_svfprintf_r+0x9de>
  40569e:	4649      	mov	r1, r9
  4056a0:	465b      	mov	r3, fp
  4056a2:	46a9      	mov	r9, r5
  4056a4:	f04f 0810 	mov.w	r8, #16
  4056a8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4056ac:	460d      	mov	r5, r1
  4056ae:	e006      	b.n	4056be <_svfprintf_r+0x9a6>
  4056b0:	f1aa 0a10 	sub.w	sl, sl, #16
  4056b4:	f1ba 0f10 	cmp.w	sl, #16
  4056b8:	f104 0408 	add.w	r4, r4, #8
  4056bc:	dd17      	ble.n	4056ee <_svfprintf_r+0x9d6>
  4056be:	3201      	adds	r2, #1
  4056c0:	3310      	adds	r3, #16
  4056c2:	2a07      	cmp	r2, #7
  4056c4:	9325      	str	r3, [sp, #148]	; 0x94
  4056c6:	9224      	str	r2, [sp, #144]	; 0x90
  4056c8:	e884 0120 	stmia.w	r4, {r5, r8}
  4056cc:	ddf0      	ble.n	4056b0 <_svfprintf_r+0x998>
  4056ce:	4658      	mov	r0, fp
  4056d0:	4631      	mov	r1, r6
  4056d2:	aa23      	add	r2, sp, #140	; 0x8c
  4056d4:	f002 ffa0 	bl	408618 <__ssprint_r>
  4056d8:	2800      	cmp	r0, #0
  4056da:	f47f abe3 	bne.w	404ea4 <_svfprintf_r+0x18c>
  4056de:	f1aa 0a10 	sub.w	sl, sl, #16
  4056e2:	f1ba 0f10 	cmp.w	sl, #16
  4056e6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4056e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4056ea:	463c      	mov	r4, r7
  4056ec:	dce7      	bgt.n	4056be <_svfprintf_r+0x9a6>
  4056ee:	469b      	mov	fp, r3
  4056f0:	462b      	mov	r3, r5
  4056f2:	464d      	mov	r5, r9
  4056f4:	4699      	mov	r9, r3
  4056f6:	3201      	adds	r2, #1
  4056f8:	44d3      	add	fp, sl
  4056fa:	2a07      	cmp	r2, #7
  4056fc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405700:	9224      	str	r2, [sp, #144]	; 0x90
  405702:	e884 0600 	stmia.w	r4, {r9, sl}
  405706:	f300 8252 	bgt.w	405bae <_svfprintf_r+0xe96>
  40570a:	3408      	adds	r4, #8
  40570c:	e4a8      	b.n	405060 <_svfprintf_r+0x348>
  40570e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405710:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405712:	2b01      	cmp	r3, #1
  405714:	f340 8220 	ble.w	405b58 <_svfprintf_r+0xe40>
  405718:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40571a:	6023      	str	r3, [r4, #0]
  40571c:	3501      	adds	r5, #1
  40571e:	f10b 0301 	add.w	r3, fp, #1
  405722:	2201      	movs	r2, #1
  405724:	2d07      	cmp	r5, #7
  405726:	9325      	str	r3, [sp, #148]	; 0x94
  405728:	9524      	str	r5, [sp, #144]	; 0x90
  40572a:	6062      	str	r2, [r4, #4]
  40572c:	f300 8226 	bgt.w	405b7c <_svfprintf_r+0xe64>
  405730:	3408      	adds	r4, #8
  405732:	9918      	ldr	r1, [sp, #96]	; 0x60
  405734:	6061      	str	r1, [r4, #4]
  405736:	3501      	adds	r5, #1
  405738:	eb03 0b01 	add.w	fp, r3, r1
  40573c:	2d07      	cmp	r5, #7
  40573e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405740:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405744:	9524      	str	r5, [sp, #144]	; 0x90
  405746:	6023      	str	r3, [r4, #0]
  405748:	f300 8224 	bgt.w	405b94 <_svfprintf_r+0xe7c>
  40574c:	3408      	adds	r4, #8
  40574e:	2300      	movs	r3, #0
  405750:	9814      	ldr	r0, [sp, #80]	; 0x50
  405752:	9915      	ldr	r1, [sp, #84]	; 0x54
  405754:	2200      	movs	r2, #0
  405756:	f7fe ff15 	bl	404584 <__aeabi_dcmpeq>
  40575a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40575c:	2800      	cmp	r0, #0
  40575e:	f040 80de 	bne.w	40591e <_svfprintf_r+0xc06>
  405762:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405764:	3b01      	subs	r3, #1
  405766:	3501      	adds	r5, #1
  405768:	3201      	adds	r2, #1
  40576a:	449b      	add	fp, r3
  40576c:	2d07      	cmp	r5, #7
  40576e:	9524      	str	r5, [sp, #144]	; 0x90
  405770:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405774:	6022      	str	r2, [r4, #0]
  405776:	6063      	str	r3, [r4, #4]
  405778:	f300 810e 	bgt.w	405998 <_svfprintf_r+0xc80>
  40577c:	3408      	adds	r4, #8
  40577e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405780:	6062      	str	r2, [r4, #4]
  405782:	3501      	adds	r5, #1
  405784:	4493      	add	fp, r2
  405786:	ab1f      	add	r3, sp, #124	; 0x7c
  405788:	2d07      	cmp	r5, #7
  40578a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40578e:	9524      	str	r5, [sp, #144]	; 0x90
  405790:	6023      	str	r3, [r4, #0]
  405792:	f77f acba 	ble.w	40510a <_svfprintf_r+0x3f2>
  405796:	9808      	ldr	r0, [sp, #32]
  405798:	4631      	mov	r1, r6
  40579a:	aa23      	add	r2, sp, #140	; 0x8c
  40579c:	f002 ff3c 	bl	408618 <__ssprint_r>
  4057a0:	2800      	cmp	r0, #0
  4057a2:	f47f ab7f 	bne.w	404ea4 <_svfprintf_r+0x18c>
  4057a6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4057aa:	463c      	mov	r4, r7
  4057ac:	e4ae      	b.n	40510c <_svfprintf_r+0x3f4>
  4057ae:	2b00      	cmp	r3, #0
  4057b0:	d132      	bne.n	405818 <_svfprintf_r+0xb00>
  4057b2:	9b07      	ldr	r3, [sp, #28]
  4057b4:	07d8      	lsls	r0, r3, #31
  4057b6:	d52f      	bpl.n	405818 <_svfprintf_r+0xb00>
  4057b8:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4057bc:	2330      	movs	r3, #48	; 0x30
  4057be:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4057c2:	ebcb 0307 	rsb	r3, fp, r7
  4057c6:	930d      	str	r3, [sp, #52]	; 0x34
  4057c8:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4057cc:	f7ff bbbc 	b.w	404f48 <_svfprintf_r+0x230>
  4057d0:	9808      	ldr	r0, [sp, #32]
  4057d2:	4631      	mov	r1, r6
  4057d4:	aa23      	add	r2, sp, #140	; 0x8c
  4057d6:	f002 ff1f 	bl	408618 <__ssprint_r>
  4057da:	2800      	cmp	r0, #0
  4057dc:	f47f ab62 	bne.w	404ea4 <_svfprintf_r+0x18c>
  4057e0:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4057e4:	463c      	mov	r4, r7
  4057e6:	e47f      	b.n	4050e8 <_svfprintf_r+0x3d0>
  4057e8:	9808      	ldr	r0, [sp, #32]
  4057ea:	4631      	mov	r1, r6
  4057ec:	aa23      	add	r2, sp, #140	; 0x8c
  4057ee:	f002 ff13 	bl	408618 <__ssprint_r>
  4057f2:	2800      	cmp	r0, #0
  4057f4:	f47f ab56 	bne.w	404ea4 <_svfprintf_r+0x18c>
  4057f8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4057fc:	463c      	mov	r4, r7
  4057fe:	e41a      	b.n	405036 <_svfprintf_r+0x31e>
  405800:	9808      	ldr	r0, [sp, #32]
  405802:	4631      	mov	r1, r6
  405804:	aa23      	add	r2, sp, #140	; 0x8c
  405806:	f002 ff07 	bl	408618 <__ssprint_r>
  40580a:	2800      	cmp	r0, #0
  40580c:	f47f ab4a 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405810:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405814:	463c      	mov	r4, r7
  405816:	e41f      	b.n	405058 <_svfprintf_r+0x340>
  405818:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  40581c:	9710      	str	r7, [sp, #64]	; 0x40
  40581e:	f7ff bb93 	b.w	404f48 <_svfprintf_r+0x230>
  405822:	bf00      	nop
  405824:	0040975c 	.word	0x0040975c
  405828:	0040977c 	.word	0x0040977c
  40582c:	00409798 	.word	0x00409798
  405830:	00409758 	.word	0x00409758
  405834:	00409738 	.word	0x00409738
  405838:	9816      	ldr	r0, [sp, #88]	; 0x58
  40583a:	46bb      	mov	fp, r7
  40583c:	ea4f 1318 	mov.w	r3, r8, lsr #4
  405840:	f008 010f 	and.w	r1, r8, #15
  405844:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  405848:	ea4f 1219 	mov.w	r2, r9, lsr #4
  40584c:	4698      	mov	r8, r3
  40584e:	4691      	mov	r9, r2
  405850:	5c43      	ldrb	r3, [r0, r1]
  405852:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  405856:	ea58 0309 	orrs.w	r3, r8, r9
  40585a:	d1ef      	bne.n	40583c <_svfprintf_r+0xb24>
  40585c:	465b      	mov	r3, fp
  40585e:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  405862:	1afb      	subs	r3, r7, r3
  405864:	930d      	str	r3, [sp, #52]	; 0x34
  405866:	f7ff bb6f 	b.w	404f48 <_svfprintf_r+0x230>
  40586a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40586c:	2d00      	cmp	r5, #0
  40586e:	f340 8205 	ble.w	405c7c <_svfprintf_r+0xf64>
  405872:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405874:	9912      	ldr	r1, [sp, #72]	; 0x48
  405876:	428a      	cmp	r2, r1
  405878:	4613      	mov	r3, r2
  40587a:	bfa8      	it	ge
  40587c:	460b      	movge	r3, r1
  40587e:	461d      	mov	r5, r3
  405880:	9910      	ldr	r1, [sp, #64]	; 0x40
  405882:	2d00      	cmp	r5, #0
  405884:	eb01 0a02 	add.w	sl, r1, r2
  405888:	dd0b      	ble.n	4058a2 <_svfprintf_r+0xb8a>
  40588a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40588c:	6021      	str	r1, [r4, #0]
  40588e:	3301      	adds	r3, #1
  405890:	44ab      	add	fp, r5
  405892:	2b07      	cmp	r3, #7
  405894:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405898:	6065      	str	r5, [r4, #4]
  40589a:	9324      	str	r3, [sp, #144]	; 0x90
  40589c:	f300 834d 	bgt.w	405f3a <_svfprintf_r+0x1222>
  4058a0:	3408      	adds	r4, #8
  4058a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4058a4:	2d00      	cmp	r5, #0
  4058a6:	bfa8      	it	ge
  4058a8:	1b5b      	subge	r3, r3, r5
  4058aa:	2b00      	cmp	r3, #0
  4058ac:	461d      	mov	r5, r3
  4058ae:	f340 80f5 	ble.w	405a9c <_svfprintf_r+0xd84>
  4058b2:	2d10      	cmp	r5, #16
  4058b4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4058b6:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 405eac <_svfprintf_r+0x1194>
  4058ba:	f340 81c6 	ble.w	405c4a <_svfprintf_r+0xf32>
  4058be:	465a      	mov	r2, fp
  4058c0:	f04f 0810 	mov.w	r8, #16
  4058c4:	f8dd b020 	ldr.w	fp, [sp, #32]
  4058c8:	e004      	b.n	4058d4 <_svfprintf_r+0xbbc>
  4058ca:	3408      	adds	r4, #8
  4058cc:	3d10      	subs	r5, #16
  4058ce:	2d10      	cmp	r5, #16
  4058d0:	f340 81ba 	ble.w	405c48 <_svfprintf_r+0xf30>
  4058d4:	3301      	adds	r3, #1
  4058d6:	3210      	adds	r2, #16
  4058d8:	2b07      	cmp	r3, #7
  4058da:	9225      	str	r2, [sp, #148]	; 0x94
  4058dc:	9324      	str	r3, [sp, #144]	; 0x90
  4058de:	f8c4 9000 	str.w	r9, [r4]
  4058e2:	f8c4 8004 	str.w	r8, [r4, #4]
  4058e6:	ddf0      	ble.n	4058ca <_svfprintf_r+0xbb2>
  4058e8:	4658      	mov	r0, fp
  4058ea:	4631      	mov	r1, r6
  4058ec:	aa23      	add	r2, sp, #140	; 0x8c
  4058ee:	f002 fe93 	bl	408618 <__ssprint_r>
  4058f2:	2800      	cmp	r0, #0
  4058f4:	f47f aad6 	bne.w	404ea4 <_svfprintf_r+0x18c>
  4058f8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4058fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4058fc:	463c      	mov	r4, r7
  4058fe:	e7e5      	b.n	4058cc <_svfprintf_r+0xbb4>
  405900:	9808      	ldr	r0, [sp, #32]
  405902:	4631      	mov	r1, r6
  405904:	aa23      	add	r2, sp, #140	; 0x8c
  405906:	f002 fe87 	bl	408618 <__ssprint_r>
  40590a:	2800      	cmp	r0, #0
  40590c:	f47f aaca 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405910:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405914:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405918:	463c      	mov	r4, r7
  40591a:	f7ff bb79 	b.w	405010 <_svfprintf_r+0x2f8>
  40591e:	f103 38ff 	add.w	r8, r3, #4294967295
  405922:	f1b8 0f00 	cmp.w	r8, #0
  405926:	f77f af2a 	ble.w	40577e <_svfprintf_r+0xa66>
  40592a:	f1b8 0f10 	cmp.w	r8, #16
  40592e:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 405eac <_svfprintf_r+0x1194>
  405932:	dd25      	ble.n	405980 <_svfprintf_r+0xc68>
  405934:	465b      	mov	r3, fp
  405936:	f04f 0a10 	mov.w	sl, #16
  40593a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40593e:	e006      	b.n	40594e <_svfprintf_r+0xc36>
  405940:	f1a8 0810 	sub.w	r8, r8, #16
  405944:	f1b8 0f10 	cmp.w	r8, #16
  405948:	f104 0408 	add.w	r4, r4, #8
  40594c:	dd17      	ble.n	40597e <_svfprintf_r+0xc66>
  40594e:	3501      	adds	r5, #1
  405950:	3310      	adds	r3, #16
  405952:	2d07      	cmp	r5, #7
  405954:	9325      	str	r3, [sp, #148]	; 0x94
  405956:	9524      	str	r5, [sp, #144]	; 0x90
  405958:	e884 0600 	stmia.w	r4, {r9, sl}
  40595c:	ddf0      	ble.n	405940 <_svfprintf_r+0xc28>
  40595e:	4658      	mov	r0, fp
  405960:	4631      	mov	r1, r6
  405962:	aa23      	add	r2, sp, #140	; 0x8c
  405964:	f002 fe58 	bl	408618 <__ssprint_r>
  405968:	2800      	cmp	r0, #0
  40596a:	f47f aa9b 	bne.w	404ea4 <_svfprintf_r+0x18c>
  40596e:	f1a8 0810 	sub.w	r8, r8, #16
  405972:	f1b8 0f10 	cmp.w	r8, #16
  405976:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405978:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40597a:	463c      	mov	r4, r7
  40597c:	dce7      	bgt.n	40594e <_svfprintf_r+0xc36>
  40597e:	469b      	mov	fp, r3
  405980:	3501      	adds	r5, #1
  405982:	44c3      	add	fp, r8
  405984:	2d07      	cmp	r5, #7
  405986:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40598a:	9524      	str	r5, [sp, #144]	; 0x90
  40598c:	f8c4 9000 	str.w	r9, [r4]
  405990:	f8c4 8004 	str.w	r8, [r4, #4]
  405994:	f77f aef2 	ble.w	40577c <_svfprintf_r+0xa64>
  405998:	9808      	ldr	r0, [sp, #32]
  40599a:	4631      	mov	r1, r6
  40599c:	aa23      	add	r2, sp, #140	; 0x8c
  40599e:	f002 fe3b 	bl	408618 <__ssprint_r>
  4059a2:	2800      	cmp	r0, #0
  4059a4:	f47f aa7e 	bne.w	404ea4 <_svfprintf_r+0x18c>
  4059a8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4059ac:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4059ae:	463c      	mov	r4, r7
  4059b0:	e6e5      	b.n	40577e <_svfprintf_r+0xa66>
  4059b2:	4693      	mov	fp, r2
  4059b4:	3301      	adds	r3, #1
  4059b6:	44ab      	add	fp, r5
  4059b8:	2b07      	cmp	r3, #7
  4059ba:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4059be:	9324      	str	r3, [sp, #144]	; 0x90
  4059c0:	f8c4 9000 	str.w	r9, [r4]
  4059c4:	6065      	str	r5, [r4, #4]
  4059c6:	f77f aba0 	ble.w	40510a <_svfprintf_r+0x3f2>
  4059ca:	e6e4      	b.n	405796 <_svfprintf_r+0xa7e>
  4059cc:	2b30      	cmp	r3, #48	; 0x30
  4059ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4059d0:	f43f af47 	beq.w	405862 <_svfprintf_r+0xb4a>
  4059d4:	3b01      	subs	r3, #1
  4059d6:	461a      	mov	r2, r3
  4059d8:	9310      	str	r3, [sp, #64]	; 0x40
  4059da:	1aba      	subs	r2, r7, r2
  4059dc:	2330      	movs	r3, #48	; 0x30
  4059de:	920d      	str	r2, [sp, #52]	; 0x34
  4059e0:	f801 3c01 	strb.w	r3, [r1, #-1]
  4059e4:	f7ff bab0 	b.w	404f48 <_svfprintf_r+0x230>
  4059e8:	46bb      	mov	fp, r7
  4059ea:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4059ee:	4640      	mov	r0, r8
  4059f0:	4649      	mov	r1, r9
  4059f2:	220a      	movs	r2, #10
  4059f4:	2300      	movs	r3, #0
  4059f6:	f002 ff13 	bl	408820 <__aeabi_uldivmod>
  4059fa:	3230      	adds	r2, #48	; 0x30
  4059fc:	4640      	mov	r0, r8
  4059fe:	4649      	mov	r1, r9
  405a00:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405a04:	2300      	movs	r3, #0
  405a06:	220a      	movs	r2, #10
  405a08:	f002 ff0a 	bl	408820 <__aeabi_uldivmod>
  405a0c:	4680      	mov	r8, r0
  405a0e:	4689      	mov	r9, r1
  405a10:	ea58 0309 	orrs.w	r3, r8, r9
  405a14:	d1eb      	bne.n	4059ee <_svfprintf_r+0xcd6>
  405a16:	465b      	mov	r3, fp
  405a18:	1afb      	subs	r3, r7, r3
  405a1a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405a1e:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  405a22:	930d      	str	r3, [sp, #52]	; 0x34
  405a24:	f7ff ba90 	b.w	404f48 <_svfprintf_r+0x230>
  405a28:	990e      	ldr	r1, [sp, #56]	; 0x38
  405a2a:	680a      	ldr	r2, [r1, #0]
  405a2c:	3104      	adds	r1, #4
  405a2e:	910e      	str	r1, [sp, #56]	; 0x38
  405a30:	4690      	mov	r8, r2
  405a32:	f04f 0900 	mov.w	r9, #0
  405a36:	f7ff ba54 	b.w	404ee2 <_svfprintf_r+0x1ca>
  405a3a:	990e      	ldr	r1, [sp, #56]	; 0x38
  405a3c:	680a      	ldr	r2, [r1, #0]
  405a3e:	3104      	adds	r1, #4
  405a40:	2301      	movs	r3, #1
  405a42:	910e      	str	r1, [sp, #56]	; 0x38
  405a44:	4690      	mov	r8, r2
  405a46:	f04f 0900 	mov.w	r9, #0
  405a4a:	f7ff ba4a 	b.w	404ee2 <_svfprintf_r+0x1ca>
  405a4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405a50:	6813      	ldr	r3, [r2, #0]
  405a52:	4698      	mov	r8, r3
  405a54:	ea4f 79e3 	mov.w	r9, r3, asr #31
  405a58:	4613      	mov	r3, r2
  405a5a:	3304      	adds	r3, #4
  405a5c:	4642      	mov	r2, r8
  405a5e:	930e      	str	r3, [sp, #56]	; 0x38
  405a60:	2a00      	cmp	r2, #0
  405a62:	464b      	mov	r3, r9
  405a64:	f173 0300 	sbcs.w	r3, r3, #0
  405a68:	f6bf abf5 	bge.w	405256 <_svfprintf_r+0x53e>
  405a6c:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405a70:	f1d8 0800 	rsbs	r8, r8, #0
  405a74:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  405a78:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405a7c:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  405a80:	2301      	movs	r3, #1
  405a82:	f7ff ba34 	b.w	404eee <_svfprintf_r+0x1d6>
  405a86:	9808      	ldr	r0, [sp, #32]
  405a88:	4631      	mov	r1, r6
  405a8a:	aa23      	add	r2, sp, #140	; 0x8c
  405a8c:	f002 fdc4 	bl	408618 <__ssprint_r>
  405a90:	2800      	cmp	r0, #0
  405a92:	f47f aa07 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405a96:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405a9a:	463c      	mov	r4, r7
  405a9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405a9e:	9912      	ldr	r1, [sp, #72]	; 0x48
  405aa0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405aa2:	440a      	add	r2, r1
  405aa4:	4690      	mov	r8, r2
  405aa6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405aa8:	4293      	cmp	r3, r2
  405aaa:	db46      	blt.n	405b3a <_svfprintf_r+0xe22>
  405aac:	9a07      	ldr	r2, [sp, #28]
  405aae:	07d0      	lsls	r0, r2, #31
  405ab0:	d443      	bmi.n	405b3a <_svfprintf_r+0xe22>
  405ab2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405ab4:	ebc8 050a 	rsb	r5, r8, sl
  405ab8:	1ad3      	subs	r3, r2, r3
  405aba:	429d      	cmp	r5, r3
  405abc:	bfa8      	it	ge
  405abe:	461d      	movge	r5, r3
  405ac0:	2d00      	cmp	r5, #0
  405ac2:	dd0c      	ble.n	405ade <_svfprintf_r+0xdc6>
  405ac4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405ac6:	f8c4 8000 	str.w	r8, [r4]
  405aca:	3201      	adds	r2, #1
  405acc:	44ab      	add	fp, r5
  405ace:	2a07      	cmp	r2, #7
  405ad0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405ad4:	6065      	str	r5, [r4, #4]
  405ad6:	9224      	str	r2, [sp, #144]	; 0x90
  405ad8:	f300 8267 	bgt.w	405faa <_svfprintf_r+0x1292>
  405adc:	3408      	adds	r4, #8
  405ade:	2d00      	cmp	r5, #0
  405ae0:	bfac      	ite	ge
  405ae2:	1b5d      	subge	r5, r3, r5
  405ae4:	461d      	movlt	r5, r3
  405ae6:	2d00      	cmp	r5, #0
  405ae8:	f77f ab10 	ble.w	40510c <_svfprintf_r+0x3f4>
  405aec:	2d10      	cmp	r5, #16
  405aee:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405af0:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 405eac <_svfprintf_r+0x1194>
  405af4:	f77f af5e 	ble.w	4059b4 <_svfprintf_r+0xc9c>
  405af8:	f04f 0810 	mov.w	r8, #16
  405afc:	465a      	mov	r2, fp
  405afe:	f8dd a020 	ldr.w	sl, [sp, #32]
  405b02:	e004      	b.n	405b0e <_svfprintf_r+0xdf6>
  405b04:	3408      	adds	r4, #8
  405b06:	3d10      	subs	r5, #16
  405b08:	2d10      	cmp	r5, #16
  405b0a:	f77f af52 	ble.w	4059b2 <_svfprintf_r+0xc9a>
  405b0e:	3301      	adds	r3, #1
  405b10:	3210      	adds	r2, #16
  405b12:	2b07      	cmp	r3, #7
  405b14:	9225      	str	r2, [sp, #148]	; 0x94
  405b16:	9324      	str	r3, [sp, #144]	; 0x90
  405b18:	f8c4 9000 	str.w	r9, [r4]
  405b1c:	f8c4 8004 	str.w	r8, [r4, #4]
  405b20:	ddf0      	ble.n	405b04 <_svfprintf_r+0xdec>
  405b22:	4650      	mov	r0, sl
  405b24:	4631      	mov	r1, r6
  405b26:	aa23      	add	r2, sp, #140	; 0x8c
  405b28:	f002 fd76 	bl	408618 <__ssprint_r>
  405b2c:	2800      	cmp	r0, #0
  405b2e:	f47f a9b9 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405b32:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405b34:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405b36:	463c      	mov	r4, r7
  405b38:	e7e5      	b.n	405b06 <_svfprintf_r+0xdee>
  405b3a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405b3c:	9818      	ldr	r0, [sp, #96]	; 0x60
  405b3e:	9917      	ldr	r1, [sp, #92]	; 0x5c
  405b40:	6021      	str	r1, [r4, #0]
  405b42:	3201      	adds	r2, #1
  405b44:	4483      	add	fp, r0
  405b46:	2a07      	cmp	r2, #7
  405b48:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405b4c:	6060      	str	r0, [r4, #4]
  405b4e:	9224      	str	r2, [sp, #144]	; 0x90
  405b50:	f300 820a 	bgt.w	405f68 <_svfprintf_r+0x1250>
  405b54:	3408      	adds	r4, #8
  405b56:	e7ac      	b.n	405ab2 <_svfprintf_r+0xd9a>
  405b58:	9b07      	ldr	r3, [sp, #28]
  405b5a:	07d9      	lsls	r1, r3, #31
  405b5c:	f53f addc 	bmi.w	405718 <_svfprintf_r+0xa00>
  405b60:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405b62:	6023      	str	r3, [r4, #0]
  405b64:	3501      	adds	r5, #1
  405b66:	f10b 0b01 	add.w	fp, fp, #1
  405b6a:	2301      	movs	r3, #1
  405b6c:	2d07      	cmp	r5, #7
  405b6e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405b72:	9524      	str	r5, [sp, #144]	; 0x90
  405b74:	6063      	str	r3, [r4, #4]
  405b76:	f77f ae01 	ble.w	40577c <_svfprintf_r+0xa64>
  405b7a:	e70d      	b.n	405998 <_svfprintf_r+0xc80>
  405b7c:	9808      	ldr	r0, [sp, #32]
  405b7e:	4631      	mov	r1, r6
  405b80:	aa23      	add	r2, sp, #140	; 0x8c
  405b82:	f002 fd49 	bl	408618 <__ssprint_r>
  405b86:	2800      	cmp	r0, #0
  405b88:	f47f a98c 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405b8c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405b8e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405b90:	463c      	mov	r4, r7
  405b92:	e5ce      	b.n	405732 <_svfprintf_r+0xa1a>
  405b94:	9808      	ldr	r0, [sp, #32]
  405b96:	4631      	mov	r1, r6
  405b98:	aa23      	add	r2, sp, #140	; 0x8c
  405b9a:	f002 fd3d 	bl	408618 <__ssprint_r>
  405b9e:	2800      	cmp	r0, #0
  405ba0:	f47f a980 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405ba4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405ba8:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405baa:	463c      	mov	r4, r7
  405bac:	e5cf      	b.n	40574e <_svfprintf_r+0xa36>
  405bae:	9808      	ldr	r0, [sp, #32]
  405bb0:	4631      	mov	r1, r6
  405bb2:	aa23      	add	r2, sp, #140	; 0x8c
  405bb4:	f002 fd30 	bl	408618 <__ssprint_r>
  405bb8:	2800      	cmp	r0, #0
  405bba:	f47f a973 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405bbe:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405bc2:	463c      	mov	r4, r7
  405bc4:	f7ff ba4c 	b.w	405060 <_svfprintf_r+0x348>
  405bc8:	f002 fce8 	bl	40859c <__fpclassifyd>
  405bcc:	2800      	cmp	r0, #0
  405bce:	f040 80c7 	bne.w	405d60 <_svfprintf_r+0x1048>
  405bd2:	4686      	mov	lr, r0
  405bd4:	4ab2      	ldr	r2, [pc, #712]	; (405ea0 <_svfprintf_r+0x1188>)
  405bd6:	4bb3      	ldr	r3, [pc, #716]	; (405ea4 <_svfprintf_r+0x118c>)
  405bd8:	9011      	str	r0, [sp, #68]	; 0x44
  405bda:	9807      	ldr	r0, [sp, #28]
  405bdc:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405be0:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  405be4:	2103      	movs	r1, #3
  405be6:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  405bea:	2d47      	cmp	r5, #71	; 0x47
  405bec:	bfd8      	it	le
  405bee:	461a      	movle	r2, r3
  405bf0:	9109      	str	r1, [sp, #36]	; 0x24
  405bf2:	9007      	str	r0, [sp, #28]
  405bf4:	9210      	str	r2, [sp, #64]	; 0x40
  405bf6:	910d      	str	r1, [sp, #52]	; 0x34
  405bf8:	f7ff b9ae 	b.w	404f58 <_svfprintf_r+0x240>
  405bfc:	9b07      	ldr	r3, [sp, #28]
  405bfe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405c00:	f013 0f40 	tst.w	r3, #64	; 0x40
  405c04:	4613      	mov	r3, r2
  405c06:	f43f ac2e 	beq.w	405466 <_svfprintf_r+0x74e>
  405c0a:	3304      	adds	r3, #4
  405c0c:	f8b2 8000 	ldrh.w	r8, [r2]
  405c10:	930e      	str	r3, [sp, #56]	; 0x38
  405c12:	f04f 0900 	mov.w	r9, #0
  405c16:	f7ff bb37 	b.w	405288 <_svfprintf_r+0x570>
  405c1a:	9b07      	ldr	r3, [sp, #28]
  405c1c:	06db      	lsls	r3, r3, #27
  405c1e:	d40b      	bmi.n	405c38 <_svfprintf_r+0xf20>
  405c20:	9b07      	ldr	r3, [sp, #28]
  405c22:	065d      	lsls	r5, r3, #25
  405c24:	d508      	bpl.n	405c38 <_svfprintf_r+0xf20>
  405c26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405c28:	6813      	ldr	r3, [r2, #0]
  405c2a:	3204      	adds	r2, #4
  405c2c:	920e      	str	r2, [sp, #56]	; 0x38
  405c2e:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  405c32:	801a      	strh	r2, [r3, #0]
  405c34:	f7ff b895 	b.w	404d62 <_svfprintf_r+0x4a>
  405c38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405c3a:	6813      	ldr	r3, [r2, #0]
  405c3c:	3204      	adds	r2, #4
  405c3e:	920e      	str	r2, [sp, #56]	; 0x38
  405c40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405c42:	601a      	str	r2, [r3, #0]
  405c44:	f7ff b88d 	b.w	404d62 <_svfprintf_r+0x4a>
  405c48:	4693      	mov	fp, r2
  405c4a:	3301      	adds	r3, #1
  405c4c:	44ab      	add	fp, r5
  405c4e:	2b07      	cmp	r3, #7
  405c50:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405c54:	9324      	str	r3, [sp, #144]	; 0x90
  405c56:	f8c4 9000 	str.w	r9, [r4]
  405c5a:	6065      	str	r5, [r4, #4]
  405c5c:	f73f af13 	bgt.w	405a86 <_svfprintf_r+0xd6e>
  405c60:	3408      	adds	r4, #8
  405c62:	e71b      	b.n	405a9c <_svfprintf_r+0xd84>
  405c64:	9808      	ldr	r0, [sp, #32]
  405c66:	4631      	mov	r1, r6
  405c68:	aa23      	add	r2, sp, #140	; 0x8c
  405c6a:	f002 fcd5 	bl	408618 <__ssprint_r>
  405c6e:	2800      	cmp	r0, #0
  405c70:	f47f a918 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405c74:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405c78:	463c      	mov	r4, r7
  405c7a:	e4c0      	b.n	4055fe <_svfprintf_r+0x8e6>
  405c7c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c7e:	4a8a      	ldr	r2, [pc, #552]	; (405ea8 <_svfprintf_r+0x1190>)
  405c80:	6022      	str	r2, [r4, #0]
  405c82:	3301      	adds	r3, #1
  405c84:	f10b 0b01 	add.w	fp, fp, #1
  405c88:	2201      	movs	r2, #1
  405c8a:	2b07      	cmp	r3, #7
  405c8c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405c90:	9324      	str	r3, [sp, #144]	; 0x90
  405c92:	6062      	str	r2, [r4, #4]
  405c94:	f300 80f4 	bgt.w	405e80 <_svfprintf_r+0x1168>
  405c98:	3408      	adds	r4, #8
  405c9a:	b92d      	cbnz	r5, 405ca8 <_svfprintf_r+0xf90>
  405c9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405c9e:	b91b      	cbnz	r3, 405ca8 <_svfprintf_r+0xf90>
  405ca0:	9b07      	ldr	r3, [sp, #28]
  405ca2:	07db      	lsls	r3, r3, #31
  405ca4:	f57f aa32 	bpl.w	40510c <_svfprintf_r+0x3f4>
  405ca8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405caa:	9818      	ldr	r0, [sp, #96]	; 0x60
  405cac:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  405cae:	6022      	str	r2, [r4, #0]
  405cb0:	3301      	adds	r3, #1
  405cb2:	eb0b 0100 	add.w	r1, fp, r0
  405cb6:	2b07      	cmp	r3, #7
  405cb8:	9125      	str	r1, [sp, #148]	; 0x94
  405cba:	6060      	str	r0, [r4, #4]
  405cbc:	9324      	str	r3, [sp, #144]	; 0x90
  405cbe:	f300 81f3 	bgt.w	4060a8 <_svfprintf_r+0x1390>
  405cc2:	f104 0208 	add.w	r2, r4, #8
  405cc6:	426d      	negs	r5, r5
  405cc8:	2d00      	cmp	r5, #0
  405cca:	f340 80fc 	ble.w	405ec6 <_svfprintf_r+0x11ae>
  405cce:	2d10      	cmp	r5, #16
  405cd0:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 405eac <_svfprintf_r+0x1194>
  405cd4:	f340 813d 	ble.w	405f52 <_svfprintf_r+0x123a>
  405cd8:	2410      	movs	r4, #16
  405cda:	f8dd 8020 	ldr.w	r8, [sp, #32]
  405cde:	e004      	b.n	405cea <_svfprintf_r+0xfd2>
  405ce0:	3208      	adds	r2, #8
  405ce2:	3d10      	subs	r5, #16
  405ce4:	2d10      	cmp	r5, #16
  405ce6:	f340 8134 	ble.w	405f52 <_svfprintf_r+0x123a>
  405cea:	3301      	adds	r3, #1
  405cec:	3110      	adds	r1, #16
  405cee:	2b07      	cmp	r3, #7
  405cf0:	9125      	str	r1, [sp, #148]	; 0x94
  405cf2:	9324      	str	r3, [sp, #144]	; 0x90
  405cf4:	f8c2 9000 	str.w	r9, [r2]
  405cf8:	6054      	str	r4, [r2, #4]
  405cfa:	ddf1      	ble.n	405ce0 <_svfprintf_r+0xfc8>
  405cfc:	4640      	mov	r0, r8
  405cfe:	4631      	mov	r1, r6
  405d00:	aa23      	add	r2, sp, #140	; 0x8c
  405d02:	f002 fc89 	bl	408618 <__ssprint_r>
  405d06:	2800      	cmp	r0, #0
  405d08:	f47f a8cc 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405d0c:	9925      	ldr	r1, [sp, #148]	; 0x94
  405d0e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405d10:	463a      	mov	r2, r7
  405d12:	e7e6      	b.n	405ce2 <_svfprintf_r+0xfca>
  405d14:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405d16:	46b1      	mov	r9, r6
  405d18:	2b00      	cmp	r3, #0
  405d1a:	f43f a8c4 	beq.w	404ea6 <_svfprintf_r+0x18e>
  405d1e:	9808      	ldr	r0, [sp, #32]
  405d20:	4631      	mov	r1, r6
  405d22:	aa23      	add	r2, sp, #140	; 0x8c
  405d24:	f002 fc78 	bl	408618 <__ssprint_r>
  405d28:	f7ff b8bd 	b.w	404ea6 <_svfprintf_r+0x18e>
  405d2c:	980c      	ldr	r0, [sp, #48]	; 0x30
  405d2e:	910e      	str	r1, [sp, #56]	; 0x38
  405d30:	4240      	negs	r0, r0
  405d32:	900c      	str	r0, [sp, #48]	; 0x30
  405d34:	4619      	mov	r1, r3
  405d36:	f7ff ba3f 	b.w	4051b8 <_svfprintf_r+0x4a0>
  405d3a:	f041 0120 	orr.w	r1, r1, #32
  405d3e:	9107      	str	r1, [sp, #28]
  405d40:	785d      	ldrb	r5, [r3, #1]
  405d42:	1c59      	adds	r1, r3, #1
  405d44:	f7ff b83b 	b.w	404dbe <_svfprintf_r+0xa6>
  405d48:	9808      	ldr	r0, [sp, #32]
  405d4a:	4631      	mov	r1, r6
  405d4c:	aa23      	add	r2, sp, #140	; 0x8c
  405d4e:	f002 fc63 	bl	408618 <__ssprint_r>
  405d52:	2800      	cmp	r0, #0
  405d54:	f47f a8a6 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405d58:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405d5c:	463c      	mov	r4, r7
  405d5e:	e464      	b.n	40562a <_svfprintf_r+0x912>
  405d60:	f025 0320 	bic.w	r3, r5, #32
  405d64:	f1ba 3fff 	cmp.w	sl, #4294967295
  405d68:	930d      	str	r3, [sp, #52]	; 0x34
  405d6a:	f000 8096 	beq.w	405e9a <_svfprintf_r+0x1182>
  405d6e:	2b47      	cmp	r3, #71	; 0x47
  405d70:	d105      	bne.n	405d7e <_svfprintf_r+0x1066>
  405d72:	f1ba 0f00 	cmp.w	sl, #0
  405d76:	bf14      	ite	ne
  405d78:	46d3      	movne	fp, sl
  405d7a:	f04f 0b01 	moveq.w	fp, #1
  405d7e:	9b07      	ldr	r3, [sp, #28]
  405d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  405d84:	9311      	str	r3, [sp, #68]	; 0x44
  405d86:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405d88:	f1b3 0a00 	subs.w	sl, r3, #0
  405d8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405d8e:	9309      	str	r3, [sp, #36]	; 0x24
  405d90:	bfbb      	ittet	lt
  405d92:	4653      	movlt	r3, sl
  405d94:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  405d98:	2300      	movge	r3, #0
  405d9a:	232d      	movlt	r3, #45	; 0x2d
  405d9c:	2d66      	cmp	r5, #102	; 0x66
  405d9e:	930f      	str	r3, [sp, #60]	; 0x3c
  405da0:	f000 80ac 	beq.w	405efc <_svfprintf_r+0x11e4>
  405da4:	2d46      	cmp	r5, #70	; 0x46
  405da6:	f000 80a9 	beq.w	405efc <_svfprintf_r+0x11e4>
  405daa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405dac:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405dae:	2b45      	cmp	r3, #69	; 0x45
  405db0:	bf0c      	ite	eq
  405db2:	f10b 0901 	addeq.w	r9, fp, #1
  405db6:	46d9      	movne	r9, fp
  405db8:	2002      	movs	r0, #2
  405dba:	a91d      	add	r1, sp, #116	; 0x74
  405dbc:	e88d 0201 	stmia.w	sp, {r0, r9}
  405dc0:	9102      	str	r1, [sp, #8]
  405dc2:	a81e      	add	r0, sp, #120	; 0x78
  405dc4:	a921      	add	r1, sp, #132	; 0x84
  405dc6:	9003      	str	r0, [sp, #12]
  405dc8:	4653      	mov	r3, sl
  405dca:	9104      	str	r1, [sp, #16]
  405dcc:	9808      	ldr	r0, [sp, #32]
  405dce:	f000 fa93 	bl	4062f8 <_dtoa_r>
  405dd2:	2d67      	cmp	r5, #103	; 0x67
  405dd4:	9010      	str	r0, [sp, #64]	; 0x40
  405dd6:	d002      	beq.n	405dde <_svfprintf_r+0x10c6>
  405dd8:	2d47      	cmp	r5, #71	; 0x47
  405dda:	f040 809f 	bne.w	405f1c <_svfprintf_r+0x1204>
  405dde:	9b07      	ldr	r3, [sp, #28]
  405de0:	07db      	lsls	r3, r3, #31
  405de2:	f140 8189 	bpl.w	4060f8 <_svfprintf_r+0x13e0>
  405de6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405de8:	eb03 0809 	add.w	r8, r3, r9
  405dec:	9809      	ldr	r0, [sp, #36]	; 0x24
  405dee:	4651      	mov	r1, sl
  405df0:	2200      	movs	r2, #0
  405df2:	2300      	movs	r3, #0
  405df4:	f7fe fbc6 	bl	404584 <__aeabi_dcmpeq>
  405df8:	2800      	cmp	r0, #0
  405dfa:	f040 80fd 	bne.w	405ff8 <_svfprintf_r+0x12e0>
  405dfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405e00:	4598      	cmp	r8, r3
  405e02:	d906      	bls.n	405e12 <_svfprintf_r+0x10fa>
  405e04:	2130      	movs	r1, #48	; 0x30
  405e06:	1c5a      	adds	r2, r3, #1
  405e08:	9221      	str	r2, [sp, #132]	; 0x84
  405e0a:	7019      	strb	r1, [r3, #0]
  405e0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405e0e:	4598      	cmp	r8, r3
  405e10:	d8f9      	bhi.n	405e06 <_svfprintf_r+0x10ee>
  405e12:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405e14:	1a9b      	subs	r3, r3, r2
  405e16:	9313      	str	r3, [sp, #76]	; 0x4c
  405e18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405e1a:	2b47      	cmp	r3, #71	; 0x47
  405e1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405e1e:	f000 80de 	beq.w	405fde <_svfprintf_r+0x12c6>
  405e22:	2d65      	cmp	r5, #101	; 0x65
  405e24:	f340 80f8 	ble.w	406018 <_svfprintf_r+0x1300>
  405e28:	2d66      	cmp	r5, #102	; 0x66
  405e2a:	9312      	str	r3, [sp, #72]	; 0x48
  405e2c:	f000 8157 	beq.w	4060de <_svfprintf_r+0x13c6>
  405e30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405e32:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405e34:	4293      	cmp	r3, r2
  405e36:	f300 8144 	bgt.w	4060c2 <_svfprintf_r+0x13aa>
  405e3a:	9b07      	ldr	r3, [sp, #28]
  405e3c:	07d9      	lsls	r1, r3, #31
  405e3e:	f100 8173 	bmi.w	406128 <_svfprintf_r+0x1410>
  405e42:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405e46:	920d      	str	r2, [sp, #52]	; 0x34
  405e48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405e4a:	2a00      	cmp	r2, #0
  405e4c:	f040 80bc 	bne.w	405fc8 <_svfprintf_r+0x12b0>
  405e50:	9309      	str	r3, [sp, #36]	; 0x24
  405e52:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405e54:	9307      	str	r3, [sp, #28]
  405e56:	9211      	str	r2, [sp, #68]	; 0x44
  405e58:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405e5c:	f7ff b87c 	b.w	404f58 <_svfprintf_r+0x240>
  405e60:	9808      	ldr	r0, [sp, #32]
  405e62:	2140      	movs	r1, #64	; 0x40
  405e64:	f001 fad2 	bl	40740c <_malloc_r>
  405e68:	f8c9 0000 	str.w	r0, [r9]
  405e6c:	f8c9 0010 	str.w	r0, [r9, #16]
  405e70:	2800      	cmp	r0, #0
  405e72:	f000 818c 	beq.w	40618e <_svfprintf_r+0x1476>
  405e76:	2340      	movs	r3, #64	; 0x40
  405e78:	f8c9 3014 	str.w	r3, [r9, #20]
  405e7c:	f7fe bf64 	b.w	404d48 <_svfprintf_r+0x30>
  405e80:	9808      	ldr	r0, [sp, #32]
  405e82:	4631      	mov	r1, r6
  405e84:	aa23      	add	r2, sp, #140	; 0x8c
  405e86:	f002 fbc7 	bl	408618 <__ssprint_r>
  405e8a:	2800      	cmp	r0, #0
  405e8c:	f47f a80a 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405e90:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405e92:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405e96:	463c      	mov	r4, r7
  405e98:	e6ff      	b.n	405c9a <_svfprintf_r+0xf82>
  405e9a:	f04f 0b06 	mov.w	fp, #6
  405e9e:	e76e      	b.n	405d7e <_svfprintf_r+0x1066>
  405ea0:	00409764 	.word	0x00409764
  405ea4:	00409760 	.word	0x00409760
  405ea8:	00409798 	.word	0x00409798
  405eac:	00409738 	.word	0x00409738
  405eb0:	9808      	ldr	r0, [sp, #32]
  405eb2:	4631      	mov	r1, r6
  405eb4:	aa23      	add	r2, sp, #140	; 0x8c
  405eb6:	f002 fbaf 	bl	408618 <__ssprint_r>
  405eba:	2800      	cmp	r0, #0
  405ebc:	f47e aff2 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405ec0:	9925      	ldr	r1, [sp, #148]	; 0x94
  405ec2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405ec4:	463a      	mov	r2, r7
  405ec6:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  405ec8:	6054      	str	r4, [r2, #4]
  405eca:	3301      	adds	r3, #1
  405ecc:	eb01 0b04 	add.w	fp, r1, r4
  405ed0:	2b07      	cmp	r3, #7
  405ed2:	9910      	ldr	r1, [sp, #64]	; 0x40
  405ed4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405ed8:	9324      	str	r3, [sp, #144]	; 0x90
  405eda:	6011      	str	r1, [r2, #0]
  405edc:	f73f ac5b 	bgt.w	405796 <_svfprintf_r+0xa7e>
  405ee0:	f102 0408 	add.w	r4, r2, #8
  405ee4:	f7ff b912 	b.w	40510c <_svfprintf_r+0x3f4>
  405ee8:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  405eec:	f7fe fee6 	bl	404cbc <strlen>
  405ef0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405ef4:	900d      	str	r0, [sp, #52]	; 0x34
  405ef6:	4603      	mov	r3, r0
  405ef8:	f7ff ba1b 	b.w	405332 <_svfprintf_r+0x61a>
  405efc:	2003      	movs	r0, #3
  405efe:	a91d      	add	r1, sp, #116	; 0x74
  405f00:	e88d 0801 	stmia.w	sp, {r0, fp}
  405f04:	9102      	str	r1, [sp, #8]
  405f06:	a81e      	add	r0, sp, #120	; 0x78
  405f08:	a921      	add	r1, sp, #132	; 0x84
  405f0a:	9003      	str	r0, [sp, #12]
  405f0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405f0e:	9104      	str	r1, [sp, #16]
  405f10:	4653      	mov	r3, sl
  405f12:	9808      	ldr	r0, [sp, #32]
  405f14:	f000 f9f0 	bl	4062f8 <_dtoa_r>
  405f18:	46d9      	mov	r9, fp
  405f1a:	9010      	str	r0, [sp, #64]	; 0x40
  405f1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405f1e:	eb03 0809 	add.w	r8, r3, r9
  405f22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405f24:	2b46      	cmp	r3, #70	; 0x46
  405f26:	f47f af61 	bne.w	405dec <_svfprintf_r+0x10d4>
  405f2a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405f2c:	781b      	ldrb	r3, [r3, #0]
  405f2e:	2b30      	cmp	r3, #48	; 0x30
  405f30:	f000 80e4 	beq.w	4060fc <_svfprintf_r+0x13e4>
  405f34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405f36:	4498      	add	r8, r3
  405f38:	e758      	b.n	405dec <_svfprintf_r+0x10d4>
  405f3a:	9808      	ldr	r0, [sp, #32]
  405f3c:	4631      	mov	r1, r6
  405f3e:	aa23      	add	r2, sp, #140	; 0x8c
  405f40:	f002 fb6a 	bl	408618 <__ssprint_r>
  405f44:	2800      	cmp	r0, #0
  405f46:	f47e afad 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405f4a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405f4e:	463c      	mov	r4, r7
  405f50:	e4a7      	b.n	4058a2 <_svfprintf_r+0xb8a>
  405f52:	3301      	adds	r3, #1
  405f54:	4429      	add	r1, r5
  405f56:	2b07      	cmp	r3, #7
  405f58:	9125      	str	r1, [sp, #148]	; 0x94
  405f5a:	9324      	str	r3, [sp, #144]	; 0x90
  405f5c:	f8c2 9000 	str.w	r9, [r2]
  405f60:	6055      	str	r5, [r2, #4]
  405f62:	dca5      	bgt.n	405eb0 <_svfprintf_r+0x1198>
  405f64:	3208      	adds	r2, #8
  405f66:	e7ae      	b.n	405ec6 <_svfprintf_r+0x11ae>
  405f68:	9808      	ldr	r0, [sp, #32]
  405f6a:	4631      	mov	r1, r6
  405f6c:	aa23      	add	r2, sp, #140	; 0x8c
  405f6e:	f002 fb53 	bl	408618 <__ssprint_r>
  405f72:	2800      	cmp	r0, #0
  405f74:	f47e af96 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405f78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405f7a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405f7e:	463c      	mov	r4, r7
  405f80:	e597      	b.n	405ab2 <_svfprintf_r+0xd9a>
  405f82:	4653      	mov	r3, sl
  405f84:	2b06      	cmp	r3, #6
  405f86:	bf28      	it	cs
  405f88:	2306      	movcs	r3, #6
  405f8a:	930d      	str	r3, [sp, #52]	; 0x34
  405f8c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405f90:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405f94:	9309      	str	r3, [sp, #36]	; 0x24
  405f96:	4b83      	ldr	r3, [pc, #524]	; (4061a4 <_svfprintf_r+0x148c>)
  405f98:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405f9c:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  405fa0:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  405fa4:	9310      	str	r3, [sp, #64]	; 0x40
  405fa6:	f7fe bfd7 	b.w	404f58 <_svfprintf_r+0x240>
  405faa:	9808      	ldr	r0, [sp, #32]
  405fac:	4631      	mov	r1, r6
  405fae:	aa23      	add	r2, sp, #140	; 0x8c
  405fb0:	f002 fb32 	bl	408618 <__ssprint_r>
  405fb4:	2800      	cmp	r0, #0
  405fb6:	f47e af75 	bne.w	404ea4 <_svfprintf_r+0x18c>
  405fba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405fbc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405fbe:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405fc2:	1ad3      	subs	r3, r2, r3
  405fc4:	463c      	mov	r4, r7
  405fc6:	e58a      	b.n	405ade <_svfprintf_r+0xdc6>
  405fc8:	9309      	str	r3, [sp, #36]	; 0x24
  405fca:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405fcc:	9307      	str	r3, [sp, #28]
  405fce:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405fd2:	2300      	movs	r3, #0
  405fd4:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405fd8:	9311      	str	r3, [sp, #68]	; 0x44
  405fda:	f7fe bfc0 	b.w	404f5e <_svfprintf_r+0x246>
  405fde:	1cda      	adds	r2, r3, #3
  405fe0:	db19      	blt.n	406016 <_svfprintf_r+0x12fe>
  405fe2:	459b      	cmp	fp, r3
  405fe4:	db17      	blt.n	406016 <_svfprintf_r+0x12fe>
  405fe6:	9312      	str	r3, [sp, #72]	; 0x48
  405fe8:	2567      	movs	r5, #103	; 0x67
  405fea:	e721      	b.n	405e30 <_svfprintf_r+0x1118>
  405fec:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405ff0:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405ff4:	f7ff ba98 	b.w	405528 <_svfprintf_r+0x810>
  405ff8:	4643      	mov	r3, r8
  405ffa:	e70a      	b.n	405e12 <_svfprintf_r+0x10fa>
  405ffc:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  406000:	9011      	str	r0, [sp, #68]	; 0x44
  406002:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  406006:	9012      	str	r0, [sp, #72]	; 0x48
  406008:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40600c:	9309      	str	r3, [sp, #36]	; 0x24
  40600e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  406012:	f7fe bfa1 	b.w	404f58 <_svfprintf_r+0x240>
  406016:	3d02      	subs	r5, #2
  406018:	3b01      	subs	r3, #1
  40601a:	2b00      	cmp	r3, #0
  40601c:	931d      	str	r3, [sp, #116]	; 0x74
  40601e:	bfba      	itte	lt
  406020:	425b      	neglt	r3, r3
  406022:	222d      	movlt	r2, #45	; 0x2d
  406024:	222b      	movge	r2, #43	; 0x2b
  406026:	2b09      	cmp	r3, #9
  406028:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  40602c:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  406030:	dd72      	ble.n	406118 <_svfprintf_r+0x1400>
  406032:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  406036:	4670      	mov	r0, lr
  406038:	4a5b      	ldr	r2, [pc, #364]	; (4061a8 <_svfprintf_r+0x1490>)
  40603a:	fb82 2103 	smull	r2, r1, r2, r3
  40603e:	17da      	asrs	r2, r3, #31
  406040:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  406044:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  406048:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  40604c:	f103 0130 	add.w	r1, r3, #48	; 0x30
  406050:	2a09      	cmp	r2, #9
  406052:	4613      	mov	r3, r2
  406054:	f800 1d01 	strb.w	r1, [r0, #-1]!
  406058:	dcee      	bgt.n	406038 <_svfprintf_r+0x1320>
  40605a:	4602      	mov	r2, r0
  40605c:	3330      	adds	r3, #48	; 0x30
  40605e:	b2d9      	uxtb	r1, r3
  406060:	f802 1d01 	strb.w	r1, [r2, #-1]!
  406064:	4596      	cmp	lr, r2
  406066:	f240 8099 	bls.w	40619c <_svfprintf_r+0x1484>
  40606a:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40606e:	4603      	mov	r3, r0
  406070:	e001      	b.n	406076 <_svfprintf_r+0x135e>
  406072:	f813 1b01 	ldrb.w	r1, [r3], #1
  406076:	f802 1b01 	strb.w	r1, [r2], #1
  40607a:	4573      	cmp	r3, lr
  40607c:	d1f9      	bne.n	406072 <_svfprintf_r+0x135a>
  40607e:	ab23      	add	r3, sp, #140	; 0x8c
  406080:	1a1b      	subs	r3, r3, r0
  406082:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  406086:	4413      	add	r3, r2
  406088:	aa1f      	add	r2, sp, #124	; 0x7c
  40608a:	1a9b      	subs	r3, r3, r2
  40608c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40608e:	9319      	str	r3, [sp, #100]	; 0x64
  406090:	2a01      	cmp	r2, #1
  406092:	4413      	add	r3, r2
  406094:	930d      	str	r3, [sp, #52]	; 0x34
  406096:	dd6b      	ble.n	406170 <_svfprintf_r+0x1458>
  406098:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40609a:	2200      	movs	r2, #0
  40609c:	3301      	adds	r3, #1
  40609e:	930d      	str	r3, [sp, #52]	; 0x34
  4060a0:	9212      	str	r2, [sp, #72]	; 0x48
  4060a2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4060a6:	e6cf      	b.n	405e48 <_svfprintf_r+0x1130>
  4060a8:	9808      	ldr	r0, [sp, #32]
  4060aa:	4631      	mov	r1, r6
  4060ac:	aa23      	add	r2, sp, #140	; 0x8c
  4060ae:	f002 fab3 	bl	408618 <__ssprint_r>
  4060b2:	2800      	cmp	r0, #0
  4060b4:	f47e aef6 	bne.w	404ea4 <_svfprintf_r+0x18c>
  4060b8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4060ba:	9925      	ldr	r1, [sp, #148]	; 0x94
  4060bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4060be:	463a      	mov	r2, r7
  4060c0:	e601      	b.n	405cc6 <_svfprintf_r+0xfae>
  4060c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4060c4:	2b00      	cmp	r3, #0
  4060c6:	bfd8      	it	le
  4060c8:	f1c3 0802 	rsble	r8, r3, #2
  4060cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4060ce:	bfc8      	it	gt
  4060d0:	f04f 0801 	movgt.w	r8, #1
  4060d4:	4443      	add	r3, r8
  4060d6:	930d      	str	r3, [sp, #52]	; 0x34
  4060d8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4060dc:	e6b4      	b.n	405e48 <_svfprintf_r+0x1130>
  4060de:	2b00      	cmp	r3, #0
  4060e0:	dd30      	ble.n	406144 <_svfprintf_r+0x142c>
  4060e2:	f1bb 0f00 	cmp.w	fp, #0
  4060e6:	d125      	bne.n	406134 <_svfprintf_r+0x141c>
  4060e8:	9b07      	ldr	r3, [sp, #28]
  4060ea:	07db      	lsls	r3, r3, #31
  4060ec:	d422      	bmi.n	406134 <_svfprintf_r+0x141c>
  4060ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4060f0:	920d      	str	r2, [sp, #52]	; 0x34
  4060f2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4060f6:	e6a7      	b.n	405e48 <_svfprintf_r+0x1130>
  4060f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4060fa:	e68a      	b.n	405e12 <_svfprintf_r+0x10fa>
  4060fc:	9809      	ldr	r0, [sp, #36]	; 0x24
  4060fe:	4651      	mov	r1, sl
  406100:	2200      	movs	r2, #0
  406102:	2300      	movs	r3, #0
  406104:	f7fe fa3e 	bl	404584 <__aeabi_dcmpeq>
  406108:	2800      	cmp	r0, #0
  40610a:	f47f af13 	bne.w	405f34 <_svfprintf_r+0x121c>
  40610e:	f1c9 0301 	rsb	r3, r9, #1
  406112:	931d      	str	r3, [sp, #116]	; 0x74
  406114:	4498      	add	r8, r3
  406116:	e669      	b.n	405dec <_svfprintf_r+0x10d4>
  406118:	3330      	adds	r3, #48	; 0x30
  40611a:	2230      	movs	r2, #48	; 0x30
  40611c:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  406120:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  406124:	ab20      	add	r3, sp, #128	; 0x80
  406126:	e7af      	b.n	406088 <_svfprintf_r+0x1370>
  406128:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40612a:	3301      	adds	r3, #1
  40612c:	930d      	str	r3, [sp, #52]	; 0x34
  40612e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406132:	e689      	b.n	405e48 <_svfprintf_r+0x1130>
  406134:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406136:	f10b 0801 	add.w	r8, fp, #1
  40613a:	4443      	add	r3, r8
  40613c:	930d      	str	r3, [sp, #52]	; 0x34
  40613e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406142:	e681      	b.n	405e48 <_svfprintf_r+0x1130>
  406144:	f1bb 0f00 	cmp.w	fp, #0
  406148:	d11b      	bne.n	406182 <_svfprintf_r+0x146a>
  40614a:	9b07      	ldr	r3, [sp, #28]
  40614c:	07d8      	lsls	r0, r3, #31
  40614e:	d418      	bmi.n	406182 <_svfprintf_r+0x146a>
  406150:	2301      	movs	r3, #1
  406152:	930d      	str	r3, [sp, #52]	; 0x34
  406154:	e678      	b.n	405e48 <_svfprintf_r+0x1130>
  406156:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  406158:	f8d5 a000 	ldr.w	sl, [r5]
  40615c:	4628      	mov	r0, r5
  40615e:	3004      	adds	r0, #4
  406160:	f1ba 0f00 	cmp.w	sl, #0
  406164:	785d      	ldrb	r5, [r3, #1]
  406166:	900e      	str	r0, [sp, #56]	; 0x38
  406168:	f6be ae29 	bge.w	404dbe <_svfprintf_r+0xa6>
  40616c:	f7fe be25 	b.w	404dba <_svfprintf_r+0xa2>
  406170:	9b07      	ldr	r3, [sp, #28]
  406172:	f013 0301 	ands.w	r3, r3, #1
  406176:	d18f      	bne.n	406098 <_svfprintf_r+0x1380>
  406178:	9312      	str	r3, [sp, #72]	; 0x48
  40617a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40617c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406180:	e662      	b.n	405e48 <_svfprintf_r+0x1130>
  406182:	f10b 0302 	add.w	r3, fp, #2
  406186:	930d      	str	r3, [sp, #52]	; 0x34
  406188:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40618c:	e65c      	b.n	405e48 <_svfprintf_r+0x1130>
  40618e:	9a08      	ldr	r2, [sp, #32]
  406190:	230c      	movs	r3, #12
  406192:	6013      	str	r3, [r2, #0]
  406194:	f04f 30ff 	mov.w	r0, #4294967295
  406198:	f7fe be8e 	b.w	404eb8 <_svfprintf_r+0x1a0>
  40619c:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4061a0:	e772      	b.n	406088 <_svfprintf_r+0x1370>
  4061a2:	bf00      	nop
  4061a4:	00409790 	.word	0x00409790
  4061a8:	66666667 	.word	0x66666667

004061ac <register_fini>:
  4061ac:	4b02      	ldr	r3, [pc, #8]	; (4061b8 <register_fini+0xc>)
  4061ae:	b113      	cbz	r3, 4061b6 <register_fini+0xa>
  4061b0:	4802      	ldr	r0, [pc, #8]	; (4061bc <register_fini+0x10>)
  4061b2:	f000 b805 	b.w	4061c0 <atexit>
  4061b6:	4770      	bx	lr
  4061b8:	00000000 	.word	0x00000000
  4061bc:	0040718d 	.word	0x0040718d

004061c0 <atexit>:
  4061c0:	4601      	mov	r1, r0
  4061c2:	2000      	movs	r0, #0
  4061c4:	4602      	mov	r2, r0
  4061c6:	4603      	mov	r3, r0
  4061c8:	f002 baa8 	b.w	40871c <__register_exitproc>

004061cc <quorem>:
  4061cc:	6902      	ldr	r2, [r0, #16]
  4061ce:	690b      	ldr	r3, [r1, #16]
  4061d0:	4293      	cmp	r3, r2
  4061d2:	f300 808f 	bgt.w	4062f4 <quorem+0x128>
  4061d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4061da:	f103 38ff 	add.w	r8, r3, #4294967295
  4061de:	f101 0714 	add.w	r7, r1, #20
  4061e2:	f100 0b14 	add.w	fp, r0, #20
  4061e6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4061ea:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4061ee:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4061f2:	b083      	sub	sp, #12
  4061f4:	3201      	adds	r2, #1
  4061f6:	fbb3 f9f2 	udiv	r9, r3, r2
  4061fa:	eb0b 0304 	add.w	r3, fp, r4
  4061fe:	9400      	str	r4, [sp, #0]
  406200:	eb07 0a04 	add.w	sl, r7, r4
  406204:	9301      	str	r3, [sp, #4]
  406206:	f1b9 0f00 	cmp.w	r9, #0
  40620a:	d03b      	beq.n	406284 <quorem+0xb8>
  40620c:	2600      	movs	r6, #0
  40620e:	4632      	mov	r2, r6
  406210:	46bc      	mov	ip, r7
  406212:	46de      	mov	lr, fp
  406214:	4634      	mov	r4, r6
  406216:	f85c 6b04 	ldr.w	r6, [ip], #4
  40621a:	f8de 5000 	ldr.w	r5, [lr]
  40621e:	b2b3      	uxth	r3, r6
  406220:	0c36      	lsrs	r6, r6, #16
  406222:	fb03 4409 	mla	r4, r3, r9, r4
  406226:	fb06 f609 	mul.w	r6, r6, r9
  40622a:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  40622e:	b2a3      	uxth	r3, r4
  406230:	1ad3      	subs	r3, r2, r3
  406232:	b2b4      	uxth	r4, r6
  406234:	fa13 f385 	uxtah	r3, r3, r5
  406238:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  40623c:	eb04 4423 	add.w	r4, r4, r3, asr #16
  406240:	b29b      	uxth	r3, r3
  406242:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  406246:	45e2      	cmp	sl, ip
  406248:	ea4f 4224 	mov.w	r2, r4, asr #16
  40624c:	f84e 3b04 	str.w	r3, [lr], #4
  406250:	ea4f 4416 	mov.w	r4, r6, lsr #16
  406254:	d2df      	bcs.n	406216 <quorem+0x4a>
  406256:	9b00      	ldr	r3, [sp, #0]
  406258:	f85b 3003 	ldr.w	r3, [fp, r3]
  40625c:	b993      	cbnz	r3, 406284 <quorem+0xb8>
  40625e:	9c01      	ldr	r4, [sp, #4]
  406260:	1f23      	subs	r3, r4, #4
  406262:	459b      	cmp	fp, r3
  406264:	d20c      	bcs.n	406280 <quorem+0xb4>
  406266:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40626a:	b94b      	cbnz	r3, 406280 <quorem+0xb4>
  40626c:	f1a4 0308 	sub.w	r3, r4, #8
  406270:	e002      	b.n	406278 <quorem+0xac>
  406272:	681a      	ldr	r2, [r3, #0]
  406274:	3b04      	subs	r3, #4
  406276:	b91a      	cbnz	r2, 406280 <quorem+0xb4>
  406278:	459b      	cmp	fp, r3
  40627a:	f108 38ff 	add.w	r8, r8, #4294967295
  40627e:	d3f8      	bcc.n	406272 <quorem+0xa6>
  406280:	f8c0 8010 	str.w	r8, [r0, #16]
  406284:	4604      	mov	r4, r0
  406286:	f001 fea9 	bl	407fdc <__mcmp>
  40628a:	2800      	cmp	r0, #0
  40628c:	db2e      	blt.n	4062ec <quorem+0x120>
  40628e:	f109 0901 	add.w	r9, r9, #1
  406292:	465d      	mov	r5, fp
  406294:	2300      	movs	r3, #0
  406296:	f857 1b04 	ldr.w	r1, [r7], #4
  40629a:	6828      	ldr	r0, [r5, #0]
  40629c:	b28a      	uxth	r2, r1
  40629e:	1a9a      	subs	r2, r3, r2
  4062a0:	0c09      	lsrs	r1, r1, #16
  4062a2:	fa12 f280 	uxtah	r2, r2, r0
  4062a6:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4062aa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4062ae:	b291      	uxth	r1, r2
  4062b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4062b4:	45ba      	cmp	sl, r7
  4062b6:	f845 1b04 	str.w	r1, [r5], #4
  4062ba:	ea4f 4323 	mov.w	r3, r3, asr #16
  4062be:	d2ea      	bcs.n	406296 <quorem+0xca>
  4062c0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4062c4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4062c8:	b982      	cbnz	r2, 4062ec <quorem+0x120>
  4062ca:	1f1a      	subs	r2, r3, #4
  4062cc:	4593      	cmp	fp, r2
  4062ce:	d20b      	bcs.n	4062e8 <quorem+0x11c>
  4062d0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4062d4:	b942      	cbnz	r2, 4062e8 <quorem+0x11c>
  4062d6:	3b08      	subs	r3, #8
  4062d8:	e002      	b.n	4062e0 <quorem+0x114>
  4062da:	681a      	ldr	r2, [r3, #0]
  4062dc:	3b04      	subs	r3, #4
  4062de:	b91a      	cbnz	r2, 4062e8 <quorem+0x11c>
  4062e0:	459b      	cmp	fp, r3
  4062e2:	f108 38ff 	add.w	r8, r8, #4294967295
  4062e6:	d3f8      	bcc.n	4062da <quorem+0x10e>
  4062e8:	f8c4 8010 	str.w	r8, [r4, #16]
  4062ec:	4648      	mov	r0, r9
  4062ee:	b003      	add	sp, #12
  4062f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062f4:	2000      	movs	r0, #0
  4062f6:	4770      	bx	lr

004062f8 <_dtoa_r>:
  4062f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4062fc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4062fe:	b097      	sub	sp, #92	; 0x5c
  406300:	4604      	mov	r4, r0
  406302:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  406304:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406308:	b141      	cbz	r1, 40631c <_dtoa_r+0x24>
  40630a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40630c:	604a      	str	r2, [r1, #4]
  40630e:	2301      	movs	r3, #1
  406310:	4093      	lsls	r3, r2
  406312:	608b      	str	r3, [r1, #8]
  406314:	f001 fc7e 	bl	407c14 <_Bfree>
  406318:	2300      	movs	r3, #0
  40631a:	6423      	str	r3, [r4, #64]	; 0x40
  40631c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406320:	2b00      	cmp	r3, #0
  406322:	4699      	mov	r9, r3
  406324:	db36      	blt.n	406394 <_dtoa_r+0x9c>
  406326:	2300      	movs	r3, #0
  406328:	602b      	str	r3, [r5, #0]
  40632a:	4ba5      	ldr	r3, [pc, #660]	; (4065c0 <_dtoa_r+0x2c8>)
  40632c:	461a      	mov	r2, r3
  40632e:	ea09 0303 	and.w	r3, r9, r3
  406332:	4293      	cmp	r3, r2
  406334:	d017      	beq.n	406366 <_dtoa_r+0x6e>
  406336:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40633a:	2200      	movs	r2, #0
  40633c:	4630      	mov	r0, r6
  40633e:	4639      	mov	r1, r7
  406340:	2300      	movs	r3, #0
  406342:	f7fe f91f 	bl	404584 <__aeabi_dcmpeq>
  406346:	4680      	mov	r8, r0
  406348:	2800      	cmp	r0, #0
  40634a:	d02b      	beq.n	4063a4 <_dtoa_r+0xac>
  40634c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40634e:	2301      	movs	r3, #1
  406350:	6013      	str	r3, [r2, #0]
  406352:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406354:	2b00      	cmp	r3, #0
  406356:	f000 80cb 	beq.w	4064f0 <_dtoa_r+0x1f8>
  40635a:	489a      	ldr	r0, [pc, #616]	; (4065c4 <_dtoa_r+0x2cc>)
  40635c:	6018      	str	r0, [r3, #0]
  40635e:	3801      	subs	r0, #1
  406360:	b017      	add	sp, #92	; 0x5c
  406362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406366:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406368:	f242 730f 	movw	r3, #9999	; 0x270f
  40636c:	6013      	str	r3, [r2, #0]
  40636e:	9b02      	ldr	r3, [sp, #8]
  406370:	2b00      	cmp	r3, #0
  406372:	f000 80a6 	beq.w	4064c2 <_dtoa_r+0x1ca>
  406376:	4894      	ldr	r0, [pc, #592]	; (4065c8 <_dtoa_r+0x2d0>)
  406378:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40637a:	2b00      	cmp	r3, #0
  40637c:	d0f0      	beq.n	406360 <_dtoa_r+0x68>
  40637e:	78c3      	ldrb	r3, [r0, #3]
  406380:	2b00      	cmp	r3, #0
  406382:	f000 80b7 	beq.w	4064f4 <_dtoa_r+0x1fc>
  406386:	f100 0308 	add.w	r3, r0, #8
  40638a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40638c:	6013      	str	r3, [r2, #0]
  40638e:	b017      	add	sp, #92	; 0x5c
  406390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406394:	9a03      	ldr	r2, [sp, #12]
  406396:	2301      	movs	r3, #1
  406398:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  40639c:	602b      	str	r3, [r5, #0]
  40639e:	f8cd 900c 	str.w	r9, [sp, #12]
  4063a2:	e7c2      	b.n	40632a <_dtoa_r+0x32>
  4063a4:	aa15      	add	r2, sp, #84	; 0x54
  4063a6:	ab14      	add	r3, sp, #80	; 0x50
  4063a8:	e88d 000c 	stmia.w	sp, {r2, r3}
  4063ac:	4620      	mov	r0, r4
  4063ae:	4632      	mov	r2, r6
  4063b0:	463b      	mov	r3, r7
  4063b2:	f001 fea1 	bl	4080f8 <__d2b>
  4063b6:	ea5f 5519 	movs.w	r5, r9, lsr #20
  4063ba:	4683      	mov	fp, r0
  4063bc:	f040 808a 	bne.w	4064d4 <_dtoa_r+0x1dc>
  4063c0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4063c4:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4063c6:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4063ca:	4445      	add	r5, r8
  4063cc:	429d      	cmp	r5, r3
  4063ce:	f2c0 8297 	blt.w	406900 <_dtoa_r+0x608>
  4063d2:	4a7e      	ldr	r2, [pc, #504]	; (4065cc <_dtoa_r+0x2d4>)
  4063d4:	1b52      	subs	r2, r2, r5
  4063d6:	fa09 f902 	lsl.w	r9, r9, r2
  4063da:	9a02      	ldr	r2, [sp, #8]
  4063dc:	f205 4312 	addw	r3, r5, #1042	; 0x412
  4063e0:	fa22 f003 	lsr.w	r0, r2, r3
  4063e4:	ea49 0000 	orr.w	r0, r9, r0
  4063e8:	f7fd fdee 	bl	403fc8 <__aeabi_ui2d>
  4063ec:	2301      	movs	r3, #1
  4063ee:	3d01      	subs	r5, #1
  4063f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4063f4:	930d      	str	r3, [sp, #52]	; 0x34
  4063f6:	2200      	movs	r2, #0
  4063f8:	4b75      	ldr	r3, [pc, #468]	; (4065d0 <_dtoa_r+0x2d8>)
  4063fa:	f7fd fca7 	bl	403d4c <__aeabi_dsub>
  4063fe:	a36a      	add	r3, pc, #424	; (adr r3, 4065a8 <_dtoa_r+0x2b0>)
  406400:	e9d3 2300 	ldrd	r2, r3, [r3]
  406404:	f7fd fe56 	bl	4040b4 <__aeabi_dmul>
  406408:	a369      	add	r3, pc, #420	; (adr r3, 4065b0 <_dtoa_r+0x2b8>)
  40640a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40640e:	f7fd fc9f 	bl	403d50 <__adddf3>
  406412:	4606      	mov	r6, r0
  406414:	4628      	mov	r0, r5
  406416:	460f      	mov	r7, r1
  406418:	f7fd fde6 	bl	403fe8 <__aeabi_i2d>
  40641c:	a366      	add	r3, pc, #408	; (adr r3, 4065b8 <_dtoa_r+0x2c0>)
  40641e:	e9d3 2300 	ldrd	r2, r3, [r3]
  406422:	f7fd fe47 	bl	4040b4 <__aeabi_dmul>
  406426:	4602      	mov	r2, r0
  406428:	460b      	mov	r3, r1
  40642a:	4630      	mov	r0, r6
  40642c:	4639      	mov	r1, r7
  40642e:	f7fd fc8f 	bl	403d50 <__adddf3>
  406432:	4606      	mov	r6, r0
  406434:	460f      	mov	r7, r1
  406436:	f7fe f8d7 	bl	4045e8 <__aeabi_d2iz>
  40643a:	4639      	mov	r1, r7
  40643c:	9004      	str	r0, [sp, #16]
  40643e:	2200      	movs	r2, #0
  406440:	4630      	mov	r0, r6
  406442:	2300      	movs	r3, #0
  406444:	f7fe f8a8 	bl	404598 <__aeabi_dcmplt>
  406448:	2800      	cmp	r0, #0
  40644a:	f040 81a6 	bne.w	40679a <_dtoa_r+0x4a2>
  40644e:	9b04      	ldr	r3, [sp, #16]
  406450:	2b16      	cmp	r3, #22
  406452:	f200 819f 	bhi.w	406794 <_dtoa_r+0x49c>
  406456:	9a04      	ldr	r2, [sp, #16]
  406458:	4b5e      	ldr	r3, [pc, #376]	; (4065d4 <_dtoa_r+0x2dc>)
  40645a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40645e:	e9d3 0100 	ldrd	r0, r1, [r3]
  406462:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406466:	f7fe f8b5 	bl	4045d4 <__aeabi_dcmpgt>
  40646a:	2800      	cmp	r0, #0
  40646c:	f000 824e 	beq.w	40690c <_dtoa_r+0x614>
  406470:	9b04      	ldr	r3, [sp, #16]
  406472:	3b01      	subs	r3, #1
  406474:	9304      	str	r3, [sp, #16]
  406476:	2300      	movs	r3, #0
  406478:	930b      	str	r3, [sp, #44]	; 0x2c
  40647a:	ebc5 0508 	rsb	r5, r5, r8
  40647e:	f1b5 0a01 	subs.w	sl, r5, #1
  406482:	f100 81a1 	bmi.w	4067c8 <_dtoa_r+0x4d0>
  406486:	2300      	movs	r3, #0
  406488:	9305      	str	r3, [sp, #20]
  40648a:	9b04      	ldr	r3, [sp, #16]
  40648c:	2b00      	cmp	r3, #0
  40648e:	f2c0 8192 	blt.w	4067b6 <_dtoa_r+0x4be>
  406492:	449a      	add	sl, r3
  406494:	930a      	str	r3, [sp, #40]	; 0x28
  406496:	2300      	movs	r3, #0
  406498:	9308      	str	r3, [sp, #32]
  40649a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40649c:	2b09      	cmp	r3, #9
  40649e:	d82b      	bhi.n	4064f8 <_dtoa_r+0x200>
  4064a0:	2b05      	cmp	r3, #5
  4064a2:	f340 8670 	ble.w	407186 <_dtoa_r+0xe8e>
  4064a6:	3b04      	subs	r3, #4
  4064a8:	9320      	str	r3, [sp, #128]	; 0x80
  4064aa:	2500      	movs	r5, #0
  4064ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4064ae:	3b02      	subs	r3, #2
  4064b0:	2b03      	cmp	r3, #3
  4064b2:	f200 864e 	bhi.w	407152 <_dtoa_r+0xe5a>
  4064b6:	e8df f013 	tbh	[pc, r3, lsl #1]
  4064ba:	03cc      	.short	0x03cc
  4064bc:	02b203be 	.word	0x02b203be
  4064c0:	0663      	.short	0x0663
  4064c2:	4b41      	ldr	r3, [pc, #260]	; (4065c8 <_dtoa_r+0x2d0>)
  4064c4:	4a44      	ldr	r2, [pc, #272]	; (4065d8 <_dtoa_r+0x2e0>)
  4064c6:	f3c9 0013 	ubfx	r0, r9, #0, #20
  4064ca:	2800      	cmp	r0, #0
  4064cc:	bf14      	ite	ne
  4064ce:	4618      	movne	r0, r3
  4064d0:	4610      	moveq	r0, r2
  4064d2:	e751      	b.n	406378 <_dtoa_r+0x80>
  4064d4:	f3c7 0313 	ubfx	r3, r7, #0, #20
  4064d8:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4064dc:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  4064e0:	4630      	mov	r0, r6
  4064e2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4064e6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4064ea:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4064ee:	e782      	b.n	4063f6 <_dtoa_r+0xfe>
  4064f0:	483a      	ldr	r0, [pc, #232]	; (4065dc <_dtoa_r+0x2e4>)
  4064f2:	e735      	b.n	406360 <_dtoa_r+0x68>
  4064f4:	1cc3      	adds	r3, r0, #3
  4064f6:	e748      	b.n	40638a <_dtoa_r+0x92>
  4064f8:	2100      	movs	r1, #0
  4064fa:	6461      	str	r1, [r4, #68]	; 0x44
  4064fc:	4620      	mov	r0, r4
  4064fe:	9120      	str	r1, [sp, #128]	; 0x80
  406500:	f001 fb62 	bl	407bc8 <_Balloc>
  406504:	f04f 33ff 	mov.w	r3, #4294967295
  406508:	9306      	str	r3, [sp, #24]
  40650a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40650c:	930c      	str	r3, [sp, #48]	; 0x30
  40650e:	2301      	movs	r3, #1
  406510:	9007      	str	r0, [sp, #28]
  406512:	9221      	str	r2, [sp, #132]	; 0x84
  406514:	6420      	str	r0, [r4, #64]	; 0x40
  406516:	9309      	str	r3, [sp, #36]	; 0x24
  406518:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40651a:	2b00      	cmp	r3, #0
  40651c:	f2c0 80d2 	blt.w	4066c4 <_dtoa_r+0x3cc>
  406520:	9a04      	ldr	r2, [sp, #16]
  406522:	2a0e      	cmp	r2, #14
  406524:	f300 80ce 	bgt.w	4066c4 <_dtoa_r+0x3cc>
  406528:	4b2a      	ldr	r3, [pc, #168]	; (4065d4 <_dtoa_r+0x2dc>)
  40652a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40652e:	e9d3 8900 	ldrd	r8, r9, [r3]
  406532:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406534:	2b00      	cmp	r3, #0
  406536:	f2c0 838f 	blt.w	406c58 <_dtoa_r+0x960>
  40653a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40653e:	4642      	mov	r2, r8
  406540:	464b      	mov	r3, r9
  406542:	4630      	mov	r0, r6
  406544:	4639      	mov	r1, r7
  406546:	f7fd fedf 	bl	404308 <__aeabi_ddiv>
  40654a:	f7fe f84d 	bl	4045e8 <__aeabi_d2iz>
  40654e:	4682      	mov	sl, r0
  406550:	f7fd fd4a 	bl	403fe8 <__aeabi_i2d>
  406554:	4642      	mov	r2, r8
  406556:	464b      	mov	r3, r9
  406558:	f7fd fdac 	bl	4040b4 <__aeabi_dmul>
  40655c:	460b      	mov	r3, r1
  40655e:	4602      	mov	r2, r0
  406560:	4639      	mov	r1, r7
  406562:	4630      	mov	r0, r6
  406564:	f7fd fbf2 	bl	403d4c <__aeabi_dsub>
  406568:	9d07      	ldr	r5, [sp, #28]
  40656a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  40656e:	702b      	strb	r3, [r5, #0]
  406570:	9b06      	ldr	r3, [sp, #24]
  406572:	2b01      	cmp	r3, #1
  406574:	4606      	mov	r6, r0
  406576:	460f      	mov	r7, r1
  406578:	f105 0501 	add.w	r5, r5, #1
  40657c:	d062      	beq.n	406644 <_dtoa_r+0x34c>
  40657e:	2200      	movs	r2, #0
  406580:	4b17      	ldr	r3, [pc, #92]	; (4065e0 <_dtoa_r+0x2e8>)
  406582:	f7fd fd97 	bl	4040b4 <__aeabi_dmul>
  406586:	2200      	movs	r2, #0
  406588:	2300      	movs	r3, #0
  40658a:	4606      	mov	r6, r0
  40658c:	460f      	mov	r7, r1
  40658e:	f7fd fff9 	bl	404584 <__aeabi_dcmpeq>
  406592:	2800      	cmp	r0, #0
  406594:	f040 8083 	bne.w	40669e <_dtoa_r+0x3a6>
  406598:	f8cd b008 	str.w	fp, [sp, #8]
  40659c:	9405      	str	r4, [sp, #20]
  40659e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4065a2:	9c06      	ldr	r4, [sp, #24]
  4065a4:	e029      	b.n	4065fa <_dtoa_r+0x302>
  4065a6:	bf00      	nop
  4065a8:	636f4361 	.word	0x636f4361
  4065ac:	3fd287a7 	.word	0x3fd287a7
  4065b0:	8b60c8b3 	.word	0x8b60c8b3
  4065b4:	3fc68a28 	.word	0x3fc68a28
  4065b8:	509f79fb 	.word	0x509f79fb
  4065bc:	3fd34413 	.word	0x3fd34413
  4065c0:	7ff00000 	.word	0x7ff00000
  4065c4:	00409799 	.word	0x00409799
  4065c8:	004097a8 	.word	0x004097a8
  4065cc:	fffffc0e 	.word	0xfffffc0e
  4065d0:	3ff80000 	.word	0x3ff80000
  4065d4:	004097b8 	.word	0x004097b8
  4065d8:	0040979c 	.word	0x0040979c
  4065dc:	00409798 	.word	0x00409798
  4065e0:	40240000 	.word	0x40240000
  4065e4:	f7fd fd66 	bl	4040b4 <__aeabi_dmul>
  4065e8:	2200      	movs	r2, #0
  4065ea:	2300      	movs	r3, #0
  4065ec:	4606      	mov	r6, r0
  4065ee:	460f      	mov	r7, r1
  4065f0:	f7fd ffc8 	bl	404584 <__aeabi_dcmpeq>
  4065f4:	2800      	cmp	r0, #0
  4065f6:	f040 83de 	bne.w	406db6 <_dtoa_r+0xabe>
  4065fa:	4642      	mov	r2, r8
  4065fc:	464b      	mov	r3, r9
  4065fe:	4630      	mov	r0, r6
  406600:	4639      	mov	r1, r7
  406602:	f7fd fe81 	bl	404308 <__aeabi_ddiv>
  406606:	f7fd ffef 	bl	4045e8 <__aeabi_d2iz>
  40660a:	4682      	mov	sl, r0
  40660c:	f7fd fcec 	bl	403fe8 <__aeabi_i2d>
  406610:	4642      	mov	r2, r8
  406612:	464b      	mov	r3, r9
  406614:	f7fd fd4e 	bl	4040b4 <__aeabi_dmul>
  406618:	4602      	mov	r2, r0
  40661a:	460b      	mov	r3, r1
  40661c:	4630      	mov	r0, r6
  40661e:	4639      	mov	r1, r7
  406620:	f7fd fb94 	bl	403d4c <__aeabi_dsub>
  406624:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  406628:	f805 eb01 	strb.w	lr, [r5], #1
  40662c:	ebcb 0e05 	rsb	lr, fp, r5
  406630:	4574      	cmp	r4, lr
  406632:	4606      	mov	r6, r0
  406634:	460f      	mov	r7, r1
  406636:	f04f 0200 	mov.w	r2, #0
  40663a:	4bb5      	ldr	r3, [pc, #724]	; (406910 <_dtoa_r+0x618>)
  40663c:	d1d2      	bne.n	4065e4 <_dtoa_r+0x2ec>
  40663e:	f8dd b008 	ldr.w	fp, [sp, #8]
  406642:	9c05      	ldr	r4, [sp, #20]
  406644:	4632      	mov	r2, r6
  406646:	463b      	mov	r3, r7
  406648:	4630      	mov	r0, r6
  40664a:	4639      	mov	r1, r7
  40664c:	f7fd fb80 	bl	403d50 <__adddf3>
  406650:	4606      	mov	r6, r0
  406652:	460f      	mov	r7, r1
  406654:	4640      	mov	r0, r8
  406656:	4649      	mov	r1, r9
  406658:	4632      	mov	r2, r6
  40665a:	463b      	mov	r3, r7
  40665c:	f7fd ff9c 	bl	404598 <__aeabi_dcmplt>
  406660:	b948      	cbnz	r0, 406676 <_dtoa_r+0x37e>
  406662:	4640      	mov	r0, r8
  406664:	4649      	mov	r1, r9
  406666:	4632      	mov	r2, r6
  406668:	463b      	mov	r3, r7
  40666a:	f7fd ff8b 	bl	404584 <__aeabi_dcmpeq>
  40666e:	b1b0      	cbz	r0, 40669e <_dtoa_r+0x3a6>
  406670:	f01a 0f01 	tst.w	sl, #1
  406674:	d013      	beq.n	40669e <_dtoa_r+0x3a6>
  406676:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40667a:	9907      	ldr	r1, [sp, #28]
  40667c:	1e6b      	subs	r3, r5, #1
  40667e:	e004      	b.n	40668a <_dtoa_r+0x392>
  406680:	428b      	cmp	r3, r1
  406682:	f000 8440 	beq.w	406f06 <_dtoa_r+0xc0e>
  406686:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40668a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40668e:	f103 0501 	add.w	r5, r3, #1
  406692:	461a      	mov	r2, r3
  406694:	d0f4      	beq.n	406680 <_dtoa_r+0x388>
  406696:	f108 0301 	add.w	r3, r8, #1
  40669a:	b2db      	uxtb	r3, r3
  40669c:	7013      	strb	r3, [r2, #0]
  40669e:	4620      	mov	r0, r4
  4066a0:	4659      	mov	r1, fp
  4066a2:	f001 fab7 	bl	407c14 <_Bfree>
  4066a6:	2200      	movs	r2, #0
  4066a8:	9b04      	ldr	r3, [sp, #16]
  4066aa:	702a      	strb	r2, [r5, #0]
  4066ac:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4066ae:	3301      	adds	r3, #1
  4066b0:	6013      	str	r3, [r2, #0]
  4066b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4066b4:	2b00      	cmp	r3, #0
  4066b6:	f000 8345 	beq.w	406d44 <_dtoa_r+0xa4c>
  4066ba:	9807      	ldr	r0, [sp, #28]
  4066bc:	601d      	str	r5, [r3, #0]
  4066be:	b017      	add	sp, #92	; 0x5c
  4066c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4066c6:	2a00      	cmp	r2, #0
  4066c8:	f000 8084 	beq.w	4067d4 <_dtoa_r+0x4dc>
  4066cc:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4066ce:	2a01      	cmp	r2, #1
  4066d0:	f340 8304 	ble.w	406cdc <_dtoa_r+0x9e4>
  4066d4:	9b06      	ldr	r3, [sp, #24]
  4066d6:	1e5f      	subs	r7, r3, #1
  4066d8:	9b08      	ldr	r3, [sp, #32]
  4066da:	42bb      	cmp	r3, r7
  4066dc:	f2c0 83a9 	blt.w	406e32 <_dtoa_r+0xb3a>
  4066e0:	1bdf      	subs	r7, r3, r7
  4066e2:	9b06      	ldr	r3, [sp, #24]
  4066e4:	2b00      	cmp	r3, #0
  4066e6:	f2c0 849c 	blt.w	407022 <_dtoa_r+0xd2a>
  4066ea:	9d05      	ldr	r5, [sp, #20]
  4066ec:	9b06      	ldr	r3, [sp, #24]
  4066ee:	9a05      	ldr	r2, [sp, #20]
  4066f0:	4620      	mov	r0, r4
  4066f2:	441a      	add	r2, r3
  4066f4:	2101      	movs	r1, #1
  4066f6:	9205      	str	r2, [sp, #20]
  4066f8:	449a      	add	sl, r3
  4066fa:	f001 fb25 	bl	407d48 <__i2b>
  4066fe:	4606      	mov	r6, r0
  406700:	b165      	cbz	r5, 40671c <_dtoa_r+0x424>
  406702:	f1ba 0f00 	cmp.w	sl, #0
  406706:	dd09      	ble.n	40671c <_dtoa_r+0x424>
  406708:	45aa      	cmp	sl, r5
  40670a:	9a05      	ldr	r2, [sp, #20]
  40670c:	4653      	mov	r3, sl
  40670e:	bfa8      	it	ge
  406710:	462b      	movge	r3, r5
  406712:	1ad2      	subs	r2, r2, r3
  406714:	9205      	str	r2, [sp, #20]
  406716:	1aed      	subs	r5, r5, r3
  406718:	ebc3 0a0a 	rsb	sl, r3, sl
  40671c:	9b08      	ldr	r3, [sp, #32]
  40671e:	2b00      	cmp	r3, #0
  406720:	dd1a      	ble.n	406758 <_dtoa_r+0x460>
  406722:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406724:	2b00      	cmp	r3, #0
  406726:	f000 837d 	beq.w	406e24 <_dtoa_r+0xb2c>
  40672a:	2f00      	cmp	r7, #0
  40672c:	dd10      	ble.n	406750 <_dtoa_r+0x458>
  40672e:	4631      	mov	r1, r6
  406730:	463a      	mov	r2, r7
  406732:	4620      	mov	r0, r4
  406734:	f001 fbac 	bl	407e90 <__pow5mult>
  406738:	4606      	mov	r6, r0
  40673a:	465a      	mov	r2, fp
  40673c:	4631      	mov	r1, r6
  40673e:	4620      	mov	r0, r4
  406740:	f001 fb0c 	bl	407d5c <__multiply>
  406744:	4659      	mov	r1, fp
  406746:	4680      	mov	r8, r0
  406748:	4620      	mov	r0, r4
  40674a:	f001 fa63 	bl	407c14 <_Bfree>
  40674e:	46c3      	mov	fp, r8
  406750:	9b08      	ldr	r3, [sp, #32]
  406752:	1bda      	subs	r2, r3, r7
  406754:	f040 82a2 	bne.w	406c9c <_dtoa_r+0x9a4>
  406758:	4620      	mov	r0, r4
  40675a:	2101      	movs	r1, #1
  40675c:	f001 faf4 	bl	407d48 <__i2b>
  406760:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406762:	2b00      	cmp	r3, #0
  406764:	4680      	mov	r8, r0
  406766:	dd39      	ble.n	4067dc <_dtoa_r+0x4e4>
  406768:	4601      	mov	r1, r0
  40676a:	461a      	mov	r2, r3
  40676c:	4620      	mov	r0, r4
  40676e:	f001 fb8f 	bl	407e90 <__pow5mult>
  406772:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406774:	2b01      	cmp	r3, #1
  406776:	4680      	mov	r8, r0
  406778:	f340 8296 	ble.w	406ca8 <_dtoa_r+0x9b0>
  40677c:	f04f 0900 	mov.w	r9, #0
  406780:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406784:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  406788:	6918      	ldr	r0, [r3, #16]
  40678a:	f001 fa8f 	bl	407cac <__hi0bits>
  40678e:	f1c0 0020 	rsb	r0, r0, #32
  406792:	e02d      	b.n	4067f0 <_dtoa_r+0x4f8>
  406794:	2301      	movs	r3, #1
  406796:	930b      	str	r3, [sp, #44]	; 0x2c
  406798:	e66f      	b.n	40647a <_dtoa_r+0x182>
  40679a:	9804      	ldr	r0, [sp, #16]
  40679c:	f7fd fc24 	bl	403fe8 <__aeabi_i2d>
  4067a0:	4632      	mov	r2, r6
  4067a2:	463b      	mov	r3, r7
  4067a4:	f7fd feee 	bl	404584 <__aeabi_dcmpeq>
  4067a8:	2800      	cmp	r0, #0
  4067aa:	f47f ae50 	bne.w	40644e <_dtoa_r+0x156>
  4067ae:	9b04      	ldr	r3, [sp, #16]
  4067b0:	3b01      	subs	r3, #1
  4067b2:	9304      	str	r3, [sp, #16]
  4067b4:	e64b      	b.n	40644e <_dtoa_r+0x156>
  4067b6:	9a05      	ldr	r2, [sp, #20]
  4067b8:	9b04      	ldr	r3, [sp, #16]
  4067ba:	1ad2      	subs	r2, r2, r3
  4067bc:	425b      	negs	r3, r3
  4067be:	9308      	str	r3, [sp, #32]
  4067c0:	2300      	movs	r3, #0
  4067c2:	9205      	str	r2, [sp, #20]
  4067c4:	930a      	str	r3, [sp, #40]	; 0x28
  4067c6:	e668      	b.n	40649a <_dtoa_r+0x1a2>
  4067c8:	f1ca 0300 	rsb	r3, sl, #0
  4067cc:	9305      	str	r3, [sp, #20]
  4067ce:	f04f 0a00 	mov.w	sl, #0
  4067d2:	e65a      	b.n	40648a <_dtoa_r+0x192>
  4067d4:	9f08      	ldr	r7, [sp, #32]
  4067d6:	9d05      	ldr	r5, [sp, #20]
  4067d8:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4067da:	e791      	b.n	406700 <_dtoa_r+0x408>
  4067dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4067de:	2b01      	cmp	r3, #1
  4067e0:	f340 82b3 	ble.w	406d4a <_dtoa_r+0xa52>
  4067e4:	f04f 0900 	mov.w	r9, #0
  4067e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4067ea:	2b00      	cmp	r3, #0
  4067ec:	d1c8      	bne.n	406780 <_dtoa_r+0x488>
  4067ee:	2001      	movs	r0, #1
  4067f0:	4450      	add	r0, sl
  4067f2:	f010 001f 	ands.w	r0, r0, #31
  4067f6:	f000 8081 	beq.w	4068fc <_dtoa_r+0x604>
  4067fa:	f1c0 0320 	rsb	r3, r0, #32
  4067fe:	2b04      	cmp	r3, #4
  406800:	f340 84b8 	ble.w	407174 <_dtoa_r+0xe7c>
  406804:	f1c0 001c 	rsb	r0, r0, #28
  406808:	9b05      	ldr	r3, [sp, #20]
  40680a:	4403      	add	r3, r0
  40680c:	9305      	str	r3, [sp, #20]
  40680e:	4405      	add	r5, r0
  406810:	4482      	add	sl, r0
  406812:	9b05      	ldr	r3, [sp, #20]
  406814:	2b00      	cmp	r3, #0
  406816:	dd05      	ble.n	406824 <_dtoa_r+0x52c>
  406818:	4659      	mov	r1, fp
  40681a:	461a      	mov	r2, r3
  40681c:	4620      	mov	r0, r4
  40681e:	f001 fb87 	bl	407f30 <__lshift>
  406822:	4683      	mov	fp, r0
  406824:	f1ba 0f00 	cmp.w	sl, #0
  406828:	dd05      	ble.n	406836 <_dtoa_r+0x53e>
  40682a:	4641      	mov	r1, r8
  40682c:	4652      	mov	r2, sl
  40682e:	4620      	mov	r0, r4
  406830:	f001 fb7e 	bl	407f30 <__lshift>
  406834:	4680      	mov	r8, r0
  406836:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406838:	2b00      	cmp	r3, #0
  40683a:	f040 8268 	bne.w	406d0e <_dtoa_r+0xa16>
  40683e:	9b06      	ldr	r3, [sp, #24]
  406840:	2b00      	cmp	r3, #0
  406842:	f340 8295 	ble.w	406d70 <_dtoa_r+0xa78>
  406846:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406848:	2b00      	cmp	r3, #0
  40684a:	d171      	bne.n	406930 <_dtoa_r+0x638>
  40684c:	f8dd 901c 	ldr.w	r9, [sp, #28]
  406850:	9f06      	ldr	r7, [sp, #24]
  406852:	464d      	mov	r5, r9
  406854:	e002      	b.n	40685c <_dtoa_r+0x564>
  406856:	f001 f9e7 	bl	407c28 <__multadd>
  40685a:	4683      	mov	fp, r0
  40685c:	4641      	mov	r1, r8
  40685e:	4658      	mov	r0, fp
  406860:	f7ff fcb4 	bl	4061cc <quorem>
  406864:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  406868:	f805 cb01 	strb.w	ip, [r5], #1
  40686c:	ebc9 0305 	rsb	r3, r9, r5
  406870:	42bb      	cmp	r3, r7
  406872:	4620      	mov	r0, r4
  406874:	4659      	mov	r1, fp
  406876:	f04f 020a 	mov.w	r2, #10
  40687a:	f04f 0300 	mov.w	r3, #0
  40687e:	dbea      	blt.n	406856 <_dtoa_r+0x55e>
  406880:	9b07      	ldr	r3, [sp, #28]
  406882:	9a06      	ldr	r2, [sp, #24]
  406884:	2a01      	cmp	r2, #1
  406886:	bfac      	ite	ge
  406888:	189b      	addge	r3, r3, r2
  40688a:	3301      	addlt	r3, #1
  40688c:	461d      	mov	r5, r3
  40688e:	f04f 0a00 	mov.w	sl, #0
  406892:	4659      	mov	r1, fp
  406894:	2201      	movs	r2, #1
  406896:	4620      	mov	r0, r4
  406898:	f8cd c008 	str.w	ip, [sp, #8]
  40689c:	f001 fb48 	bl	407f30 <__lshift>
  4068a0:	4641      	mov	r1, r8
  4068a2:	4683      	mov	fp, r0
  4068a4:	f001 fb9a 	bl	407fdc <__mcmp>
  4068a8:	2800      	cmp	r0, #0
  4068aa:	f8dd c008 	ldr.w	ip, [sp, #8]
  4068ae:	f340 82f6 	ble.w	406e9e <_dtoa_r+0xba6>
  4068b2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4068b6:	9907      	ldr	r1, [sp, #28]
  4068b8:	1e6b      	subs	r3, r5, #1
  4068ba:	e004      	b.n	4068c6 <_dtoa_r+0x5ce>
  4068bc:	428b      	cmp	r3, r1
  4068be:	f000 8273 	beq.w	406da8 <_dtoa_r+0xab0>
  4068c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4068c6:	2a39      	cmp	r2, #57	; 0x39
  4068c8:	f103 0501 	add.w	r5, r3, #1
  4068cc:	d0f6      	beq.n	4068bc <_dtoa_r+0x5c4>
  4068ce:	3201      	adds	r2, #1
  4068d0:	701a      	strb	r2, [r3, #0]
  4068d2:	4641      	mov	r1, r8
  4068d4:	4620      	mov	r0, r4
  4068d6:	f001 f99d 	bl	407c14 <_Bfree>
  4068da:	2e00      	cmp	r6, #0
  4068dc:	f43f aedf 	beq.w	40669e <_dtoa_r+0x3a6>
  4068e0:	f1ba 0f00 	cmp.w	sl, #0
  4068e4:	d005      	beq.n	4068f2 <_dtoa_r+0x5fa>
  4068e6:	45b2      	cmp	sl, r6
  4068e8:	d003      	beq.n	4068f2 <_dtoa_r+0x5fa>
  4068ea:	4651      	mov	r1, sl
  4068ec:	4620      	mov	r0, r4
  4068ee:	f001 f991 	bl	407c14 <_Bfree>
  4068f2:	4631      	mov	r1, r6
  4068f4:	4620      	mov	r0, r4
  4068f6:	f001 f98d 	bl	407c14 <_Bfree>
  4068fa:	e6d0      	b.n	40669e <_dtoa_r+0x3a6>
  4068fc:	201c      	movs	r0, #28
  4068fe:	e783      	b.n	406808 <_dtoa_r+0x510>
  406900:	4b04      	ldr	r3, [pc, #16]	; (406914 <_dtoa_r+0x61c>)
  406902:	9a02      	ldr	r2, [sp, #8]
  406904:	1b5b      	subs	r3, r3, r5
  406906:	fa02 f003 	lsl.w	r0, r2, r3
  40690a:	e56d      	b.n	4063e8 <_dtoa_r+0xf0>
  40690c:	900b      	str	r0, [sp, #44]	; 0x2c
  40690e:	e5b4      	b.n	40647a <_dtoa_r+0x182>
  406910:	40240000 	.word	0x40240000
  406914:	fffffbee 	.word	0xfffffbee
  406918:	4631      	mov	r1, r6
  40691a:	2300      	movs	r3, #0
  40691c:	4620      	mov	r0, r4
  40691e:	220a      	movs	r2, #10
  406920:	f001 f982 	bl	407c28 <__multadd>
  406924:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406926:	2b00      	cmp	r3, #0
  406928:	4606      	mov	r6, r0
  40692a:	f340 840c 	ble.w	407146 <_dtoa_r+0xe4e>
  40692e:	9306      	str	r3, [sp, #24]
  406930:	2d00      	cmp	r5, #0
  406932:	dd05      	ble.n	406940 <_dtoa_r+0x648>
  406934:	4631      	mov	r1, r6
  406936:	462a      	mov	r2, r5
  406938:	4620      	mov	r0, r4
  40693a:	f001 faf9 	bl	407f30 <__lshift>
  40693e:	4606      	mov	r6, r0
  406940:	f1b9 0f00 	cmp.w	r9, #0
  406944:	f040 82e9 	bne.w	406f1a <_dtoa_r+0xc22>
  406948:	46b1      	mov	r9, r6
  40694a:	9b06      	ldr	r3, [sp, #24]
  40694c:	9a07      	ldr	r2, [sp, #28]
  40694e:	3b01      	subs	r3, #1
  406950:	18d3      	adds	r3, r2, r3
  406952:	9308      	str	r3, [sp, #32]
  406954:	9b02      	ldr	r3, [sp, #8]
  406956:	f003 0301 	and.w	r3, r3, #1
  40695a:	9309      	str	r3, [sp, #36]	; 0x24
  40695c:	4617      	mov	r7, r2
  40695e:	4641      	mov	r1, r8
  406960:	4658      	mov	r0, fp
  406962:	f7ff fc33 	bl	4061cc <quorem>
  406966:	4631      	mov	r1, r6
  406968:	4605      	mov	r5, r0
  40696a:	4658      	mov	r0, fp
  40696c:	f001 fb36 	bl	407fdc <__mcmp>
  406970:	464a      	mov	r2, r9
  406972:	4682      	mov	sl, r0
  406974:	4641      	mov	r1, r8
  406976:	4620      	mov	r0, r4
  406978:	f001 fb54 	bl	408024 <__mdiff>
  40697c:	68c2      	ldr	r2, [r0, #12]
  40697e:	4603      	mov	r3, r0
  406980:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  406984:	2a00      	cmp	r2, #0
  406986:	f040 81b8 	bne.w	406cfa <_dtoa_r+0xa02>
  40698a:	4619      	mov	r1, r3
  40698c:	4658      	mov	r0, fp
  40698e:	f8cd c018 	str.w	ip, [sp, #24]
  406992:	9305      	str	r3, [sp, #20]
  406994:	f001 fb22 	bl	407fdc <__mcmp>
  406998:	9b05      	ldr	r3, [sp, #20]
  40699a:	9002      	str	r0, [sp, #8]
  40699c:	4619      	mov	r1, r3
  40699e:	4620      	mov	r0, r4
  4069a0:	f001 f938 	bl	407c14 <_Bfree>
  4069a4:	9a02      	ldr	r2, [sp, #8]
  4069a6:	f8dd c018 	ldr.w	ip, [sp, #24]
  4069aa:	b92a      	cbnz	r2, 4069b8 <_dtoa_r+0x6c0>
  4069ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4069ae:	b91b      	cbnz	r3, 4069b8 <_dtoa_r+0x6c0>
  4069b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4069b2:	2b00      	cmp	r3, #0
  4069b4:	f000 83a7 	beq.w	407106 <_dtoa_r+0xe0e>
  4069b8:	f1ba 0f00 	cmp.w	sl, #0
  4069bc:	f2c0 8251 	blt.w	406e62 <_dtoa_r+0xb6a>
  4069c0:	d105      	bne.n	4069ce <_dtoa_r+0x6d6>
  4069c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4069c4:	b91b      	cbnz	r3, 4069ce <_dtoa_r+0x6d6>
  4069c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4069c8:	2b00      	cmp	r3, #0
  4069ca:	f000 824a 	beq.w	406e62 <_dtoa_r+0xb6a>
  4069ce:	2a00      	cmp	r2, #0
  4069d0:	f300 82b7 	bgt.w	406f42 <_dtoa_r+0xc4a>
  4069d4:	9b08      	ldr	r3, [sp, #32]
  4069d6:	f887 c000 	strb.w	ip, [r7]
  4069da:	f107 0a01 	add.w	sl, r7, #1
  4069de:	429f      	cmp	r7, r3
  4069e0:	4655      	mov	r5, sl
  4069e2:	f000 82ba 	beq.w	406f5a <_dtoa_r+0xc62>
  4069e6:	4659      	mov	r1, fp
  4069e8:	220a      	movs	r2, #10
  4069ea:	2300      	movs	r3, #0
  4069ec:	4620      	mov	r0, r4
  4069ee:	f001 f91b 	bl	407c28 <__multadd>
  4069f2:	454e      	cmp	r6, r9
  4069f4:	4683      	mov	fp, r0
  4069f6:	4631      	mov	r1, r6
  4069f8:	4620      	mov	r0, r4
  4069fa:	f04f 020a 	mov.w	r2, #10
  4069fe:	f04f 0300 	mov.w	r3, #0
  406a02:	f000 8174 	beq.w	406cee <_dtoa_r+0x9f6>
  406a06:	f001 f90f 	bl	407c28 <__multadd>
  406a0a:	4649      	mov	r1, r9
  406a0c:	4606      	mov	r6, r0
  406a0e:	220a      	movs	r2, #10
  406a10:	4620      	mov	r0, r4
  406a12:	2300      	movs	r3, #0
  406a14:	f001 f908 	bl	407c28 <__multadd>
  406a18:	4657      	mov	r7, sl
  406a1a:	4681      	mov	r9, r0
  406a1c:	e79f      	b.n	40695e <_dtoa_r+0x666>
  406a1e:	2301      	movs	r3, #1
  406a20:	9309      	str	r3, [sp, #36]	; 0x24
  406a22:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406a24:	2b00      	cmp	r3, #0
  406a26:	f340 8213 	ble.w	406e50 <_dtoa_r+0xb58>
  406a2a:	461f      	mov	r7, r3
  406a2c:	461e      	mov	r6, r3
  406a2e:	930c      	str	r3, [sp, #48]	; 0x30
  406a30:	9306      	str	r3, [sp, #24]
  406a32:	2100      	movs	r1, #0
  406a34:	2f17      	cmp	r7, #23
  406a36:	6461      	str	r1, [r4, #68]	; 0x44
  406a38:	d90a      	bls.n	406a50 <_dtoa_r+0x758>
  406a3a:	2201      	movs	r2, #1
  406a3c:	2304      	movs	r3, #4
  406a3e:	005b      	lsls	r3, r3, #1
  406a40:	f103 0014 	add.w	r0, r3, #20
  406a44:	4287      	cmp	r7, r0
  406a46:	4611      	mov	r1, r2
  406a48:	f102 0201 	add.w	r2, r2, #1
  406a4c:	d2f7      	bcs.n	406a3e <_dtoa_r+0x746>
  406a4e:	6461      	str	r1, [r4, #68]	; 0x44
  406a50:	4620      	mov	r0, r4
  406a52:	f001 f8b9 	bl	407bc8 <_Balloc>
  406a56:	2e0e      	cmp	r6, #14
  406a58:	9007      	str	r0, [sp, #28]
  406a5a:	6420      	str	r0, [r4, #64]	; 0x40
  406a5c:	f63f ad5c 	bhi.w	406518 <_dtoa_r+0x220>
  406a60:	2d00      	cmp	r5, #0
  406a62:	f43f ad59 	beq.w	406518 <_dtoa_r+0x220>
  406a66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406a6a:	9904      	ldr	r1, [sp, #16]
  406a6c:	2900      	cmp	r1, #0
  406a6e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  406a72:	f340 8221 	ble.w	406eb8 <_dtoa_r+0xbc0>
  406a76:	4bb7      	ldr	r3, [pc, #732]	; (406d54 <_dtoa_r+0xa5c>)
  406a78:	f001 020f 	and.w	r2, r1, #15
  406a7c:	110d      	asrs	r5, r1, #4
  406a7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406a82:	06e9      	lsls	r1, r5, #27
  406a84:	e9d3 6700 	ldrd	r6, r7, [r3]
  406a88:	f140 81db 	bpl.w	406e42 <_dtoa_r+0xb4a>
  406a8c:	4bb2      	ldr	r3, [pc, #712]	; (406d58 <_dtoa_r+0xa60>)
  406a8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406a92:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406a96:	f7fd fc37 	bl	404308 <__aeabi_ddiv>
  406a9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406a9e:	f005 050f 	and.w	r5, r5, #15
  406aa2:	f04f 0803 	mov.w	r8, #3
  406aa6:	b18d      	cbz	r5, 406acc <_dtoa_r+0x7d4>
  406aa8:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 406d58 <_dtoa_r+0xa60>
  406aac:	4630      	mov	r0, r6
  406aae:	4639      	mov	r1, r7
  406ab0:	07ea      	lsls	r2, r5, #31
  406ab2:	d505      	bpl.n	406ac0 <_dtoa_r+0x7c8>
  406ab4:	e9d9 2300 	ldrd	r2, r3, [r9]
  406ab8:	f108 0801 	add.w	r8, r8, #1
  406abc:	f7fd fafa 	bl	4040b4 <__aeabi_dmul>
  406ac0:	106d      	asrs	r5, r5, #1
  406ac2:	f109 0908 	add.w	r9, r9, #8
  406ac6:	d1f3      	bne.n	406ab0 <_dtoa_r+0x7b8>
  406ac8:	4606      	mov	r6, r0
  406aca:	460f      	mov	r7, r1
  406acc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406ad0:	4632      	mov	r2, r6
  406ad2:	463b      	mov	r3, r7
  406ad4:	f7fd fc18 	bl	404308 <__aeabi_ddiv>
  406ad8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406adc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406ade:	b143      	cbz	r3, 406af2 <_dtoa_r+0x7fa>
  406ae0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406ae4:	2200      	movs	r2, #0
  406ae6:	4b9d      	ldr	r3, [pc, #628]	; (406d5c <_dtoa_r+0xa64>)
  406ae8:	f7fd fd56 	bl	404598 <__aeabi_dcmplt>
  406aec:	2800      	cmp	r0, #0
  406aee:	f040 82ac 	bne.w	40704a <_dtoa_r+0xd52>
  406af2:	4640      	mov	r0, r8
  406af4:	f7fd fa78 	bl	403fe8 <__aeabi_i2d>
  406af8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406afc:	f7fd fada 	bl	4040b4 <__aeabi_dmul>
  406b00:	4b97      	ldr	r3, [pc, #604]	; (406d60 <_dtoa_r+0xa68>)
  406b02:	2200      	movs	r2, #0
  406b04:	f7fd f924 	bl	403d50 <__adddf3>
  406b08:	9b06      	ldr	r3, [sp, #24]
  406b0a:	4606      	mov	r6, r0
  406b0c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406b10:	2b00      	cmp	r3, #0
  406b12:	f000 8162 	beq.w	406dda <_dtoa_r+0xae2>
  406b16:	9b04      	ldr	r3, [sp, #16]
  406b18:	f8dd 9018 	ldr.w	r9, [sp, #24]
  406b1c:	9312      	str	r3, [sp, #72]	; 0x48
  406b1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406b20:	2b00      	cmp	r3, #0
  406b22:	f000 8221 	beq.w	406f68 <_dtoa_r+0xc70>
  406b26:	4b8b      	ldr	r3, [pc, #556]	; (406d54 <_dtoa_r+0xa5c>)
  406b28:	498e      	ldr	r1, [pc, #568]	; (406d64 <_dtoa_r+0xa6c>)
  406b2a:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  406b2e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406b32:	2000      	movs	r0, #0
  406b34:	f7fd fbe8 	bl	404308 <__aeabi_ddiv>
  406b38:	4632      	mov	r2, r6
  406b3a:	463b      	mov	r3, r7
  406b3c:	f7fd f906 	bl	403d4c <__aeabi_dsub>
  406b40:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406b44:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406b48:	4639      	mov	r1, r7
  406b4a:	4630      	mov	r0, r6
  406b4c:	f7fd fd4c 	bl	4045e8 <__aeabi_d2iz>
  406b50:	4605      	mov	r5, r0
  406b52:	f7fd fa49 	bl	403fe8 <__aeabi_i2d>
  406b56:	3530      	adds	r5, #48	; 0x30
  406b58:	4602      	mov	r2, r0
  406b5a:	460b      	mov	r3, r1
  406b5c:	4630      	mov	r0, r6
  406b5e:	4639      	mov	r1, r7
  406b60:	f7fd f8f4 	bl	403d4c <__aeabi_dsub>
  406b64:	fa5f f885 	uxtb.w	r8, r5
  406b68:	9d07      	ldr	r5, [sp, #28]
  406b6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  406b6e:	f885 8000 	strb.w	r8, [r5]
  406b72:	4606      	mov	r6, r0
  406b74:	460f      	mov	r7, r1
  406b76:	3501      	adds	r5, #1
  406b78:	f7fd fd0e 	bl	404598 <__aeabi_dcmplt>
  406b7c:	2800      	cmp	r0, #0
  406b7e:	f040 82b2 	bne.w	4070e6 <_dtoa_r+0xdee>
  406b82:	4632      	mov	r2, r6
  406b84:	463b      	mov	r3, r7
  406b86:	2000      	movs	r0, #0
  406b88:	4974      	ldr	r1, [pc, #464]	; (406d5c <_dtoa_r+0xa64>)
  406b8a:	f7fd f8df 	bl	403d4c <__aeabi_dsub>
  406b8e:	4602      	mov	r2, r0
  406b90:	460b      	mov	r3, r1
  406b92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406b96:	f7fd fd1d 	bl	4045d4 <__aeabi_dcmpgt>
  406b9a:	2800      	cmp	r0, #0
  406b9c:	f040 82ac 	bne.w	4070f8 <_dtoa_r+0xe00>
  406ba0:	f1b9 0f01 	cmp.w	r9, #1
  406ba4:	f340 8138 	ble.w	406e18 <_dtoa_r+0xb20>
  406ba8:	9b07      	ldr	r3, [sp, #28]
  406baa:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  406bae:	f8cd b008 	str.w	fp, [sp, #8]
  406bb2:	4499      	add	r9, r3
  406bb4:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  406bb8:	46a0      	mov	r8, r4
  406bba:	e00d      	b.n	406bd8 <_dtoa_r+0x8e0>
  406bbc:	2000      	movs	r0, #0
  406bbe:	4967      	ldr	r1, [pc, #412]	; (406d5c <_dtoa_r+0xa64>)
  406bc0:	f7fd f8c4 	bl	403d4c <__aeabi_dsub>
  406bc4:	4652      	mov	r2, sl
  406bc6:	465b      	mov	r3, fp
  406bc8:	f7fd fce6 	bl	404598 <__aeabi_dcmplt>
  406bcc:	2800      	cmp	r0, #0
  406bce:	f040 828e 	bne.w	4070ee <_dtoa_r+0xdf6>
  406bd2:	454d      	cmp	r5, r9
  406bd4:	f000 811b 	beq.w	406e0e <_dtoa_r+0xb16>
  406bd8:	4650      	mov	r0, sl
  406bda:	4659      	mov	r1, fp
  406bdc:	2200      	movs	r2, #0
  406bde:	4b62      	ldr	r3, [pc, #392]	; (406d68 <_dtoa_r+0xa70>)
  406be0:	f7fd fa68 	bl	4040b4 <__aeabi_dmul>
  406be4:	2200      	movs	r2, #0
  406be6:	4b60      	ldr	r3, [pc, #384]	; (406d68 <_dtoa_r+0xa70>)
  406be8:	4682      	mov	sl, r0
  406bea:	468b      	mov	fp, r1
  406bec:	4630      	mov	r0, r6
  406bee:	4639      	mov	r1, r7
  406bf0:	f7fd fa60 	bl	4040b4 <__aeabi_dmul>
  406bf4:	460f      	mov	r7, r1
  406bf6:	4606      	mov	r6, r0
  406bf8:	f7fd fcf6 	bl	4045e8 <__aeabi_d2iz>
  406bfc:	4604      	mov	r4, r0
  406bfe:	f7fd f9f3 	bl	403fe8 <__aeabi_i2d>
  406c02:	4602      	mov	r2, r0
  406c04:	460b      	mov	r3, r1
  406c06:	4630      	mov	r0, r6
  406c08:	4639      	mov	r1, r7
  406c0a:	f7fd f89f 	bl	403d4c <__aeabi_dsub>
  406c0e:	3430      	adds	r4, #48	; 0x30
  406c10:	b2e4      	uxtb	r4, r4
  406c12:	4652      	mov	r2, sl
  406c14:	465b      	mov	r3, fp
  406c16:	f805 4b01 	strb.w	r4, [r5], #1
  406c1a:	4606      	mov	r6, r0
  406c1c:	460f      	mov	r7, r1
  406c1e:	f7fd fcbb 	bl	404598 <__aeabi_dcmplt>
  406c22:	4632      	mov	r2, r6
  406c24:	463b      	mov	r3, r7
  406c26:	2800      	cmp	r0, #0
  406c28:	d0c8      	beq.n	406bbc <_dtoa_r+0x8c4>
  406c2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406c2c:	f8dd b008 	ldr.w	fp, [sp, #8]
  406c30:	9304      	str	r3, [sp, #16]
  406c32:	4644      	mov	r4, r8
  406c34:	e533      	b.n	40669e <_dtoa_r+0x3a6>
  406c36:	2300      	movs	r3, #0
  406c38:	9309      	str	r3, [sp, #36]	; 0x24
  406c3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406c3c:	9a04      	ldr	r2, [sp, #16]
  406c3e:	4413      	add	r3, r2
  406c40:	930c      	str	r3, [sp, #48]	; 0x30
  406c42:	3301      	adds	r3, #1
  406c44:	2b00      	cmp	r3, #0
  406c46:	9306      	str	r3, [sp, #24]
  406c48:	f340 8109 	ble.w	406e5e <_dtoa_r+0xb66>
  406c4c:	9e06      	ldr	r6, [sp, #24]
  406c4e:	4637      	mov	r7, r6
  406c50:	e6ef      	b.n	406a32 <_dtoa_r+0x73a>
  406c52:	2300      	movs	r3, #0
  406c54:	9309      	str	r3, [sp, #36]	; 0x24
  406c56:	e6e4      	b.n	406a22 <_dtoa_r+0x72a>
  406c58:	9b06      	ldr	r3, [sp, #24]
  406c5a:	2b00      	cmp	r3, #0
  406c5c:	f73f ac6d 	bgt.w	40653a <_dtoa_r+0x242>
  406c60:	f040 8262 	bne.w	407128 <_dtoa_r+0xe30>
  406c64:	4640      	mov	r0, r8
  406c66:	2200      	movs	r2, #0
  406c68:	4b40      	ldr	r3, [pc, #256]	; (406d6c <_dtoa_r+0xa74>)
  406c6a:	4649      	mov	r1, r9
  406c6c:	f7fd fa22 	bl	4040b4 <__aeabi_dmul>
  406c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406c74:	f7fd fca4 	bl	4045c0 <__aeabi_dcmpge>
  406c78:	f8dd 8018 	ldr.w	r8, [sp, #24]
  406c7c:	4646      	mov	r6, r8
  406c7e:	2800      	cmp	r0, #0
  406c80:	f000 808a 	beq.w	406d98 <_dtoa_r+0xaa0>
  406c84:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406c86:	9d07      	ldr	r5, [sp, #28]
  406c88:	43db      	mvns	r3, r3
  406c8a:	9304      	str	r3, [sp, #16]
  406c8c:	4641      	mov	r1, r8
  406c8e:	4620      	mov	r0, r4
  406c90:	f000 ffc0 	bl	407c14 <_Bfree>
  406c94:	2e00      	cmp	r6, #0
  406c96:	f47f ae2c 	bne.w	4068f2 <_dtoa_r+0x5fa>
  406c9a:	e500      	b.n	40669e <_dtoa_r+0x3a6>
  406c9c:	4659      	mov	r1, fp
  406c9e:	4620      	mov	r0, r4
  406ca0:	f001 f8f6 	bl	407e90 <__pow5mult>
  406ca4:	4683      	mov	fp, r0
  406ca6:	e557      	b.n	406758 <_dtoa_r+0x460>
  406ca8:	9b02      	ldr	r3, [sp, #8]
  406caa:	2b00      	cmp	r3, #0
  406cac:	f47f ad66 	bne.w	40677c <_dtoa_r+0x484>
  406cb0:	9b03      	ldr	r3, [sp, #12]
  406cb2:	f3c3 0313 	ubfx	r3, r3, #0, #20
  406cb6:	2b00      	cmp	r3, #0
  406cb8:	f47f ad94 	bne.w	4067e4 <_dtoa_r+0x4ec>
  406cbc:	9b03      	ldr	r3, [sp, #12]
  406cbe:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  406cc2:	0d3f      	lsrs	r7, r7, #20
  406cc4:	053f      	lsls	r7, r7, #20
  406cc6:	2f00      	cmp	r7, #0
  406cc8:	f000 821a 	beq.w	407100 <_dtoa_r+0xe08>
  406ccc:	9b05      	ldr	r3, [sp, #20]
  406cce:	3301      	adds	r3, #1
  406cd0:	9305      	str	r3, [sp, #20]
  406cd2:	f10a 0a01 	add.w	sl, sl, #1
  406cd6:	f04f 0901 	mov.w	r9, #1
  406cda:	e585      	b.n	4067e8 <_dtoa_r+0x4f0>
  406cdc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406cde:	2a00      	cmp	r2, #0
  406ce0:	f000 81a5 	beq.w	40702e <_dtoa_r+0xd36>
  406ce4:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406ce8:	9f08      	ldr	r7, [sp, #32]
  406cea:	9d05      	ldr	r5, [sp, #20]
  406cec:	e4ff      	b.n	4066ee <_dtoa_r+0x3f6>
  406cee:	f000 ff9b 	bl	407c28 <__multadd>
  406cf2:	4657      	mov	r7, sl
  406cf4:	4606      	mov	r6, r0
  406cf6:	4681      	mov	r9, r0
  406cf8:	e631      	b.n	40695e <_dtoa_r+0x666>
  406cfa:	4601      	mov	r1, r0
  406cfc:	4620      	mov	r0, r4
  406cfe:	f8cd c008 	str.w	ip, [sp, #8]
  406d02:	f000 ff87 	bl	407c14 <_Bfree>
  406d06:	2201      	movs	r2, #1
  406d08:	f8dd c008 	ldr.w	ip, [sp, #8]
  406d0c:	e654      	b.n	4069b8 <_dtoa_r+0x6c0>
  406d0e:	4658      	mov	r0, fp
  406d10:	4641      	mov	r1, r8
  406d12:	f001 f963 	bl	407fdc <__mcmp>
  406d16:	2800      	cmp	r0, #0
  406d18:	f6bf ad91 	bge.w	40683e <_dtoa_r+0x546>
  406d1c:	9f04      	ldr	r7, [sp, #16]
  406d1e:	4659      	mov	r1, fp
  406d20:	2300      	movs	r3, #0
  406d22:	4620      	mov	r0, r4
  406d24:	220a      	movs	r2, #10
  406d26:	3f01      	subs	r7, #1
  406d28:	9704      	str	r7, [sp, #16]
  406d2a:	f000 ff7d 	bl	407c28 <__multadd>
  406d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406d30:	4683      	mov	fp, r0
  406d32:	2b00      	cmp	r3, #0
  406d34:	f47f adf0 	bne.w	406918 <_dtoa_r+0x620>
  406d38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406d3a:	2b00      	cmp	r3, #0
  406d3c:	f340 81f8 	ble.w	407130 <_dtoa_r+0xe38>
  406d40:	9306      	str	r3, [sp, #24]
  406d42:	e583      	b.n	40684c <_dtoa_r+0x554>
  406d44:	9807      	ldr	r0, [sp, #28]
  406d46:	f7ff bb0b 	b.w	406360 <_dtoa_r+0x68>
  406d4a:	9b02      	ldr	r3, [sp, #8]
  406d4c:	2b00      	cmp	r3, #0
  406d4e:	f47f ad49 	bne.w	4067e4 <_dtoa_r+0x4ec>
  406d52:	e7ad      	b.n	406cb0 <_dtoa_r+0x9b8>
  406d54:	004097b8 	.word	0x004097b8
  406d58:	00409890 	.word	0x00409890
  406d5c:	3ff00000 	.word	0x3ff00000
  406d60:	401c0000 	.word	0x401c0000
  406d64:	3fe00000 	.word	0x3fe00000
  406d68:	40240000 	.word	0x40240000
  406d6c:	40140000 	.word	0x40140000
  406d70:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406d72:	2b02      	cmp	r3, #2
  406d74:	f77f ad67 	ble.w	406846 <_dtoa_r+0x54e>
  406d78:	9b06      	ldr	r3, [sp, #24]
  406d7a:	2b00      	cmp	r3, #0
  406d7c:	d182      	bne.n	406c84 <_dtoa_r+0x98c>
  406d7e:	4641      	mov	r1, r8
  406d80:	2205      	movs	r2, #5
  406d82:	4620      	mov	r0, r4
  406d84:	f000 ff50 	bl	407c28 <__multadd>
  406d88:	4680      	mov	r8, r0
  406d8a:	4641      	mov	r1, r8
  406d8c:	4658      	mov	r0, fp
  406d8e:	f001 f925 	bl	407fdc <__mcmp>
  406d92:	2800      	cmp	r0, #0
  406d94:	f77f af76 	ble.w	406c84 <_dtoa_r+0x98c>
  406d98:	9a04      	ldr	r2, [sp, #16]
  406d9a:	9907      	ldr	r1, [sp, #28]
  406d9c:	2331      	movs	r3, #49	; 0x31
  406d9e:	3201      	adds	r2, #1
  406da0:	9204      	str	r2, [sp, #16]
  406da2:	700b      	strb	r3, [r1, #0]
  406da4:	1c4d      	adds	r5, r1, #1
  406da6:	e771      	b.n	406c8c <_dtoa_r+0x994>
  406da8:	9a04      	ldr	r2, [sp, #16]
  406daa:	3201      	adds	r2, #1
  406dac:	9204      	str	r2, [sp, #16]
  406dae:	9a07      	ldr	r2, [sp, #28]
  406db0:	2331      	movs	r3, #49	; 0x31
  406db2:	7013      	strb	r3, [r2, #0]
  406db4:	e58d      	b.n	4068d2 <_dtoa_r+0x5da>
  406db6:	f8dd b008 	ldr.w	fp, [sp, #8]
  406dba:	9c05      	ldr	r4, [sp, #20]
  406dbc:	e46f      	b.n	40669e <_dtoa_r+0x3a6>
  406dbe:	4640      	mov	r0, r8
  406dc0:	f7fd f912 	bl	403fe8 <__aeabi_i2d>
  406dc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406dc8:	f7fd f974 	bl	4040b4 <__aeabi_dmul>
  406dcc:	2200      	movs	r2, #0
  406dce:	4bbc      	ldr	r3, [pc, #752]	; (4070c0 <_dtoa_r+0xdc8>)
  406dd0:	f7fc ffbe 	bl	403d50 <__adddf3>
  406dd4:	4606      	mov	r6, r0
  406dd6:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406dda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406dde:	2200      	movs	r2, #0
  406de0:	4bb8      	ldr	r3, [pc, #736]	; (4070c4 <_dtoa_r+0xdcc>)
  406de2:	f7fc ffb3 	bl	403d4c <__aeabi_dsub>
  406de6:	4632      	mov	r2, r6
  406de8:	463b      	mov	r3, r7
  406dea:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406dee:	f7fd fbf1 	bl	4045d4 <__aeabi_dcmpgt>
  406df2:	4680      	mov	r8, r0
  406df4:	2800      	cmp	r0, #0
  406df6:	f040 80b3 	bne.w	406f60 <_dtoa_r+0xc68>
  406dfa:	4632      	mov	r2, r6
  406dfc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  406e00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406e04:	f7fd fbc8 	bl	404598 <__aeabi_dcmplt>
  406e08:	b130      	cbz	r0, 406e18 <_dtoa_r+0xb20>
  406e0a:	4646      	mov	r6, r8
  406e0c:	e73a      	b.n	406c84 <_dtoa_r+0x98c>
  406e0e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  406e12:	f8dd b008 	ldr.w	fp, [sp, #8]
  406e16:	4644      	mov	r4, r8
  406e18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406e1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406e20:	f7ff bb7a 	b.w	406518 <_dtoa_r+0x220>
  406e24:	4659      	mov	r1, fp
  406e26:	9a08      	ldr	r2, [sp, #32]
  406e28:	4620      	mov	r0, r4
  406e2a:	f001 f831 	bl	407e90 <__pow5mult>
  406e2e:	4683      	mov	fp, r0
  406e30:	e492      	b.n	406758 <_dtoa_r+0x460>
  406e32:	9b08      	ldr	r3, [sp, #32]
  406e34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406e36:	9708      	str	r7, [sp, #32]
  406e38:	1afb      	subs	r3, r7, r3
  406e3a:	441a      	add	r2, r3
  406e3c:	920a      	str	r2, [sp, #40]	; 0x28
  406e3e:	2700      	movs	r7, #0
  406e40:	e44f      	b.n	4066e2 <_dtoa_r+0x3ea>
  406e42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406e46:	f04f 0802 	mov.w	r8, #2
  406e4a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406e4e:	e62a      	b.n	406aa6 <_dtoa_r+0x7ae>
  406e50:	2601      	movs	r6, #1
  406e52:	9621      	str	r6, [sp, #132]	; 0x84
  406e54:	960c      	str	r6, [sp, #48]	; 0x30
  406e56:	9606      	str	r6, [sp, #24]
  406e58:	2100      	movs	r1, #0
  406e5a:	6461      	str	r1, [r4, #68]	; 0x44
  406e5c:	e5f8      	b.n	406a50 <_dtoa_r+0x758>
  406e5e:	461e      	mov	r6, r3
  406e60:	e7fa      	b.n	406e58 <_dtoa_r+0xb60>
  406e62:	2a00      	cmp	r2, #0
  406e64:	dd15      	ble.n	406e92 <_dtoa_r+0xb9a>
  406e66:	4659      	mov	r1, fp
  406e68:	2201      	movs	r2, #1
  406e6a:	4620      	mov	r0, r4
  406e6c:	f8cd c008 	str.w	ip, [sp, #8]
  406e70:	f001 f85e 	bl	407f30 <__lshift>
  406e74:	4641      	mov	r1, r8
  406e76:	4683      	mov	fp, r0
  406e78:	f001 f8b0 	bl	407fdc <__mcmp>
  406e7c:	2800      	cmp	r0, #0
  406e7e:	f8dd c008 	ldr.w	ip, [sp, #8]
  406e82:	f340 814a 	ble.w	40711a <_dtoa_r+0xe22>
  406e86:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  406e8a:	f000 8106 	beq.w	40709a <_dtoa_r+0xda2>
  406e8e:	f10c 0c01 	add.w	ip, ip, #1
  406e92:	46b2      	mov	sl, r6
  406e94:	f887 c000 	strb.w	ip, [r7]
  406e98:	1c7d      	adds	r5, r7, #1
  406e9a:	464e      	mov	r6, r9
  406e9c:	e519      	b.n	4068d2 <_dtoa_r+0x5da>
  406e9e:	d104      	bne.n	406eaa <_dtoa_r+0xbb2>
  406ea0:	f01c 0f01 	tst.w	ip, #1
  406ea4:	d001      	beq.n	406eaa <_dtoa_r+0xbb2>
  406ea6:	e504      	b.n	4068b2 <_dtoa_r+0x5ba>
  406ea8:	4615      	mov	r5, r2
  406eaa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406eae:	2b30      	cmp	r3, #48	; 0x30
  406eb0:	f105 32ff 	add.w	r2, r5, #4294967295
  406eb4:	d0f8      	beq.n	406ea8 <_dtoa_r+0xbb0>
  406eb6:	e50c      	b.n	4068d2 <_dtoa_r+0x5da>
  406eb8:	9b04      	ldr	r3, [sp, #16]
  406eba:	425d      	negs	r5, r3
  406ebc:	2d00      	cmp	r5, #0
  406ebe:	f000 80bd 	beq.w	40703c <_dtoa_r+0xd44>
  406ec2:	4b81      	ldr	r3, [pc, #516]	; (4070c8 <_dtoa_r+0xdd0>)
  406ec4:	f005 020f 	and.w	r2, r5, #15
  406ec8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
  406ed0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406ed4:	f7fd f8ee 	bl	4040b4 <__aeabi_dmul>
  406ed8:	112d      	asrs	r5, r5, #4
  406eda:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406ede:	f000 812c 	beq.w	40713a <_dtoa_r+0xe42>
  406ee2:	4e7a      	ldr	r6, [pc, #488]	; (4070cc <_dtoa_r+0xdd4>)
  406ee4:	f04f 0802 	mov.w	r8, #2
  406ee8:	07eb      	lsls	r3, r5, #31
  406eea:	d505      	bpl.n	406ef8 <_dtoa_r+0xc00>
  406eec:	e9d6 2300 	ldrd	r2, r3, [r6]
  406ef0:	f108 0801 	add.w	r8, r8, #1
  406ef4:	f7fd f8de 	bl	4040b4 <__aeabi_dmul>
  406ef8:	106d      	asrs	r5, r5, #1
  406efa:	f106 0608 	add.w	r6, r6, #8
  406efe:	d1f3      	bne.n	406ee8 <_dtoa_r+0xbf0>
  406f00:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406f04:	e5ea      	b.n	406adc <_dtoa_r+0x7e4>
  406f06:	9a04      	ldr	r2, [sp, #16]
  406f08:	3201      	adds	r2, #1
  406f0a:	9204      	str	r2, [sp, #16]
  406f0c:	9a07      	ldr	r2, [sp, #28]
  406f0e:	2330      	movs	r3, #48	; 0x30
  406f10:	7013      	strb	r3, [r2, #0]
  406f12:	2331      	movs	r3, #49	; 0x31
  406f14:	7013      	strb	r3, [r2, #0]
  406f16:	f7ff bbc2 	b.w	40669e <_dtoa_r+0x3a6>
  406f1a:	6871      	ldr	r1, [r6, #4]
  406f1c:	4620      	mov	r0, r4
  406f1e:	f000 fe53 	bl	407bc8 <_Balloc>
  406f22:	6933      	ldr	r3, [r6, #16]
  406f24:	1c9a      	adds	r2, r3, #2
  406f26:	4605      	mov	r5, r0
  406f28:	0092      	lsls	r2, r2, #2
  406f2a:	f106 010c 	add.w	r1, r6, #12
  406f2e:	300c      	adds	r0, #12
  406f30:	f000 fd48 	bl	4079c4 <memcpy>
  406f34:	4620      	mov	r0, r4
  406f36:	4629      	mov	r1, r5
  406f38:	2201      	movs	r2, #1
  406f3a:	f000 fff9 	bl	407f30 <__lshift>
  406f3e:	4681      	mov	r9, r0
  406f40:	e503      	b.n	40694a <_dtoa_r+0x652>
  406f42:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  406f46:	f000 80a8 	beq.w	40709a <_dtoa_r+0xda2>
  406f4a:	f10c 0c01 	add.w	ip, ip, #1
  406f4e:	46b2      	mov	sl, r6
  406f50:	f887 c000 	strb.w	ip, [r7]
  406f54:	1c7d      	adds	r5, r7, #1
  406f56:	464e      	mov	r6, r9
  406f58:	e4bb      	b.n	4068d2 <_dtoa_r+0x5da>
  406f5a:	46b2      	mov	sl, r6
  406f5c:	464e      	mov	r6, r9
  406f5e:	e498      	b.n	406892 <_dtoa_r+0x59a>
  406f60:	f04f 0800 	mov.w	r8, #0
  406f64:	4646      	mov	r6, r8
  406f66:	e717      	b.n	406d98 <_dtoa_r+0xaa0>
  406f68:	4957      	ldr	r1, [pc, #348]	; (4070c8 <_dtoa_r+0xdd0>)
  406f6a:	f109 33ff 	add.w	r3, r9, #4294967295
  406f6e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406f72:	4632      	mov	r2, r6
  406f74:	9313      	str	r3, [sp, #76]	; 0x4c
  406f76:	e9d1 0100 	ldrd	r0, r1, [r1]
  406f7a:	463b      	mov	r3, r7
  406f7c:	f7fd f89a 	bl	4040b4 <__aeabi_dmul>
  406f80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406f84:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406f88:	4639      	mov	r1, r7
  406f8a:	4630      	mov	r0, r6
  406f8c:	f7fd fb2c 	bl	4045e8 <__aeabi_d2iz>
  406f90:	4605      	mov	r5, r0
  406f92:	f7fd f829 	bl	403fe8 <__aeabi_i2d>
  406f96:	4602      	mov	r2, r0
  406f98:	460b      	mov	r3, r1
  406f9a:	4630      	mov	r0, r6
  406f9c:	4639      	mov	r1, r7
  406f9e:	f7fc fed5 	bl	403d4c <__aeabi_dsub>
  406fa2:	9a07      	ldr	r2, [sp, #28]
  406fa4:	3530      	adds	r5, #48	; 0x30
  406fa6:	f1b9 0f01 	cmp.w	r9, #1
  406faa:	7015      	strb	r5, [r2, #0]
  406fac:	4606      	mov	r6, r0
  406fae:	460f      	mov	r7, r1
  406fb0:	f102 0501 	add.w	r5, r2, #1
  406fb4:	d023      	beq.n	406ffe <_dtoa_r+0xd06>
  406fb6:	9b07      	ldr	r3, [sp, #28]
  406fb8:	f8cd a008 	str.w	sl, [sp, #8]
  406fbc:	444b      	add	r3, r9
  406fbe:	465e      	mov	r6, fp
  406fc0:	469a      	mov	sl, r3
  406fc2:	46ab      	mov	fp, r5
  406fc4:	2200      	movs	r2, #0
  406fc6:	4b42      	ldr	r3, [pc, #264]	; (4070d0 <_dtoa_r+0xdd8>)
  406fc8:	f7fd f874 	bl	4040b4 <__aeabi_dmul>
  406fcc:	4689      	mov	r9, r1
  406fce:	4680      	mov	r8, r0
  406fd0:	f7fd fb0a 	bl	4045e8 <__aeabi_d2iz>
  406fd4:	4607      	mov	r7, r0
  406fd6:	f7fd f807 	bl	403fe8 <__aeabi_i2d>
  406fda:	3730      	adds	r7, #48	; 0x30
  406fdc:	4602      	mov	r2, r0
  406fde:	460b      	mov	r3, r1
  406fe0:	4640      	mov	r0, r8
  406fe2:	4649      	mov	r1, r9
  406fe4:	f7fc feb2 	bl	403d4c <__aeabi_dsub>
  406fe8:	f80b 7b01 	strb.w	r7, [fp], #1
  406fec:	45d3      	cmp	fp, sl
  406fee:	d1e9      	bne.n	406fc4 <_dtoa_r+0xccc>
  406ff0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406ff2:	f8dd a008 	ldr.w	sl, [sp, #8]
  406ff6:	46b3      	mov	fp, r6
  406ff8:	460f      	mov	r7, r1
  406ffa:	4606      	mov	r6, r0
  406ffc:	441d      	add	r5, r3
  406ffe:	2200      	movs	r2, #0
  407000:	4b34      	ldr	r3, [pc, #208]	; (4070d4 <_dtoa_r+0xddc>)
  407002:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  407006:	f7fc fea3 	bl	403d50 <__adddf3>
  40700a:	4632      	mov	r2, r6
  40700c:	463b      	mov	r3, r7
  40700e:	f7fd fac3 	bl	404598 <__aeabi_dcmplt>
  407012:	2800      	cmp	r0, #0
  407014:	d047      	beq.n	4070a6 <_dtoa_r+0xdae>
  407016:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407018:	9304      	str	r3, [sp, #16]
  40701a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40701e:	f7ff bb2c 	b.w	40667a <_dtoa_r+0x382>
  407022:	9b05      	ldr	r3, [sp, #20]
  407024:	9a06      	ldr	r2, [sp, #24]
  407026:	1a9d      	subs	r5, r3, r2
  407028:	2300      	movs	r3, #0
  40702a:	f7ff bb60 	b.w	4066ee <_dtoa_r+0x3f6>
  40702e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  407030:	9f08      	ldr	r7, [sp, #32]
  407032:	9d05      	ldr	r5, [sp, #20]
  407034:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  407038:	f7ff bb59 	b.w	4066ee <_dtoa_r+0x3f6>
  40703c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  407040:	f04f 0802 	mov.w	r8, #2
  407044:	e9cd 2302 	strd	r2, r3, [sp, #8]
  407048:	e548      	b.n	406adc <_dtoa_r+0x7e4>
  40704a:	9b06      	ldr	r3, [sp, #24]
  40704c:	2b00      	cmp	r3, #0
  40704e:	f43f aeb6 	beq.w	406dbe <_dtoa_r+0xac6>
  407052:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  407054:	2d00      	cmp	r5, #0
  407056:	f77f aedf 	ble.w	406e18 <_dtoa_r+0xb20>
  40705a:	2200      	movs	r2, #0
  40705c:	4b1c      	ldr	r3, [pc, #112]	; (4070d0 <_dtoa_r+0xdd8>)
  40705e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407062:	f7fd f827 	bl	4040b4 <__aeabi_dmul>
  407066:	4606      	mov	r6, r0
  407068:	460f      	mov	r7, r1
  40706a:	f108 0001 	add.w	r0, r8, #1
  40706e:	e9cd 6702 	strd	r6, r7, [sp, #8]
  407072:	f7fc ffb9 	bl	403fe8 <__aeabi_i2d>
  407076:	4602      	mov	r2, r0
  407078:	460b      	mov	r3, r1
  40707a:	4630      	mov	r0, r6
  40707c:	4639      	mov	r1, r7
  40707e:	f7fd f819 	bl	4040b4 <__aeabi_dmul>
  407082:	4b0f      	ldr	r3, [pc, #60]	; (4070c0 <_dtoa_r+0xdc8>)
  407084:	2200      	movs	r2, #0
  407086:	f7fc fe63 	bl	403d50 <__adddf3>
  40708a:	9b04      	ldr	r3, [sp, #16]
  40708c:	3b01      	subs	r3, #1
  40708e:	4606      	mov	r6, r0
  407090:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407094:	9312      	str	r3, [sp, #72]	; 0x48
  407096:	46a9      	mov	r9, r5
  407098:	e541      	b.n	406b1e <_dtoa_r+0x826>
  40709a:	2239      	movs	r2, #57	; 0x39
  40709c:	46b2      	mov	sl, r6
  40709e:	703a      	strb	r2, [r7, #0]
  4070a0:	464e      	mov	r6, r9
  4070a2:	1c7d      	adds	r5, r7, #1
  4070a4:	e407      	b.n	4068b6 <_dtoa_r+0x5be>
  4070a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4070aa:	2000      	movs	r0, #0
  4070ac:	4909      	ldr	r1, [pc, #36]	; (4070d4 <_dtoa_r+0xddc>)
  4070ae:	f7fc fe4d 	bl	403d4c <__aeabi_dsub>
  4070b2:	4632      	mov	r2, r6
  4070b4:	463b      	mov	r3, r7
  4070b6:	f7fd fa8d 	bl	4045d4 <__aeabi_dcmpgt>
  4070ba:	b970      	cbnz	r0, 4070da <_dtoa_r+0xde2>
  4070bc:	e6ac      	b.n	406e18 <_dtoa_r+0xb20>
  4070be:	bf00      	nop
  4070c0:	401c0000 	.word	0x401c0000
  4070c4:	40140000 	.word	0x40140000
  4070c8:	004097b8 	.word	0x004097b8
  4070cc:	00409890 	.word	0x00409890
  4070d0:	40240000 	.word	0x40240000
  4070d4:	3fe00000 	.word	0x3fe00000
  4070d8:	4615      	mov	r5, r2
  4070da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4070de:	2b30      	cmp	r3, #48	; 0x30
  4070e0:	f105 32ff 	add.w	r2, r5, #4294967295
  4070e4:	d0f8      	beq.n	4070d8 <_dtoa_r+0xde0>
  4070e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4070e8:	9304      	str	r3, [sp, #16]
  4070ea:	f7ff bad8 	b.w	40669e <_dtoa_r+0x3a6>
  4070ee:	4643      	mov	r3, r8
  4070f0:	f8dd b008 	ldr.w	fp, [sp, #8]
  4070f4:	46a0      	mov	r8, r4
  4070f6:	461c      	mov	r4, r3
  4070f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4070fa:	9304      	str	r3, [sp, #16]
  4070fc:	f7ff babd 	b.w	40667a <_dtoa_r+0x382>
  407100:	46b9      	mov	r9, r7
  407102:	f7ff bb71 	b.w	4067e8 <_dtoa_r+0x4f0>
  407106:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40710a:	d0c6      	beq.n	40709a <_dtoa_r+0xda2>
  40710c:	f1ba 0f00 	cmp.w	sl, #0
  407110:	f77f aebf 	ble.w	406e92 <_dtoa_r+0xb9a>
  407114:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  407118:	e6bb      	b.n	406e92 <_dtoa_r+0xb9a>
  40711a:	f47f aeba 	bne.w	406e92 <_dtoa_r+0xb9a>
  40711e:	f01c 0f01 	tst.w	ip, #1
  407122:	f43f aeb6 	beq.w	406e92 <_dtoa_r+0xb9a>
  407126:	e6ae      	b.n	406e86 <_dtoa_r+0xb8e>
  407128:	f04f 0800 	mov.w	r8, #0
  40712c:	4646      	mov	r6, r8
  40712e:	e5a9      	b.n	406c84 <_dtoa_r+0x98c>
  407130:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407132:	2b02      	cmp	r3, #2
  407134:	dc04      	bgt.n	407140 <_dtoa_r+0xe48>
  407136:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407138:	e602      	b.n	406d40 <_dtoa_r+0xa48>
  40713a:	f04f 0802 	mov.w	r8, #2
  40713e:	e4cd      	b.n	406adc <_dtoa_r+0x7e4>
  407140:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407142:	9306      	str	r3, [sp, #24]
  407144:	e618      	b.n	406d78 <_dtoa_r+0xa80>
  407146:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407148:	2b02      	cmp	r3, #2
  40714a:	dcf9      	bgt.n	407140 <_dtoa_r+0xe48>
  40714c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40714e:	f7ff bbee 	b.w	40692e <_dtoa_r+0x636>
  407152:	2500      	movs	r5, #0
  407154:	6465      	str	r5, [r4, #68]	; 0x44
  407156:	4629      	mov	r1, r5
  407158:	4620      	mov	r0, r4
  40715a:	f000 fd35 	bl	407bc8 <_Balloc>
  40715e:	f04f 33ff 	mov.w	r3, #4294967295
  407162:	9306      	str	r3, [sp, #24]
  407164:	930c      	str	r3, [sp, #48]	; 0x30
  407166:	2301      	movs	r3, #1
  407168:	9007      	str	r0, [sp, #28]
  40716a:	9521      	str	r5, [sp, #132]	; 0x84
  40716c:	6420      	str	r0, [r4, #64]	; 0x40
  40716e:	9309      	str	r3, [sp, #36]	; 0x24
  407170:	f7ff b9d2 	b.w	406518 <_dtoa_r+0x220>
  407174:	f43f ab4d 	beq.w	406812 <_dtoa_r+0x51a>
  407178:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  40717c:	f7ff bb44 	b.w	406808 <_dtoa_r+0x510>
  407180:	2301      	movs	r3, #1
  407182:	9309      	str	r3, [sp, #36]	; 0x24
  407184:	e559      	b.n	406c3a <_dtoa_r+0x942>
  407186:	2501      	movs	r5, #1
  407188:	f7ff b990 	b.w	4064ac <_dtoa_r+0x1b4>

0040718c <__libc_fini_array>:
  40718c:	b538      	push	{r3, r4, r5, lr}
  40718e:	4b08      	ldr	r3, [pc, #32]	; (4071b0 <__libc_fini_array+0x24>)
  407190:	4d08      	ldr	r5, [pc, #32]	; (4071b4 <__libc_fini_array+0x28>)
  407192:	1aed      	subs	r5, r5, r3
  407194:	10ac      	asrs	r4, r5, #2
  407196:	bf18      	it	ne
  407198:	18ed      	addne	r5, r5, r3
  40719a:	d005      	beq.n	4071a8 <__libc_fini_array+0x1c>
  40719c:	3c01      	subs	r4, #1
  40719e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4071a2:	4798      	blx	r3
  4071a4:	2c00      	cmp	r4, #0
  4071a6:	d1f9      	bne.n	40719c <__libc_fini_array+0x10>
  4071a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4071ac:	f002 bb8e 	b.w	4098cc <_fini>
  4071b0:	004098d8 	.word	0x004098d8
  4071b4:	004098dc 	.word	0x004098dc

004071b8 <_malloc_trim_r>:
  4071b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4071ba:	4f23      	ldr	r7, [pc, #140]	; (407248 <_malloc_trim_r+0x90>)
  4071bc:	460c      	mov	r4, r1
  4071be:	4606      	mov	r6, r0
  4071c0:	f000 fcfe 	bl	407bc0 <__malloc_lock>
  4071c4:	68bb      	ldr	r3, [r7, #8]
  4071c6:	685d      	ldr	r5, [r3, #4]
  4071c8:	f025 0503 	bic.w	r5, r5, #3
  4071cc:	1b29      	subs	r1, r5, r4
  4071ce:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4071d2:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4071d6:	f021 010f 	bic.w	r1, r1, #15
  4071da:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4071de:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4071e2:	db07      	blt.n	4071f4 <_malloc_trim_r+0x3c>
  4071e4:	4630      	mov	r0, r6
  4071e6:	2100      	movs	r1, #0
  4071e8:	f001 fa04 	bl	4085f4 <_sbrk_r>
  4071ec:	68bb      	ldr	r3, [r7, #8]
  4071ee:	442b      	add	r3, r5
  4071f0:	4298      	cmp	r0, r3
  4071f2:	d004      	beq.n	4071fe <_malloc_trim_r+0x46>
  4071f4:	4630      	mov	r0, r6
  4071f6:	f000 fce5 	bl	407bc4 <__malloc_unlock>
  4071fa:	2000      	movs	r0, #0
  4071fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4071fe:	4630      	mov	r0, r6
  407200:	4261      	negs	r1, r4
  407202:	f001 f9f7 	bl	4085f4 <_sbrk_r>
  407206:	3001      	adds	r0, #1
  407208:	d00d      	beq.n	407226 <_malloc_trim_r+0x6e>
  40720a:	4b10      	ldr	r3, [pc, #64]	; (40724c <_malloc_trim_r+0x94>)
  40720c:	68ba      	ldr	r2, [r7, #8]
  40720e:	6819      	ldr	r1, [r3, #0]
  407210:	1b2d      	subs	r5, r5, r4
  407212:	f045 0501 	orr.w	r5, r5, #1
  407216:	4630      	mov	r0, r6
  407218:	1b09      	subs	r1, r1, r4
  40721a:	6055      	str	r5, [r2, #4]
  40721c:	6019      	str	r1, [r3, #0]
  40721e:	f000 fcd1 	bl	407bc4 <__malloc_unlock>
  407222:	2001      	movs	r0, #1
  407224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407226:	4630      	mov	r0, r6
  407228:	2100      	movs	r1, #0
  40722a:	f001 f9e3 	bl	4085f4 <_sbrk_r>
  40722e:	68ba      	ldr	r2, [r7, #8]
  407230:	1a83      	subs	r3, r0, r2
  407232:	2b0f      	cmp	r3, #15
  407234:	ddde      	ble.n	4071f4 <_malloc_trim_r+0x3c>
  407236:	4c06      	ldr	r4, [pc, #24]	; (407250 <_malloc_trim_r+0x98>)
  407238:	4904      	ldr	r1, [pc, #16]	; (40724c <_malloc_trim_r+0x94>)
  40723a:	6824      	ldr	r4, [r4, #0]
  40723c:	f043 0301 	orr.w	r3, r3, #1
  407240:	1b00      	subs	r0, r0, r4
  407242:	6053      	str	r3, [r2, #4]
  407244:	6008      	str	r0, [r1, #0]
  407246:	e7d5      	b.n	4071f4 <_malloc_trim_r+0x3c>
  407248:	20000474 	.word	0x20000474
  40724c:	20000cec 	.word	0x20000cec
  407250:	20000880 	.word	0x20000880

00407254 <_free_r>:
  407254:	2900      	cmp	r1, #0
  407256:	d04e      	beq.n	4072f6 <_free_r+0xa2>
  407258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40725c:	460c      	mov	r4, r1
  40725e:	4680      	mov	r8, r0
  407260:	f000 fcae 	bl	407bc0 <__malloc_lock>
  407264:	f854 7c04 	ldr.w	r7, [r4, #-4]
  407268:	4962      	ldr	r1, [pc, #392]	; (4073f4 <_free_r+0x1a0>)
  40726a:	f027 0201 	bic.w	r2, r7, #1
  40726e:	f1a4 0508 	sub.w	r5, r4, #8
  407272:	18ab      	adds	r3, r5, r2
  407274:	688e      	ldr	r6, [r1, #8]
  407276:	6858      	ldr	r0, [r3, #4]
  407278:	429e      	cmp	r6, r3
  40727a:	f020 0003 	bic.w	r0, r0, #3
  40727e:	d05a      	beq.n	407336 <_free_r+0xe2>
  407280:	07fe      	lsls	r6, r7, #31
  407282:	6058      	str	r0, [r3, #4]
  407284:	d40b      	bmi.n	40729e <_free_r+0x4a>
  407286:	f854 7c08 	ldr.w	r7, [r4, #-8]
  40728a:	1bed      	subs	r5, r5, r7
  40728c:	f101 0e08 	add.w	lr, r1, #8
  407290:	68ac      	ldr	r4, [r5, #8]
  407292:	4574      	cmp	r4, lr
  407294:	443a      	add	r2, r7
  407296:	d067      	beq.n	407368 <_free_r+0x114>
  407298:	68ef      	ldr	r7, [r5, #12]
  40729a:	60e7      	str	r7, [r4, #12]
  40729c:	60bc      	str	r4, [r7, #8]
  40729e:	181c      	adds	r4, r3, r0
  4072a0:	6864      	ldr	r4, [r4, #4]
  4072a2:	07e4      	lsls	r4, r4, #31
  4072a4:	d40c      	bmi.n	4072c0 <_free_r+0x6c>
  4072a6:	4f54      	ldr	r7, [pc, #336]	; (4073f8 <_free_r+0x1a4>)
  4072a8:	689c      	ldr	r4, [r3, #8]
  4072aa:	42bc      	cmp	r4, r7
  4072ac:	4402      	add	r2, r0
  4072ae:	d07c      	beq.n	4073aa <_free_r+0x156>
  4072b0:	68d8      	ldr	r0, [r3, #12]
  4072b2:	60e0      	str	r0, [r4, #12]
  4072b4:	f042 0301 	orr.w	r3, r2, #1
  4072b8:	6084      	str	r4, [r0, #8]
  4072ba:	606b      	str	r3, [r5, #4]
  4072bc:	50aa      	str	r2, [r5, r2]
  4072be:	e003      	b.n	4072c8 <_free_r+0x74>
  4072c0:	f042 0301 	orr.w	r3, r2, #1
  4072c4:	606b      	str	r3, [r5, #4]
  4072c6:	50aa      	str	r2, [r5, r2]
  4072c8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4072cc:	d214      	bcs.n	4072f8 <_free_r+0xa4>
  4072ce:	08d2      	lsrs	r2, r2, #3
  4072d0:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  4072d4:	6848      	ldr	r0, [r1, #4]
  4072d6:	689f      	ldr	r7, [r3, #8]
  4072d8:	60af      	str	r7, [r5, #8]
  4072da:	1092      	asrs	r2, r2, #2
  4072dc:	2401      	movs	r4, #1
  4072de:	fa04 f202 	lsl.w	r2, r4, r2
  4072e2:	4310      	orrs	r0, r2
  4072e4:	60eb      	str	r3, [r5, #12]
  4072e6:	6048      	str	r0, [r1, #4]
  4072e8:	609d      	str	r5, [r3, #8]
  4072ea:	60fd      	str	r5, [r7, #12]
  4072ec:	4640      	mov	r0, r8
  4072ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4072f2:	f000 bc67 	b.w	407bc4 <__malloc_unlock>
  4072f6:	4770      	bx	lr
  4072f8:	0a53      	lsrs	r3, r2, #9
  4072fa:	2b04      	cmp	r3, #4
  4072fc:	d847      	bhi.n	40738e <_free_r+0x13a>
  4072fe:	0993      	lsrs	r3, r2, #6
  407300:	f103 0438 	add.w	r4, r3, #56	; 0x38
  407304:	0060      	lsls	r0, r4, #1
  407306:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40730a:	493a      	ldr	r1, [pc, #232]	; (4073f4 <_free_r+0x1a0>)
  40730c:	6883      	ldr	r3, [r0, #8]
  40730e:	4283      	cmp	r3, r0
  407310:	d043      	beq.n	40739a <_free_r+0x146>
  407312:	6859      	ldr	r1, [r3, #4]
  407314:	f021 0103 	bic.w	r1, r1, #3
  407318:	4291      	cmp	r1, r2
  40731a:	d902      	bls.n	407322 <_free_r+0xce>
  40731c:	689b      	ldr	r3, [r3, #8]
  40731e:	4298      	cmp	r0, r3
  407320:	d1f7      	bne.n	407312 <_free_r+0xbe>
  407322:	68da      	ldr	r2, [r3, #12]
  407324:	60ea      	str	r2, [r5, #12]
  407326:	60ab      	str	r3, [r5, #8]
  407328:	4640      	mov	r0, r8
  40732a:	6095      	str	r5, [r2, #8]
  40732c:	60dd      	str	r5, [r3, #12]
  40732e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407332:	f000 bc47 	b.w	407bc4 <__malloc_unlock>
  407336:	07ff      	lsls	r7, r7, #31
  407338:	4402      	add	r2, r0
  40733a:	d407      	bmi.n	40734c <_free_r+0xf8>
  40733c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  407340:	1aed      	subs	r5, r5, r3
  407342:	441a      	add	r2, r3
  407344:	68a8      	ldr	r0, [r5, #8]
  407346:	68eb      	ldr	r3, [r5, #12]
  407348:	60c3      	str	r3, [r0, #12]
  40734a:	6098      	str	r0, [r3, #8]
  40734c:	4b2b      	ldr	r3, [pc, #172]	; (4073fc <_free_r+0x1a8>)
  40734e:	681b      	ldr	r3, [r3, #0]
  407350:	f042 0001 	orr.w	r0, r2, #1
  407354:	429a      	cmp	r2, r3
  407356:	6068      	str	r0, [r5, #4]
  407358:	608d      	str	r5, [r1, #8]
  40735a:	d3c7      	bcc.n	4072ec <_free_r+0x98>
  40735c:	4b28      	ldr	r3, [pc, #160]	; (407400 <_free_r+0x1ac>)
  40735e:	4640      	mov	r0, r8
  407360:	6819      	ldr	r1, [r3, #0]
  407362:	f7ff ff29 	bl	4071b8 <_malloc_trim_r>
  407366:	e7c1      	b.n	4072ec <_free_r+0x98>
  407368:	1819      	adds	r1, r3, r0
  40736a:	6849      	ldr	r1, [r1, #4]
  40736c:	07c9      	lsls	r1, r1, #31
  40736e:	d409      	bmi.n	407384 <_free_r+0x130>
  407370:	68d9      	ldr	r1, [r3, #12]
  407372:	689b      	ldr	r3, [r3, #8]
  407374:	4402      	add	r2, r0
  407376:	f042 0001 	orr.w	r0, r2, #1
  40737a:	60d9      	str	r1, [r3, #12]
  40737c:	608b      	str	r3, [r1, #8]
  40737e:	6068      	str	r0, [r5, #4]
  407380:	50aa      	str	r2, [r5, r2]
  407382:	e7b3      	b.n	4072ec <_free_r+0x98>
  407384:	f042 0301 	orr.w	r3, r2, #1
  407388:	606b      	str	r3, [r5, #4]
  40738a:	50aa      	str	r2, [r5, r2]
  40738c:	e7ae      	b.n	4072ec <_free_r+0x98>
  40738e:	2b14      	cmp	r3, #20
  407390:	d814      	bhi.n	4073bc <_free_r+0x168>
  407392:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  407396:	0060      	lsls	r0, r4, #1
  407398:	e7b5      	b.n	407306 <_free_r+0xb2>
  40739a:	684a      	ldr	r2, [r1, #4]
  40739c:	10a4      	asrs	r4, r4, #2
  40739e:	2001      	movs	r0, #1
  4073a0:	40a0      	lsls	r0, r4
  4073a2:	4302      	orrs	r2, r0
  4073a4:	604a      	str	r2, [r1, #4]
  4073a6:	461a      	mov	r2, r3
  4073a8:	e7bc      	b.n	407324 <_free_r+0xd0>
  4073aa:	f042 0301 	orr.w	r3, r2, #1
  4073ae:	614d      	str	r5, [r1, #20]
  4073b0:	610d      	str	r5, [r1, #16]
  4073b2:	60ec      	str	r4, [r5, #12]
  4073b4:	60ac      	str	r4, [r5, #8]
  4073b6:	606b      	str	r3, [r5, #4]
  4073b8:	50aa      	str	r2, [r5, r2]
  4073ba:	e797      	b.n	4072ec <_free_r+0x98>
  4073bc:	2b54      	cmp	r3, #84	; 0x54
  4073be:	d804      	bhi.n	4073ca <_free_r+0x176>
  4073c0:	0b13      	lsrs	r3, r2, #12
  4073c2:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4073c6:	0060      	lsls	r0, r4, #1
  4073c8:	e79d      	b.n	407306 <_free_r+0xb2>
  4073ca:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4073ce:	d804      	bhi.n	4073da <_free_r+0x186>
  4073d0:	0bd3      	lsrs	r3, r2, #15
  4073d2:	f103 0477 	add.w	r4, r3, #119	; 0x77
  4073d6:	0060      	lsls	r0, r4, #1
  4073d8:	e795      	b.n	407306 <_free_r+0xb2>
  4073da:	f240 5054 	movw	r0, #1364	; 0x554
  4073de:	4283      	cmp	r3, r0
  4073e0:	d804      	bhi.n	4073ec <_free_r+0x198>
  4073e2:	0c93      	lsrs	r3, r2, #18
  4073e4:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  4073e8:	0060      	lsls	r0, r4, #1
  4073ea:	e78c      	b.n	407306 <_free_r+0xb2>
  4073ec:	20fc      	movs	r0, #252	; 0xfc
  4073ee:	247e      	movs	r4, #126	; 0x7e
  4073f0:	e789      	b.n	407306 <_free_r+0xb2>
  4073f2:	bf00      	nop
  4073f4:	20000474 	.word	0x20000474
  4073f8:	2000047c 	.word	0x2000047c
  4073fc:	2000087c 	.word	0x2000087c
  407400:	20000ce8 	.word	0x20000ce8

00407404 <_localeconv_r>:
  407404:	4800      	ldr	r0, [pc, #0]	; (407408 <_localeconv_r+0x4>)
  407406:	4770      	bx	lr
  407408:	2000043c 	.word	0x2000043c

0040740c <_malloc_r>:
  40740c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407410:	f101 050b 	add.w	r5, r1, #11
  407414:	2d16      	cmp	r5, #22
  407416:	b083      	sub	sp, #12
  407418:	4606      	mov	r6, r0
  40741a:	d927      	bls.n	40746c <_malloc_r+0x60>
  40741c:	f035 0507 	bics.w	r5, r5, #7
  407420:	f100 80b6 	bmi.w	407590 <_malloc_r+0x184>
  407424:	42a9      	cmp	r1, r5
  407426:	f200 80b3 	bhi.w	407590 <_malloc_r+0x184>
  40742a:	f000 fbc9 	bl	407bc0 <__malloc_lock>
  40742e:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  407432:	d222      	bcs.n	40747a <_malloc_r+0x6e>
  407434:	4fc2      	ldr	r7, [pc, #776]	; (407740 <_malloc_r+0x334>)
  407436:	08e8      	lsrs	r0, r5, #3
  407438:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  40743c:	68dc      	ldr	r4, [r3, #12]
  40743e:	429c      	cmp	r4, r3
  407440:	f000 81c8 	beq.w	4077d4 <_malloc_r+0x3c8>
  407444:	6863      	ldr	r3, [r4, #4]
  407446:	68e1      	ldr	r1, [r4, #12]
  407448:	68a5      	ldr	r5, [r4, #8]
  40744a:	f023 0303 	bic.w	r3, r3, #3
  40744e:	4423      	add	r3, r4
  407450:	4630      	mov	r0, r6
  407452:	685a      	ldr	r2, [r3, #4]
  407454:	60e9      	str	r1, [r5, #12]
  407456:	f042 0201 	orr.w	r2, r2, #1
  40745a:	608d      	str	r5, [r1, #8]
  40745c:	605a      	str	r2, [r3, #4]
  40745e:	f000 fbb1 	bl	407bc4 <__malloc_unlock>
  407462:	3408      	adds	r4, #8
  407464:	4620      	mov	r0, r4
  407466:	b003      	add	sp, #12
  407468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40746c:	2910      	cmp	r1, #16
  40746e:	f200 808f 	bhi.w	407590 <_malloc_r+0x184>
  407472:	f000 fba5 	bl	407bc0 <__malloc_lock>
  407476:	2510      	movs	r5, #16
  407478:	e7dc      	b.n	407434 <_malloc_r+0x28>
  40747a:	0a68      	lsrs	r0, r5, #9
  40747c:	f000 808f 	beq.w	40759e <_malloc_r+0x192>
  407480:	2804      	cmp	r0, #4
  407482:	f200 8154 	bhi.w	40772e <_malloc_r+0x322>
  407486:	09a8      	lsrs	r0, r5, #6
  407488:	3038      	adds	r0, #56	; 0x38
  40748a:	0041      	lsls	r1, r0, #1
  40748c:	4fac      	ldr	r7, [pc, #688]	; (407740 <_malloc_r+0x334>)
  40748e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  407492:	68cc      	ldr	r4, [r1, #12]
  407494:	42a1      	cmp	r1, r4
  407496:	d106      	bne.n	4074a6 <_malloc_r+0x9a>
  407498:	e00c      	b.n	4074b4 <_malloc_r+0xa8>
  40749a:	2a00      	cmp	r2, #0
  40749c:	f280 8082 	bge.w	4075a4 <_malloc_r+0x198>
  4074a0:	68e4      	ldr	r4, [r4, #12]
  4074a2:	42a1      	cmp	r1, r4
  4074a4:	d006      	beq.n	4074b4 <_malloc_r+0xa8>
  4074a6:	6863      	ldr	r3, [r4, #4]
  4074a8:	f023 0303 	bic.w	r3, r3, #3
  4074ac:	1b5a      	subs	r2, r3, r5
  4074ae:	2a0f      	cmp	r2, #15
  4074b0:	ddf3      	ble.n	40749a <_malloc_r+0x8e>
  4074b2:	3801      	subs	r0, #1
  4074b4:	3001      	adds	r0, #1
  4074b6:	49a2      	ldr	r1, [pc, #648]	; (407740 <_malloc_r+0x334>)
  4074b8:	693c      	ldr	r4, [r7, #16]
  4074ba:	f101 0e08 	add.w	lr, r1, #8
  4074be:	4574      	cmp	r4, lr
  4074c0:	f000 817d 	beq.w	4077be <_malloc_r+0x3b2>
  4074c4:	6863      	ldr	r3, [r4, #4]
  4074c6:	f023 0303 	bic.w	r3, r3, #3
  4074ca:	1b5a      	subs	r2, r3, r5
  4074cc:	2a0f      	cmp	r2, #15
  4074ce:	f300 8163 	bgt.w	407798 <_malloc_r+0x38c>
  4074d2:	2a00      	cmp	r2, #0
  4074d4:	f8c1 e014 	str.w	lr, [r1, #20]
  4074d8:	f8c1 e010 	str.w	lr, [r1, #16]
  4074dc:	da73      	bge.n	4075c6 <_malloc_r+0x1ba>
  4074de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4074e2:	f080 8139 	bcs.w	407758 <_malloc_r+0x34c>
  4074e6:	08db      	lsrs	r3, r3, #3
  4074e8:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  4074ec:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  4074f0:	684a      	ldr	r2, [r1, #4]
  4074f2:	f8d8 9008 	ldr.w	r9, [r8, #8]
  4074f6:	f8c4 9008 	str.w	r9, [r4, #8]
  4074fa:	2301      	movs	r3, #1
  4074fc:	fa03 f30c 	lsl.w	r3, r3, ip
  407500:	4313      	orrs	r3, r2
  407502:	f8c4 800c 	str.w	r8, [r4, #12]
  407506:	604b      	str	r3, [r1, #4]
  407508:	f8c8 4008 	str.w	r4, [r8, #8]
  40750c:	f8c9 400c 	str.w	r4, [r9, #12]
  407510:	1082      	asrs	r2, r0, #2
  407512:	2401      	movs	r4, #1
  407514:	4094      	lsls	r4, r2
  407516:	429c      	cmp	r4, r3
  407518:	d862      	bhi.n	4075e0 <_malloc_r+0x1d4>
  40751a:	4223      	tst	r3, r4
  40751c:	d106      	bne.n	40752c <_malloc_r+0x120>
  40751e:	f020 0003 	bic.w	r0, r0, #3
  407522:	0064      	lsls	r4, r4, #1
  407524:	4223      	tst	r3, r4
  407526:	f100 0004 	add.w	r0, r0, #4
  40752a:	d0fa      	beq.n	407522 <_malloc_r+0x116>
  40752c:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  407530:	46c4      	mov	ip, r8
  407532:	4681      	mov	r9, r0
  407534:	f8dc 300c 	ldr.w	r3, [ip, #12]
  407538:	459c      	cmp	ip, r3
  40753a:	d107      	bne.n	40754c <_malloc_r+0x140>
  40753c:	e141      	b.n	4077c2 <_malloc_r+0x3b6>
  40753e:	2900      	cmp	r1, #0
  407540:	f280 8151 	bge.w	4077e6 <_malloc_r+0x3da>
  407544:	68db      	ldr	r3, [r3, #12]
  407546:	459c      	cmp	ip, r3
  407548:	f000 813b 	beq.w	4077c2 <_malloc_r+0x3b6>
  40754c:	685a      	ldr	r2, [r3, #4]
  40754e:	f022 0203 	bic.w	r2, r2, #3
  407552:	1b51      	subs	r1, r2, r5
  407554:	290f      	cmp	r1, #15
  407556:	ddf2      	ble.n	40753e <_malloc_r+0x132>
  407558:	461c      	mov	r4, r3
  40755a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40755e:	f854 8f08 	ldr.w	r8, [r4, #8]!
  407562:	195a      	adds	r2, r3, r5
  407564:	f045 0901 	orr.w	r9, r5, #1
  407568:	f041 0501 	orr.w	r5, r1, #1
  40756c:	f8c3 9004 	str.w	r9, [r3, #4]
  407570:	4630      	mov	r0, r6
  407572:	f8c8 c00c 	str.w	ip, [r8, #12]
  407576:	f8cc 8008 	str.w	r8, [ip, #8]
  40757a:	617a      	str	r2, [r7, #20]
  40757c:	613a      	str	r2, [r7, #16]
  40757e:	f8c2 e00c 	str.w	lr, [r2, #12]
  407582:	f8c2 e008 	str.w	lr, [r2, #8]
  407586:	6055      	str	r5, [r2, #4]
  407588:	5051      	str	r1, [r2, r1]
  40758a:	f000 fb1b 	bl	407bc4 <__malloc_unlock>
  40758e:	e769      	b.n	407464 <_malloc_r+0x58>
  407590:	2400      	movs	r4, #0
  407592:	230c      	movs	r3, #12
  407594:	4620      	mov	r0, r4
  407596:	6033      	str	r3, [r6, #0]
  407598:	b003      	add	sp, #12
  40759a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40759e:	217e      	movs	r1, #126	; 0x7e
  4075a0:	203f      	movs	r0, #63	; 0x3f
  4075a2:	e773      	b.n	40748c <_malloc_r+0x80>
  4075a4:	4423      	add	r3, r4
  4075a6:	68e1      	ldr	r1, [r4, #12]
  4075a8:	685a      	ldr	r2, [r3, #4]
  4075aa:	68a5      	ldr	r5, [r4, #8]
  4075ac:	f042 0201 	orr.w	r2, r2, #1
  4075b0:	60e9      	str	r1, [r5, #12]
  4075b2:	4630      	mov	r0, r6
  4075b4:	608d      	str	r5, [r1, #8]
  4075b6:	605a      	str	r2, [r3, #4]
  4075b8:	f000 fb04 	bl	407bc4 <__malloc_unlock>
  4075bc:	3408      	adds	r4, #8
  4075be:	4620      	mov	r0, r4
  4075c0:	b003      	add	sp, #12
  4075c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4075c6:	4423      	add	r3, r4
  4075c8:	4630      	mov	r0, r6
  4075ca:	685a      	ldr	r2, [r3, #4]
  4075cc:	f042 0201 	orr.w	r2, r2, #1
  4075d0:	605a      	str	r2, [r3, #4]
  4075d2:	f000 faf7 	bl	407bc4 <__malloc_unlock>
  4075d6:	3408      	adds	r4, #8
  4075d8:	4620      	mov	r0, r4
  4075da:	b003      	add	sp, #12
  4075dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4075e0:	68bc      	ldr	r4, [r7, #8]
  4075e2:	6863      	ldr	r3, [r4, #4]
  4075e4:	f023 0803 	bic.w	r8, r3, #3
  4075e8:	4545      	cmp	r5, r8
  4075ea:	d804      	bhi.n	4075f6 <_malloc_r+0x1ea>
  4075ec:	ebc5 0308 	rsb	r3, r5, r8
  4075f0:	2b0f      	cmp	r3, #15
  4075f2:	f300 808c 	bgt.w	40770e <_malloc_r+0x302>
  4075f6:	4b53      	ldr	r3, [pc, #332]	; (407744 <_malloc_r+0x338>)
  4075f8:	f8df a158 	ldr.w	sl, [pc, #344]	; 407754 <_malloc_r+0x348>
  4075fc:	681a      	ldr	r2, [r3, #0]
  4075fe:	f8da 3000 	ldr.w	r3, [sl]
  407602:	3301      	adds	r3, #1
  407604:	442a      	add	r2, r5
  407606:	eb04 0b08 	add.w	fp, r4, r8
  40760a:	f000 8150 	beq.w	4078ae <_malloc_r+0x4a2>
  40760e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  407612:	320f      	adds	r2, #15
  407614:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  407618:	f022 020f 	bic.w	r2, r2, #15
  40761c:	4611      	mov	r1, r2
  40761e:	4630      	mov	r0, r6
  407620:	9201      	str	r2, [sp, #4]
  407622:	f000 ffe7 	bl	4085f4 <_sbrk_r>
  407626:	f1b0 3fff 	cmp.w	r0, #4294967295
  40762a:	4681      	mov	r9, r0
  40762c:	9a01      	ldr	r2, [sp, #4]
  40762e:	f000 8147 	beq.w	4078c0 <_malloc_r+0x4b4>
  407632:	4583      	cmp	fp, r0
  407634:	f200 80ee 	bhi.w	407814 <_malloc_r+0x408>
  407638:	4b43      	ldr	r3, [pc, #268]	; (407748 <_malloc_r+0x33c>)
  40763a:	6819      	ldr	r1, [r3, #0]
  40763c:	45cb      	cmp	fp, r9
  40763e:	4411      	add	r1, r2
  407640:	6019      	str	r1, [r3, #0]
  407642:	f000 8142 	beq.w	4078ca <_malloc_r+0x4be>
  407646:	f8da 0000 	ldr.w	r0, [sl]
  40764a:	f8df e108 	ldr.w	lr, [pc, #264]	; 407754 <_malloc_r+0x348>
  40764e:	3001      	adds	r0, #1
  407650:	bf1b      	ittet	ne
  407652:	ebcb 0b09 	rsbne	fp, fp, r9
  407656:	4459      	addne	r1, fp
  407658:	f8ce 9000 	streq.w	r9, [lr]
  40765c:	6019      	strne	r1, [r3, #0]
  40765e:	f019 0107 	ands.w	r1, r9, #7
  407662:	f000 8107 	beq.w	407874 <_malloc_r+0x468>
  407666:	f1c1 0008 	rsb	r0, r1, #8
  40766a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40766e:	4481      	add	r9, r0
  407670:	3108      	adds	r1, #8
  407672:	444a      	add	r2, r9
  407674:	f3c2 020b 	ubfx	r2, r2, #0, #12
  407678:	ebc2 0a01 	rsb	sl, r2, r1
  40767c:	4651      	mov	r1, sl
  40767e:	4630      	mov	r0, r6
  407680:	9301      	str	r3, [sp, #4]
  407682:	f000 ffb7 	bl	4085f4 <_sbrk_r>
  407686:	1c43      	adds	r3, r0, #1
  407688:	9b01      	ldr	r3, [sp, #4]
  40768a:	f000 812c 	beq.w	4078e6 <_malloc_r+0x4da>
  40768e:	ebc9 0200 	rsb	r2, r9, r0
  407692:	4452      	add	r2, sl
  407694:	f042 0201 	orr.w	r2, r2, #1
  407698:	6819      	ldr	r1, [r3, #0]
  40769a:	f8c7 9008 	str.w	r9, [r7, #8]
  40769e:	4451      	add	r1, sl
  4076a0:	42bc      	cmp	r4, r7
  4076a2:	f8c9 2004 	str.w	r2, [r9, #4]
  4076a6:	6019      	str	r1, [r3, #0]
  4076a8:	f8df a09c 	ldr.w	sl, [pc, #156]	; 407748 <_malloc_r+0x33c>
  4076ac:	d016      	beq.n	4076dc <_malloc_r+0x2d0>
  4076ae:	f1b8 0f0f 	cmp.w	r8, #15
  4076b2:	f240 80ee 	bls.w	407892 <_malloc_r+0x486>
  4076b6:	6862      	ldr	r2, [r4, #4]
  4076b8:	f1a8 030c 	sub.w	r3, r8, #12
  4076bc:	f023 0307 	bic.w	r3, r3, #7
  4076c0:	18e0      	adds	r0, r4, r3
  4076c2:	f002 0201 	and.w	r2, r2, #1
  4076c6:	f04f 0e05 	mov.w	lr, #5
  4076ca:	431a      	orrs	r2, r3
  4076cc:	2b0f      	cmp	r3, #15
  4076ce:	6062      	str	r2, [r4, #4]
  4076d0:	f8c0 e004 	str.w	lr, [r0, #4]
  4076d4:	f8c0 e008 	str.w	lr, [r0, #8]
  4076d8:	f200 8109 	bhi.w	4078ee <_malloc_r+0x4e2>
  4076dc:	4b1b      	ldr	r3, [pc, #108]	; (40774c <_malloc_r+0x340>)
  4076de:	68bc      	ldr	r4, [r7, #8]
  4076e0:	681a      	ldr	r2, [r3, #0]
  4076e2:	4291      	cmp	r1, r2
  4076e4:	bf88      	it	hi
  4076e6:	6019      	strhi	r1, [r3, #0]
  4076e8:	4b19      	ldr	r3, [pc, #100]	; (407750 <_malloc_r+0x344>)
  4076ea:	681a      	ldr	r2, [r3, #0]
  4076ec:	4291      	cmp	r1, r2
  4076ee:	6862      	ldr	r2, [r4, #4]
  4076f0:	bf88      	it	hi
  4076f2:	6019      	strhi	r1, [r3, #0]
  4076f4:	f022 0203 	bic.w	r2, r2, #3
  4076f8:	4295      	cmp	r5, r2
  4076fa:	eba2 0305 	sub.w	r3, r2, r5
  4076fe:	d801      	bhi.n	407704 <_malloc_r+0x2f8>
  407700:	2b0f      	cmp	r3, #15
  407702:	dc04      	bgt.n	40770e <_malloc_r+0x302>
  407704:	4630      	mov	r0, r6
  407706:	f000 fa5d 	bl	407bc4 <__malloc_unlock>
  40770a:	2400      	movs	r4, #0
  40770c:	e6aa      	b.n	407464 <_malloc_r+0x58>
  40770e:	1962      	adds	r2, r4, r5
  407710:	f043 0301 	orr.w	r3, r3, #1
  407714:	f045 0501 	orr.w	r5, r5, #1
  407718:	6065      	str	r5, [r4, #4]
  40771a:	4630      	mov	r0, r6
  40771c:	60ba      	str	r2, [r7, #8]
  40771e:	6053      	str	r3, [r2, #4]
  407720:	f000 fa50 	bl	407bc4 <__malloc_unlock>
  407724:	3408      	adds	r4, #8
  407726:	4620      	mov	r0, r4
  407728:	b003      	add	sp, #12
  40772a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40772e:	2814      	cmp	r0, #20
  407730:	d968      	bls.n	407804 <_malloc_r+0x3f8>
  407732:	2854      	cmp	r0, #84	; 0x54
  407734:	f200 8097 	bhi.w	407866 <_malloc_r+0x45a>
  407738:	0b28      	lsrs	r0, r5, #12
  40773a:	306e      	adds	r0, #110	; 0x6e
  40773c:	0041      	lsls	r1, r0, #1
  40773e:	e6a5      	b.n	40748c <_malloc_r+0x80>
  407740:	20000474 	.word	0x20000474
  407744:	20000ce8 	.word	0x20000ce8
  407748:	20000cec 	.word	0x20000cec
  40774c:	20000ce4 	.word	0x20000ce4
  407750:	20000ce0 	.word	0x20000ce0
  407754:	20000880 	.word	0x20000880
  407758:	0a5a      	lsrs	r2, r3, #9
  40775a:	2a04      	cmp	r2, #4
  40775c:	d955      	bls.n	40780a <_malloc_r+0x3fe>
  40775e:	2a14      	cmp	r2, #20
  407760:	f200 80a7 	bhi.w	4078b2 <_malloc_r+0x4a6>
  407764:	325b      	adds	r2, #91	; 0x5b
  407766:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40776a:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  40776e:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 40792c <_malloc_r+0x520>
  407772:	f8dc 1008 	ldr.w	r1, [ip, #8]
  407776:	4561      	cmp	r1, ip
  407778:	d07f      	beq.n	40787a <_malloc_r+0x46e>
  40777a:	684a      	ldr	r2, [r1, #4]
  40777c:	f022 0203 	bic.w	r2, r2, #3
  407780:	4293      	cmp	r3, r2
  407782:	d202      	bcs.n	40778a <_malloc_r+0x37e>
  407784:	6889      	ldr	r1, [r1, #8]
  407786:	458c      	cmp	ip, r1
  407788:	d1f7      	bne.n	40777a <_malloc_r+0x36e>
  40778a:	68ca      	ldr	r2, [r1, #12]
  40778c:	687b      	ldr	r3, [r7, #4]
  40778e:	60e2      	str	r2, [r4, #12]
  407790:	60a1      	str	r1, [r4, #8]
  407792:	6094      	str	r4, [r2, #8]
  407794:	60cc      	str	r4, [r1, #12]
  407796:	e6bb      	b.n	407510 <_malloc_r+0x104>
  407798:	1963      	adds	r3, r4, r5
  40779a:	f042 0701 	orr.w	r7, r2, #1
  40779e:	f045 0501 	orr.w	r5, r5, #1
  4077a2:	6065      	str	r5, [r4, #4]
  4077a4:	4630      	mov	r0, r6
  4077a6:	614b      	str	r3, [r1, #20]
  4077a8:	610b      	str	r3, [r1, #16]
  4077aa:	f8c3 e00c 	str.w	lr, [r3, #12]
  4077ae:	f8c3 e008 	str.w	lr, [r3, #8]
  4077b2:	605f      	str	r7, [r3, #4]
  4077b4:	509a      	str	r2, [r3, r2]
  4077b6:	3408      	adds	r4, #8
  4077b8:	f000 fa04 	bl	407bc4 <__malloc_unlock>
  4077bc:	e652      	b.n	407464 <_malloc_r+0x58>
  4077be:	684b      	ldr	r3, [r1, #4]
  4077c0:	e6a6      	b.n	407510 <_malloc_r+0x104>
  4077c2:	f109 0901 	add.w	r9, r9, #1
  4077c6:	f019 0f03 	tst.w	r9, #3
  4077ca:	f10c 0c08 	add.w	ip, ip, #8
  4077ce:	f47f aeb1 	bne.w	407534 <_malloc_r+0x128>
  4077d2:	e02c      	b.n	40782e <_malloc_r+0x422>
  4077d4:	f104 0308 	add.w	r3, r4, #8
  4077d8:	6964      	ldr	r4, [r4, #20]
  4077da:	42a3      	cmp	r3, r4
  4077dc:	bf08      	it	eq
  4077de:	3002      	addeq	r0, #2
  4077e0:	f43f ae69 	beq.w	4074b6 <_malloc_r+0xaa>
  4077e4:	e62e      	b.n	407444 <_malloc_r+0x38>
  4077e6:	441a      	add	r2, r3
  4077e8:	461c      	mov	r4, r3
  4077ea:	6851      	ldr	r1, [r2, #4]
  4077ec:	68db      	ldr	r3, [r3, #12]
  4077ee:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4077f2:	f041 0101 	orr.w	r1, r1, #1
  4077f6:	6051      	str	r1, [r2, #4]
  4077f8:	4630      	mov	r0, r6
  4077fa:	60eb      	str	r3, [r5, #12]
  4077fc:	609d      	str	r5, [r3, #8]
  4077fe:	f000 f9e1 	bl	407bc4 <__malloc_unlock>
  407802:	e62f      	b.n	407464 <_malloc_r+0x58>
  407804:	305b      	adds	r0, #91	; 0x5b
  407806:	0041      	lsls	r1, r0, #1
  407808:	e640      	b.n	40748c <_malloc_r+0x80>
  40780a:	099a      	lsrs	r2, r3, #6
  40780c:	3238      	adds	r2, #56	; 0x38
  40780e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  407812:	e7aa      	b.n	40776a <_malloc_r+0x35e>
  407814:	42bc      	cmp	r4, r7
  407816:	4b45      	ldr	r3, [pc, #276]	; (40792c <_malloc_r+0x520>)
  407818:	f43f af0e 	beq.w	407638 <_malloc_r+0x22c>
  40781c:	689c      	ldr	r4, [r3, #8]
  40781e:	6862      	ldr	r2, [r4, #4]
  407820:	f022 0203 	bic.w	r2, r2, #3
  407824:	e768      	b.n	4076f8 <_malloc_r+0x2ec>
  407826:	f8d8 8000 	ldr.w	r8, [r8]
  40782a:	4598      	cmp	r8, r3
  40782c:	d17c      	bne.n	407928 <_malloc_r+0x51c>
  40782e:	f010 0f03 	tst.w	r0, #3
  407832:	f1a8 0308 	sub.w	r3, r8, #8
  407836:	f100 30ff 	add.w	r0, r0, #4294967295
  40783a:	d1f4      	bne.n	407826 <_malloc_r+0x41a>
  40783c:	687b      	ldr	r3, [r7, #4]
  40783e:	ea23 0304 	bic.w	r3, r3, r4
  407842:	607b      	str	r3, [r7, #4]
  407844:	0064      	lsls	r4, r4, #1
  407846:	429c      	cmp	r4, r3
  407848:	f63f aeca 	bhi.w	4075e0 <_malloc_r+0x1d4>
  40784c:	2c00      	cmp	r4, #0
  40784e:	f43f aec7 	beq.w	4075e0 <_malloc_r+0x1d4>
  407852:	4223      	tst	r3, r4
  407854:	4648      	mov	r0, r9
  407856:	f47f ae69 	bne.w	40752c <_malloc_r+0x120>
  40785a:	0064      	lsls	r4, r4, #1
  40785c:	4223      	tst	r3, r4
  40785e:	f100 0004 	add.w	r0, r0, #4
  407862:	d0fa      	beq.n	40785a <_malloc_r+0x44e>
  407864:	e662      	b.n	40752c <_malloc_r+0x120>
  407866:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  40786a:	d818      	bhi.n	40789e <_malloc_r+0x492>
  40786c:	0be8      	lsrs	r0, r5, #15
  40786e:	3077      	adds	r0, #119	; 0x77
  407870:	0041      	lsls	r1, r0, #1
  407872:	e60b      	b.n	40748c <_malloc_r+0x80>
  407874:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  407878:	e6fb      	b.n	407672 <_malloc_r+0x266>
  40787a:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40787e:	1092      	asrs	r2, r2, #2
  407880:	f04f 0c01 	mov.w	ip, #1
  407884:	fa0c f202 	lsl.w	r2, ip, r2
  407888:	4313      	orrs	r3, r2
  40788a:	f8c8 3004 	str.w	r3, [r8, #4]
  40788e:	460a      	mov	r2, r1
  407890:	e77d      	b.n	40778e <_malloc_r+0x382>
  407892:	2301      	movs	r3, #1
  407894:	f8c9 3004 	str.w	r3, [r9, #4]
  407898:	464c      	mov	r4, r9
  40789a:	2200      	movs	r2, #0
  40789c:	e72c      	b.n	4076f8 <_malloc_r+0x2ec>
  40789e:	f240 5354 	movw	r3, #1364	; 0x554
  4078a2:	4298      	cmp	r0, r3
  4078a4:	d81c      	bhi.n	4078e0 <_malloc_r+0x4d4>
  4078a6:	0ca8      	lsrs	r0, r5, #18
  4078a8:	307c      	adds	r0, #124	; 0x7c
  4078aa:	0041      	lsls	r1, r0, #1
  4078ac:	e5ee      	b.n	40748c <_malloc_r+0x80>
  4078ae:	3210      	adds	r2, #16
  4078b0:	e6b4      	b.n	40761c <_malloc_r+0x210>
  4078b2:	2a54      	cmp	r2, #84	; 0x54
  4078b4:	d823      	bhi.n	4078fe <_malloc_r+0x4f2>
  4078b6:	0b1a      	lsrs	r2, r3, #12
  4078b8:	326e      	adds	r2, #110	; 0x6e
  4078ba:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4078be:	e754      	b.n	40776a <_malloc_r+0x35e>
  4078c0:	68bc      	ldr	r4, [r7, #8]
  4078c2:	6862      	ldr	r2, [r4, #4]
  4078c4:	f022 0203 	bic.w	r2, r2, #3
  4078c8:	e716      	b.n	4076f8 <_malloc_r+0x2ec>
  4078ca:	f3cb 000b 	ubfx	r0, fp, #0, #12
  4078ce:	2800      	cmp	r0, #0
  4078d0:	f47f aeb9 	bne.w	407646 <_malloc_r+0x23a>
  4078d4:	4442      	add	r2, r8
  4078d6:	68bb      	ldr	r3, [r7, #8]
  4078d8:	f042 0201 	orr.w	r2, r2, #1
  4078dc:	605a      	str	r2, [r3, #4]
  4078de:	e6fd      	b.n	4076dc <_malloc_r+0x2d0>
  4078e0:	21fc      	movs	r1, #252	; 0xfc
  4078e2:	207e      	movs	r0, #126	; 0x7e
  4078e4:	e5d2      	b.n	40748c <_malloc_r+0x80>
  4078e6:	2201      	movs	r2, #1
  4078e8:	f04f 0a00 	mov.w	sl, #0
  4078ec:	e6d4      	b.n	407698 <_malloc_r+0x28c>
  4078ee:	f104 0108 	add.w	r1, r4, #8
  4078f2:	4630      	mov	r0, r6
  4078f4:	f7ff fcae 	bl	407254 <_free_r>
  4078f8:	f8da 1000 	ldr.w	r1, [sl]
  4078fc:	e6ee      	b.n	4076dc <_malloc_r+0x2d0>
  4078fe:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407902:	d804      	bhi.n	40790e <_malloc_r+0x502>
  407904:	0bda      	lsrs	r2, r3, #15
  407906:	3277      	adds	r2, #119	; 0x77
  407908:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40790c:	e72d      	b.n	40776a <_malloc_r+0x35e>
  40790e:	f240 5154 	movw	r1, #1364	; 0x554
  407912:	428a      	cmp	r2, r1
  407914:	d804      	bhi.n	407920 <_malloc_r+0x514>
  407916:	0c9a      	lsrs	r2, r3, #18
  407918:	327c      	adds	r2, #124	; 0x7c
  40791a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40791e:	e724      	b.n	40776a <_malloc_r+0x35e>
  407920:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  407924:	227e      	movs	r2, #126	; 0x7e
  407926:	e720      	b.n	40776a <_malloc_r+0x35e>
  407928:	687b      	ldr	r3, [r7, #4]
  40792a:	e78b      	b.n	407844 <_malloc_r+0x438>
  40792c:	20000474 	.word	0x20000474

00407930 <memchr>:
  407930:	0783      	lsls	r3, r0, #30
  407932:	b470      	push	{r4, r5, r6}
  407934:	b2c9      	uxtb	r1, r1
  407936:	d040      	beq.n	4079ba <memchr+0x8a>
  407938:	1e54      	subs	r4, r2, #1
  40793a:	2a00      	cmp	r2, #0
  40793c:	d03f      	beq.n	4079be <memchr+0x8e>
  40793e:	7803      	ldrb	r3, [r0, #0]
  407940:	428b      	cmp	r3, r1
  407942:	bf18      	it	ne
  407944:	1c43      	addne	r3, r0, #1
  407946:	d106      	bne.n	407956 <memchr+0x26>
  407948:	e01d      	b.n	407986 <memchr+0x56>
  40794a:	b1f4      	cbz	r4, 40798a <memchr+0x5a>
  40794c:	7802      	ldrb	r2, [r0, #0]
  40794e:	428a      	cmp	r2, r1
  407950:	f104 34ff 	add.w	r4, r4, #4294967295
  407954:	d017      	beq.n	407986 <memchr+0x56>
  407956:	f013 0f03 	tst.w	r3, #3
  40795a:	4618      	mov	r0, r3
  40795c:	f103 0301 	add.w	r3, r3, #1
  407960:	d1f3      	bne.n	40794a <memchr+0x1a>
  407962:	2c03      	cmp	r4, #3
  407964:	d814      	bhi.n	407990 <memchr+0x60>
  407966:	b184      	cbz	r4, 40798a <memchr+0x5a>
  407968:	7803      	ldrb	r3, [r0, #0]
  40796a:	428b      	cmp	r3, r1
  40796c:	d00b      	beq.n	407986 <memchr+0x56>
  40796e:	1905      	adds	r5, r0, r4
  407970:	1c43      	adds	r3, r0, #1
  407972:	e002      	b.n	40797a <memchr+0x4a>
  407974:	7802      	ldrb	r2, [r0, #0]
  407976:	428a      	cmp	r2, r1
  407978:	d005      	beq.n	407986 <memchr+0x56>
  40797a:	42ab      	cmp	r3, r5
  40797c:	4618      	mov	r0, r3
  40797e:	f103 0301 	add.w	r3, r3, #1
  407982:	d1f7      	bne.n	407974 <memchr+0x44>
  407984:	2000      	movs	r0, #0
  407986:	bc70      	pop	{r4, r5, r6}
  407988:	4770      	bx	lr
  40798a:	4620      	mov	r0, r4
  40798c:	bc70      	pop	{r4, r5, r6}
  40798e:	4770      	bx	lr
  407990:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  407994:	4602      	mov	r2, r0
  407996:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40799a:	4610      	mov	r0, r2
  40799c:	3204      	adds	r2, #4
  40799e:	6803      	ldr	r3, [r0, #0]
  4079a0:	4073      	eors	r3, r6
  4079a2:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  4079a6:	ea25 0303 	bic.w	r3, r5, r3
  4079aa:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4079ae:	d1da      	bne.n	407966 <memchr+0x36>
  4079b0:	3c04      	subs	r4, #4
  4079b2:	2c03      	cmp	r4, #3
  4079b4:	4610      	mov	r0, r2
  4079b6:	d8f0      	bhi.n	40799a <memchr+0x6a>
  4079b8:	e7d5      	b.n	407966 <memchr+0x36>
  4079ba:	4614      	mov	r4, r2
  4079bc:	e7d1      	b.n	407962 <memchr+0x32>
  4079be:	4610      	mov	r0, r2
  4079c0:	e7e1      	b.n	407986 <memchr+0x56>
  4079c2:	bf00      	nop

004079c4 <memcpy>:
  4079c4:	4684      	mov	ip, r0
  4079c6:	ea41 0300 	orr.w	r3, r1, r0
  4079ca:	f013 0303 	ands.w	r3, r3, #3
  4079ce:	d16d      	bne.n	407aac <memcpy+0xe8>
  4079d0:	3a40      	subs	r2, #64	; 0x40
  4079d2:	d341      	bcc.n	407a58 <memcpy+0x94>
  4079d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4079d8:	f840 3b04 	str.w	r3, [r0], #4
  4079dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4079e0:	f840 3b04 	str.w	r3, [r0], #4
  4079e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4079e8:	f840 3b04 	str.w	r3, [r0], #4
  4079ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4079f0:	f840 3b04 	str.w	r3, [r0], #4
  4079f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4079f8:	f840 3b04 	str.w	r3, [r0], #4
  4079fc:	f851 3b04 	ldr.w	r3, [r1], #4
  407a00:	f840 3b04 	str.w	r3, [r0], #4
  407a04:	f851 3b04 	ldr.w	r3, [r1], #4
  407a08:	f840 3b04 	str.w	r3, [r0], #4
  407a0c:	f851 3b04 	ldr.w	r3, [r1], #4
  407a10:	f840 3b04 	str.w	r3, [r0], #4
  407a14:	f851 3b04 	ldr.w	r3, [r1], #4
  407a18:	f840 3b04 	str.w	r3, [r0], #4
  407a1c:	f851 3b04 	ldr.w	r3, [r1], #4
  407a20:	f840 3b04 	str.w	r3, [r0], #4
  407a24:	f851 3b04 	ldr.w	r3, [r1], #4
  407a28:	f840 3b04 	str.w	r3, [r0], #4
  407a2c:	f851 3b04 	ldr.w	r3, [r1], #4
  407a30:	f840 3b04 	str.w	r3, [r0], #4
  407a34:	f851 3b04 	ldr.w	r3, [r1], #4
  407a38:	f840 3b04 	str.w	r3, [r0], #4
  407a3c:	f851 3b04 	ldr.w	r3, [r1], #4
  407a40:	f840 3b04 	str.w	r3, [r0], #4
  407a44:	f851 3b04 	ldr.w	r3, [r1], #4
  407a48:	f840 3b04 	str.w	r3, [r0], #4
  407a4c:	f851 3b04 	ldr.w	r3, [r1], #4
  407a50:	f840 3b04 	str.w	r3, [r0], #4
  407a54:	3a40      	subs	r2, #64	; 0x40
  407a56:	d2bd      	bcs.n	4079d4 <memcpy+0x10>
  407a58:	3230      	adds	r2, #48	; 0x30
  407a5a:	d311      	bcc.n	407a80 <memcpy+0xbc>
  407a5c:	f851 3b04 	ldr.w	r3, [r1], #4
  407a60:	f840 3b04 	str.w	r3, [r0], #4
  407a64:	f851 3b04 	ldr.w	r3, [r1], #4
  407a68:	f840 3b04 	str.w	r3, [r0], #4
  407a6c:	f851 3b04 	ldr.w	r3, [r1], #4
  407a70:	f840 3b04 	str.w	r3, [r0], #4
  407a74:	f851 3b04 	ldr.w	r3, [r1], #4
  407a78:	f840 3b04 	str.w	r3, [r0], #4
  407a7c:	3a10      	subs	r2, #16
  407a7e:	d2ed      	bcs.n	407a5c <memcpy+0x98>
  407a80:	320c      	adds	r2, #12
  407a82:	d305      	bcc.n	407a90 <memcpy+0xcc>
  407a84:	f851 3b04 	ldr.w	r3, [r1], #4
  407a88:	f840 3b04 	str.w	r3, [r0], #4
  407a8c:	3a04      	subs	r2, #4
  407a8e:	d2f9      	bcs.n	407a84 <memcpy+0xc0>
  407a90:	3204      	adds	r2, #4
  407a92:	d008      	beq.n	407aa6 <memcpy+0xe2>
  407a94:	07d2      	lsls	r2, r2, #31
  407a96:	bf1c      	itt	ne
  407a98:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407a9c:	f800 3b01 	strbne.w	r3, [r0], #1
  407aa0:	d301      	bcc.n	407aa6 <memcpy+0xe2>
  407aa2:	880b      	ldrh	r3, [r1, #0]
  407aa4:	8003      	strh	r3, [r0, #0]
  407aa6:	4660      	mov	r0, ip
  407aa8:	4770      	bx	lr
  407aaa:	bf00      	nop
  407aac:	2a08      	cmp	r2, #8
  407aae:	d313      	bcc.n	407ad8 <memcpy+0x114>
  407ab0:	078b      	lsls	r3, r1, #30
  407ab2:	d08d      	beq.n	4079d0 <memcpy+0xc>
  407ab4:	f010 0303 	ands.w	r3, r0, #3
  407ab8:	d08a      	beq.n	4079d0 <memcpy+0xc>
  407aba:	f1c3 0304 	rsb	r3, r3, #4
  407abe:	1ad2      	subs	r2, r2, r3
  407ac0:	07db      	lsls	r3, r3, #31
  407ac2:	bf1c      	itt	ne
  407ac4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407ac8:	f800 3b01 	strbne.w	r3, [r0], #1
  407acc:	d380      	bcc.n	4079d0 <memcpy+0xc>
  407ace:	f831 3b02 	ldrh.w	r3, [r1], #2
  407ad2:	f820 3b02 	strh.w	r3, [r0], #2
  407ad6:	e77b      	b.n	4079d0 <memcpy+0xc>
  407ad8:	3a04      	subs	r2, #4
  407ada:	d3d9      	bcc.n	407a90 <memcpy+0xcc>
  407adc:	3a01      	subs	r2, #1
  407ade:	f811 3b01 	ldrb.w	r3, [r1], #1
  407ae2:	f800 3b01 	strb.w	r3, [r0], #1
  407ae6:	d2f9      	bcs.n	407adc <memcpy+0x118>
  407ae8:	780b      	ldrb	r3, [r1, #0]
  407aea:	7003      	strb	r3, [r0, #0]
  407aec:	784b      	ldrb	r3, [r1, #1]
  407aee:	7043      	strb	r3, [r0, #1]
  407af0:	788b      	ldrb	r3, [r1, #2]
  407af2:	7083      	strb	r3, [r0, #2]
  407af4:	4660      	mov	r0, ip
  407af6:	4770      	bx	lr

00407af8 <memmove>:
  407af8:	4288      	cmp	r0, r1
  407afa:	b5f0      	push	{r4, r5, r6, r7, lr}
  407afc:	d90d      	bls.n	407b1a <memmove+0x22>
  407afe:	188b      	adds	r3, r1, r2
  407b00:	4298      	cmp	r0, r3
  407b02:	d20a      	bcs.n	407b1a <memmove+0x22>
  407b04:	1881      	adds	r1, r0, r2
  407b06:	2a00      	cmp	r2, #0
  407b08:	d054      	beq.n	407bb4 <memmove+0xbc>
  407b0a:	1a9a      	subs	r2, r3, r2
  407b0c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407b10:	f801 4d01 	strb.w	r4, [r1, #-1]!
  407b14:	4293      	cmp	r3, r2
  407b16:	d1f9      	bne.n	407b0c <memmove+0x14>
  407b18:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b1a:	2a0f      	cmp	r2, #15
  407b1c:	d948      	bls.n	407bb0 <memmove+0xb8>
  407b1e:	ea40 0301 	orr.w	r3, r0, r1
  407b22:	079b      	lsls	r3, r3, #30
  407b24:	d147      	bne.n	407bb6 <memmove+0xbe>
  407b26:	f100 0410 	add.w	r4, r0, #16
  407b2a:	f101 0310 	add.w	r3, r1, #16
  407b2e:	4615      	mov	r5, r2
  407b30:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407b34:	f844 6c10 	str.w	r6, [r4, #-16]
  407b38:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407b3c:	f844 6c0c 	str.w	r6, [r4, #-12]
  407b40:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407b44:	f844 6c08 	str.w	r6, [r4, #-8]
  407b48:	3d10      	subs	r5, #16
  407b4a:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407b4e:	f844 6c04 	str.w	r6, [r4, #-4]
  407b52:	2d0f      	cmp	r5, #15
  407b54:	f103 0310 	add.w	r3, r3, #16
  407b58:	f104 0410 	add.w	r4, r4, #16
  407b5c:	d8e8      	bhi.n	407b30 <memmove+0x38>
  407b5e:	f1a2 0310 	sub.w	r3, r2, #16
  407b62:	f023 030f 	bic.w	r3, r3, #15
  407b66:	f002 0e0f 	and.w	lr, r2, #15
  407b6a:	3310      	adds	r3, #16
  407b6c:	f1be 0f03 	cmp.w	lr, #3
  407b70:	4419      	add	r1, r3
  407b72:	4403      	add	r3, r0
  407b74:	d921      	bls.n	407bba <memmove+0xc2>
  407b76:	1f1e      	subs	r6, r3, #4
  407b78:	460d      	mov	r5, r1
  407b7a:	4674      	mov	r4, lr
  407b7c:	3c04      	subs	r4, #4
  407b7e:	f855 7b04 	ldr.w	r7, [r5], #4
  407b82:	f846 7f04 	str.w	r7, [r6, #4]!
  407b86:	2c03      	cmp	r4, #3
  407b88:	d8f8      	bhi.n	407b7c <memmove+0x84>
  407b8a:	f1ae 0404 	sub.w	r4, lr, #4
  407b8e:	f024 0403 	bic.w	r4, r4, #3
  407b92:	3404      	adds	r4, #4
  407b94:	4423      	add	r3, r4
  407b96:	4421      	add	r1, r4
  407b98:	f002 0203 	and.w	r2, r2, #3
  407b9c:	b152      	cbz	r2, 407bb4 <memmove+0xbc>
  407b9e:	3b01      	subs	r3, #1
  407ba0:	440a      	add	r2, r1
  407ba2:	f811 4b01 	ldrb.w	r4, [r1], #1
  407ba6:	f803 4f01 	strb.w	r4, [r3, #1]!
  407baa:	4291      	cmp	r1, r2
  407bac:	d1f9      	bne.n	407ba2 <memmove+0xaa>
  407bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407bb0:	4603      	mov	r3, r0
  407bb2:	e7f3      	b.n	407b9c <memmove+0xa4>
  407bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407bb6:	4603      	mov	r3, r0
  407bb8:	e7f1      	b.n	407b9e <memmove+0xa6>
  407bba:	4672      	mov	r2, lr
  407bbc:	e7ee      	b.n	407b9c <memmove+0xa4>
  407bbe:	bf00      	nop

00407bc0 <__malloc_lock>:
  407bc0:	4770      	bx	lr
  407bc2:	bf00      	nop

00407bc4 <__malloc_unlock>:
  407bc4:	4770      	bx	lr
  407bc6:	bf00      	nop

00407bc8 <_Balloc>:
  407bc8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407bca:	b570      	push	{r4, r5, r6, lr}
  407bcc:	4605      	mov	r5, r0
  407bce:	460c      	mov	r4, r1
  407bd0:	b14b      	cbz	r3, 407be6 <_Balloc+0x1e>
  407bd2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407bd6:	b180      	cbz	r0, 407bfa <_Balloc+0x32>
  407bd8:	6802      	ldr	r2, [r0, #0]
  407bda:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407bde:	2300      	movs	r3, #0
  407be0:	6103      	str	r3, [r0, #16]
  407be2:	60c3      	str	r3, [r0, #12]
  407be4:	bd70      	pop	{r4, r5, r6, pc}
  407be6:	2104      	movs	r1, #4
  407be8:	2221      	movs	r2, #33	; 0x21
  407bea:	f000 fde9 	bl	4087c0 <_calloc_r>
  407bee:	64e8      	str	r0, [r5, #76]	; 0x4c
  407bf0:	4603      	mov	r3, r0
  407bf2:	2800      	cmp	r0, #0
  407bf4:	d1ed      	bne.n	407bd2 <_Balloc+0xa>
  407bf6:	2000      	movs	r0, #0
  407bf8:	bd70      	pop	{r4, r5, r6, pc}
  407bfa:	2101      	movs	r1, #1
  407bfc:	fa01 f604 	lsl.w	r6, r1, r4
  407c00:	1d72      	adds	r2, r6, #5
  407c02:	4628      	mov	r0, r5
  407c04:	0092      	lsls	r2, r2, #2
  407c06:	f000 fddb 	bl	4087c0 <_calloc_r>
  407c0a:	2800      	cmp	r0, #0
  407c0c:	d0f3      	beq.n	407bf6 <_Balloc+0x2e>
  407c0e:	6044      	str	r4, [r0, #4]
  407c10:	6086      	str	r6, [r0, #8]
  407c12:	e7e4      	b.n	407bde <_Balloc+0x16>

00407c14 <_Bfree>:
  407c14:	b131      	cbz	r1, 407c24 <_Bfree+0x10>
  407c16:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407c18:	684a      	ldr	r2, [r1, #4]
  407c1a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407c1e:	6008      	str	r0, [r1, #0]
  407c20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407c24:	4770      	bx	lr
  407c26:	bf00      	nop

00407c28 <__multadd>:
  407c28:	b5f0      	push	{r4, r5, r6, r7, lr}
  407c2a:	690c      	ldr	r4, [r1, #16]
  407c2c:	b083      	sub	sp, #12
  407c2e:	460d      	mov	r5, r1
  407c30:	4606      	mov	r6, r0
  407c32:	f101 0e14 	add.w	lr, r1, #20
  407c36:	2700      	movs	r7, #0
  407c38:	f8de 1000 	ldr.w	r1, [lr]
  407c3c:	b288      	uxth	r0, r1
  407c3e:	0c09      	lsrs	r1, r1, #16
  407c40:	fb02 3300 	mla	r3, r2, r0, r3
  407c44:	fb02 f101 	mul.w	r1, r2, r1
  407c48:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  407c4c:	3701      	adds	r7, #1
  407c4e:	b29b      	uxth	r3, r3
  407c50:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  407c54:	42bc      	cmp	r4, r7
  407c56:	f84e 3b04 	str.w	r3, [lr], #4
  407c5a:	ea4f 4311 	mov.w	r3, r1, lsr #16
  407c5e:	dceb      	bgt.n	407c38 <__multadd+0x10>
  407c60:	b13b      	cbz	r3, 407c72 <__multadd+0x4a>
  407c62:	68aa      	ldr	r2, [r5, #8]
  407c64:	4294      	cmp	r4, r2
  407c66:	da07      	bge.n	407c78 <__multadd+0x50>
  407c68:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  407c6c:	3401      	adds	r4, #1
  407c6e:	6153      	str	r3, [r2, #20]
  407c70:	612c      	str	r4, [r5, #16]
  407c72:	4628      	mov	r0, r5
  407c74:	b003      	add	sp, #12
  407c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407c78:	6869      	ldr	r1, [r5, #4]
  407c7a:	9301      	str	r3, [sp, #4]
  407c7c:	3101      	adds	r1, #1
  407c7e:	4630      	mov	r0, r6
  407c80:	f7ff ffa2 	bl	407bc8 <_Balloc>
  407c84:	692a      	ldr	r2, [r5, #16]
  407c86:	3202      	adds	r2, #2
  407c88:	f105 010c 	add.w	r1, r5, #12
  407c8c:	4607      	mov	r7, r0
  407c8e:	0092      	lsls	r2, r2, #2
  407c90:	300c      	adds	r0, #12
  407c92:	f7ff fe97 	bl	4079c4 <memcpy>
  407c96:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407c98:	6869      	ldr	r1, [r5, #4]
  407c9a:	9b01      	ldr	r3, [sp, #4]
  407c9c:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407ca0:	6028      	str	r0, [r5, #0]
  407ca2:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407ca6:	463d      	mov	r5, r7
  407ca8:	e7de      	b.n	407c68 <__multadd+0x40>
  407caa:	bf00      	nop

00407cac <__hi0bits>:
  407cac:	0c03      	lsrs	r3, r0, #16
  407cae:	041b      	lsls	r3, r3, #16
  407cb0:	b9b3      	cbnz	r3, 407ce0 <__hi0bits+0x34>
  407cb2:	0400      	lsls	r0, r0, #16
  407cb4:	2310      	movs	r3, #16
  407cb6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  407cba:	bf04      	itt	eq
  407cbc:	0200      	lsleq	r0, r0, #8
  407cbe:	3308      	addeq	r3, #8
  407cc0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  407cc4:	bf04      	itt	eq
  407cc6:	0100      	lsleq	r0, r0, #4
  407cc8:	3304      	addeq	r3, #4
  407cca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  407cce:	bf04      	itt	eq
  407cd0:	0080      	lsleq	r0, r0, #2
  407cd2:	3302      	addeq	r3, #2
  407cd4:	2800      	cmp	r0, #0
  407cd6:	db07      	blt.n	407ce8 <__hi0bits+0x3c>
  407cd8:	0042      	lsls	r2, r0, #1
  407cda:	d403      	bmi.n	407ce4 <__hi0bits+0x38>
  407cdc:	2020      	movs	r0, #32
  407cde:	4770      	bx	lr
  407ce0:	2300      	movs	r3, #0
  407ce2:	e7e8      	b.n	407cb6 <__hi0bits+0xa>
  407ce4:	1c58      	adds	r0, r3, #1
  407ce6:	4770      	bx	lr
  407ce8:	4618      	mov	r0, r3
  407cea:	4770      	bx	lr

00407cec <__lo0bits>:
  407cec:	6803      	ldr	r3, [r0, #0]
  407cee:	f013 0207 	ands.w	r2, r3, #7
  407cf2:	d007      	beq.n	407d04 <__lo0bits+0x18>
  407cf4:	07d9      	lsls	r1, r3, #31
  407cf6:	d420      	bmi.n	407d3a <__lo0bits+0x4e>
  407cf8:	079a      	lsls	r2, r3, #30
  407cfa:	d420      	bmi.n	407d3e <__lo0bits+0x52>
  407cfc:	089b      	lsrs	r3, r3, #2
  407cfe:	6003      	str	r3, [r0, #0]
  407d00:	2002      	movs	r0, #2
  407d02:	4770      	bx	lr
  407d04:	b299      	uxth	r1, r3
  407d06:	b909      	cbnz	r1, 407d0c <__lo0bits+0x20>
  407d08:	0c1b      	lsrs	r3, r3, #16
  407d0a:	2210      	movs	r2, #16
  407d0c:	f013 0fff 	tst.w	r3, #255	; 0xff
  407d10:	bf04      	itt	eq
  407d12:	0a1b      	lsreq	r3, r3, #8
  407d14:	3208      	addeq	r2, #8
  407d16:	0719      	lsls	r1, r3, #28
  407d18:	bf04      	itt	eq
  407d1a:	091b      	lsreq	r3, r3, #4
  407d1c:	3204      	addeq	r2, #4
  407d1e:	0799      	lsls	r1, r3, #30
  407d20:	bf04      	itt	eq
  407d22:	089b      	lsreq	r3, r3, #2
  407d24:	3202      	addeq	r2, #2
  407d26:	07d9      	lsls	r1, r3, #31
  407d28:	d404      	bmi.n	407d34 <__lo0bits+0x48>
  407d2a:	085b      	lsrs	r3, r3, #1
  407d2c:	d101      	bne.n	407d32 <__lo0bits+0x46>
  407d2e:	2020      	movs	r0, #32
  407d30:	4770      	bx	lr
  407d32:	3201      	adds	r2, #1
  407d34:	6003      	str	r3, [r0, #0]
  407d36:	4610      	mov	r0, r2
  407d38:	4770      	bx	lr
  407d3a:	2000      	movs	r0, #0
  407d3c:	4770      	bx	lr
  407d3e:	085b      	lsrs	r3, r3, #1
  407d40:	6003      	str	r3, [r0, #0]
  407d42:	2001      	movs	r0, #1
  407d44:	4770      	bx	lr
  407d46:	bf00      	nop

00407d48 <__i2b>:
  407d48:	b510      	push	{r4, lr}
  407d4a:	460c      	mov	r4, r1
  407d4c:	2101      	movs	r1, #1
  407d4e:	f7ff ff3b 	bl	407bc8 <_Balloc>
  407d52:	2201      	movs	r2, #1
  407d54:	6144      	str	r4, [r0, #20]
  407d56:	6102      	str	r2, [r0, #16]
  407d58:	bd10      	pop	{r4, pc}
  407d5a:	bf00      	nop

00407d5c <__multiply>:
  407d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407d60:	690f      	ldr	r7, [r1, #16]
  407d62:	6916      	ldr	r6, [r2, #16]
  407d64:	42b7      	cmp	r7, r6
  407d66:	b083      	sub	sp, #12
  407d68:	460d      	mov	r5, r1
  407d6a:	4614      	mov	r4, r2
  407d6c:	f2c0 808d 	blt.w	407e8a <__multiply+0x12e>
  407d70:	4633      	mov	r3, r6
  407d72:	463e      	mov	r6, r7
  407d74:	461f      	mov	r7, r3
  407d76:	68ab      	ldr	r3, [r5, #8]
  407d78:	6869      	ldr	r1, [r5, #4]
  407d7a:	eb06 0807 	add.w	r8, r6, r7
  407d7e:	4598      	cmp	r8, r3
  407d80:	bfc8      	it	gt
  407d82:	3101      	addgt	r1, #1
  407d84:	f7ff ff20 	bl	407bc8 <_Balloc>
  407d88:	f100 0c14 	add.w	ip, r0, #20
  407d8c:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  407d90:	45cc      	cmp	ip, r9
  407d92:	9000      	str	r0, [sp, #0]
  407d94:	d205      	bcs.n	407da2 <__multiply+0x46>
  407d96:	4663      	mov	r3, ip
  407d98:	2100      	movs	r1, #0
  407d9a:	f843 1b04 	str.w	r1, [r3], #4
  407d9e:	4599      	cmp	r9, r3
  407da0:	d8fb      	bhi.n	407d9a <__multiply+0x3e>
  407da2:	f104 0214 	add.w	r2, r4, #20
  407da6:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  407daa:	f105 0314 	add.w	r3, r5, #20
  407dae:	4552      	cmp	r2, sl
  407db0:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  407db4:	d254      	bcs.n	407e60 <__multiply+0x104>
  407db6:	f8cd 9004 	str.w	r9, [sp, #4]
  407dba:	4699      	mov	r9, r3
  407dbc:	f852 3b04 	ldr.w	r3, [r2], #4
  407dc0:	fa1f fb83 	uxth.w	fp, r3
  407dc4:	f1bb 0f00 	cmp.w	fp, #0
  407dc8:	d020      	beq.n	407e0c <__multiply+0xb0>
  407dca:	2000      	movs	r0, #0
  407dcc:	464f      	mov	r7, r9
  407dce:	4666      	mov	r6, ip
  407dd0:	4605      	mov	r5, r0
  407dd2:	e000      	b.n	407dd6 <__multiply+0x7a>
  407dd4:	461e      	mov	r6, r3
  407dd6:	f857 4b04 	ldr.w	r4, [r7], #4
  407dda:	6830      	ldr	r0, [r6, #0]
  407ddc:	b2a1      	uxth	r1, r4
  407dde:	b283      	uxth	r3, r0
  407de0:	fb0b 3101 	mla	r1, fp, r1, r3
  407de4:	0c24      	lsrs	r4, r4, #16
  407de6:	0c00      	lsrs	r0, r0, #16
  407de8:	194b      	adds	r3, r1, r5
  407dea:	fb0b 0004 	mla	r0, fp, r4, r0
  407dee:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  407df2:	b299      	uxth	r1, r3
  407df4:	4633      	mov	r3, r6
  407df6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  407dfa:	45be      	cmp	lr, r7
  407dfc:	ea4f 4510 	mov.w	r5, r0, lsr #16
  407e00:	f843 1b04 	str.w	r1, [r3], #4
  407e04:	d8e6      	bhi.n	407dd4 <__multiply+0x78>
  407e06:	6075      	str	r5, [r6, #4]
  407e08:	f852 3c04 	ldr.w	r3, [r2, #-4]
  407e0c:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  407e10:	d020      	beq.n	407e54 <__multiply+0xf8>
  407e12:	f8dc 3000 	ldr.w	r3, [ip]
  407e16:	4667      	mov	r7, ip
  407e18:	4618      	mov	r0, r3
  407e1a:	464d      	mov	r5, r9
  407e1c:	2100      	movs	r1, #0
  407e1e:	e000      	b.n	407e22 <__multiply+0xc6>
  407e20:	4637      	mov	r7, r6
  407e22:	882c      	ldrh	r4, [r5, #0]
  407e24:	0c00      	lsrs	r0, r0, #16
  407e26:	fb0b 0004 	mla	r0, fp, r4, r0
  407e2a:	4401      	add	r1, r0
  407e2c:	b29c      	uxth	r4, r3
  407e2e:	463e      	mov	r6, r7
  407e30:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  407e34:	f846 3b04 	str.w	r3, [r6], #4
  407e38:	6878      	ldr	r0, [r7, #4]
  407e3a:	f855 4b04 	ldr.w	r4, [r5], #4
  407e3e:	b283      	uxth	r3, r0
  407e40:	0c24      	lsrs	r4, r4, #16
  407e42:	fb0b 3404 	mla	r4, fp, r4, r3
  407e46:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  407e4a:	45ae      	cmp	lr, r5
  407e4c:	ea4f 4113 	mov.w	r1, r3, lsr #16
  407e50:	d8e6      	bhi.n	407e20 <__multiply+0xc4>
  407e52:	607b      	str	r3, [r7, #4]
  407e54:	4592      	cmp	sl, r2
  407e56:	f10c 0c04 	add.w	ip, ip, #4
  407e5a:	d8af      	bhi.n	407dbc <__multiply+0x60>
  407e5c:	f8dd 9004 	ldr.w	r9, [sp, #4]
  407e60:	f1b8 0f00 	cmp.w	r8, #0
  407e64:	dd0b      	ble.n	407e7e <__multiply+0x122>
  407e66:	f859 3c04 	ldr.w	r3, [r9, #-4]
  407e6a:	f1a9 0904 	sub.w	r9, r9, #4
  407e6e:	b11b      	cbz	r3, 407e78 <__multiply+0x11c>
  407e70:	e005      	b.n	407e7e <__multiply+0x122>
  407e72:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  407e76:	b913      	cbnz	r3, 407e7e <__multiply+0x122>
  407e78:	f1b8 0801 	subs.w	r8, r8, #1
  407e7c:	d1f9      	bne.n	407e72 <__multiply+0x116>
  407e7e:	9800      	ldr	r0, [sp, #0]
  407e80:	f8c0 8010 	str.w	r8, [r0, #16]
  407e84:	b003      	add	sp, #12
  407e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e8a:	4615      	mov	r5, r2
  407e8c:	460c      	mov	r4, r1
  407e8e:	e772      	b.n	407d76 <__multiply+0x1a>

00407e90 <__pow5mult>:
  407e90:	f012 0303 	ands.w	r3, r2, #3
  407e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407e98:	4614      	mov	r4, r2
  407e9a:	4607      	mov	r7, r0
  407e9c:	460e      	mov	r6, r1
  407e9e:	d12d      	bne.n	407efc <__pow5mult+0x6c>
  407ea0:	10a4      	asrs	r4, r4, #2
  407ea2:	d01c      	beq.n	407ede <__pow5mult+0x4e>
  407ea4:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  407ea6:	b395      	cbz	r5, 407f0e <__pow5mult+0x7e>
  407ea8:	07e3      	lsls	r3, r4, #31
  407eaa:	f04f 0800 	mov.w	r8, #0
  407eae:	d406      	bmi.n	407ebe <__pow5mult+0x2e>
  407eb0:	1064      	asrs	r4, r4, #1
  407eb2:	d014      	beq.n	407ede <__pow5mult+0x4e>
  407eb4:	6828      	ldr	r0, [r5, #0]
  407eb6:	b1a8      	cbz	r0, 407ee4 <__pow5mult+0x54>
  407eb8:	4605      	mov	r5, r0
  407eba:	07e3      	lsls	r3, r4, #31
  407ebc:	d5f8      	bpl.n	407eb0 <__pow5mult+0x20>
  407ebe:	4638      	mov	r0, r7
  407ec0:	4631      	mov	r1, r6
  407ec2:	462a      	mov	r2, r5
  407ec4:	f7ff ff4a 	bl	407d5c <__multiply>
  407ec8:	b1b6      	cbz	r6, 407ef8 <__pow5mult+0x68>
  407eca:	6872      	ldr	r2, [r6, #4]
  407ecc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407ece:	1064      	asrs	r4, r4, #1
  407ed0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407ed4:	6031      	str	r1, [r6, #0]
  407ed6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407eda:	4606      	mov	r6, r0
  407edc:	d1ea      	bne.n	407eb4 <__pow5mult+0x24>
  407ede:	4630      	mov	r0, r6
  407ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407ee4:	4629      	mov	r1, r5
  407ee6:	462a      	mov	r2, r5
  407ee8:	4638      	mov	r0, r7
  407eea:	f7ff ff37 	bl	407d5c <__multiply>
  407eee:	6028      	str	r0, [r5, #0]
  407ef0:	f8c0 8000 	str.w	r8, [r0]
  407ef4:	4605      	mov	r5, r0
  407ef6:	e7e0      	b.n	407eba <__pow5mult+0x2a>
  407ef8:	4606      	mov	r6, r0
  407efa:	e7d9      	b.n	407eb0 <__pow5mult+0x20>
  407efc:	1e5a      	subs	r2, r3, #1
  407efe:	4d0b      	ldr	r5, [pc, #44]	; (407f2c <__pow5mult+0x9c>)
  407f00:	2300      	movs	r3, #0
  407f02:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407f06:	f7ff fe8f 	bl	407c28 <__multadd>
  407f0a:	4606      	mov	r6, r0
  407f0c:	e7c8      	b.n	407ea0 <__pow5mult+0x10>
  407f0e:	2101      	movs	r1, #1
  407f10:	4638      	mov	r0, r7
  407f12:	f7ff fe59 	bl	407bc8 <_Balloc>
  407f16:	f240 2171 	movw	r1, #625	; 0x271
  407f1a:	2201      	movs	r2, #1
  407f1c:	2300      	movs	r3, #0
  407f1e:	6141      	str	r1, [r0, #20]
  407f20:	6102      	str	r2, [r0, #16]
  407f22:	4605      	mov	r5, r0
  407f24:	64b8      	str	r0, [r7, #72]	; 0x48
  407f26:	6003      	str	r3, [r0, #0]
  407f28:	e7be      	b.n	407ea8 <__pow5mult+0x18>
  407f2a:	bf00      	nop
  407f2c:	00409880 	.word	0x00409880

00407f30 <__lshift>:
  407f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407f34:	690f      	ldr	r7, [r1, #16]
  407f36:	688b      	ldr	r3, [r1, #8]
  407f38:	ea4f 1962 	mov.w	r9, r2, asr #5
  407f3c:	444f      	add	r7, r9
  407f3e:	1c7d      	adds	r5, r7, #1
  407f40:	429d      	cmp	r5, r3
  407f42:	460e      	mov	r6, r1
  407f44:	4614      	mov	r4, r2
  407f46:	6849      	ldr	r1, [r1, #4]
  407f48:	4680      	mov	r8, r0
  407f4a:	dd04      	ble.n	407f56 <__lshift+0x26>
  407f4c:	005b      	lsls	r3, r3, #1
  407f4e:	429d      	cmp	r5, r3
  407f50:	f101 0101 	add.w	r1, r1, #1
  407f54:	dcfa      	bgt.n	407f4c <__lshift+0x1c>
  407f56:	4640      	mov	r0, r8
  407f58:	f7ff fe36 	bl	407bc8 <_Balloc>
  407f5c:	f1b9 0f00 	cmp.w	r9, #0
  407f60:	f100 0114 	add.w	r1, r0, #20
  407f64:	dd09      	ble.n	407f7a <__lshift+0x4a>
  407f66:	2300      	movs	r3, #0
  407f68:	469e      	mov	lr, r3
  407f6a:	460a      	mov	r2, r1
  407f6c:	3301      	adds	r3, #1
  407f6e:	454b      	cmp	r3, r9
  407f70:	f842 eb04 	str.w	lr, [r2], #4
  407f74:	d1fa      	bne.n	407f6c <__lshift+0x3c>
  407f76:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  407f7a:	6932      	ldr	r2, [r6, #16]
  407f7c:	f106 0314 	add.w	r3, r6, #20
  407f80:	f014 0c1f 	ands.w	ip, r4, #31
  407f84:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  407f88:	d01f      	beq.n	407fca <__lshift+0x9a>
  407f8a:	f1cc 0920 	rsb	r9, ip, #32
  407f8e:	2200      	movs	r2, #0
  407f90:	681c      	ldr	r4, [r3, #0]
  407f92:	fa04 f40c 	lsl.w	r4, r4, ip
  407f96:	4314      	orrs	r4, r2
  407f98:	468a      	mov	sl, r1
  407f9a:	f841 4b04 	str.w	r4, [r1], #4
  407f9e:	f853 4b04 	ldr.w	r4, [r3], #4
  407fa2:	459e      	cmp	lr, r3
  407fa4:	fa24 f209 	lsr.w	r2, r4, r9
  407fa8:	d8f2      	bhi.n	407f90 <__lshift+0x60>
  407faa:	f8ca 2004 	str.w	r2, [sl, #4]
  407fae:	b102      	cbz	r2, 407fb2 <__lshift+0x82>
  407fb0:	1cbd      	adds	r5, r7, #2
  407fb2:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  407fb6:	6872      	ldr	r2, [r6, #4]
  407fb8:	3d01      	subs	r5, #1
  407fba:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407fbe:	6105      	str	r5, [r0, #16]
  407fc0:	6031      	str	r1, [r6, #0]
  407fc2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407fca:	3904      	subs	r1, #4
  407fcc:	f853 2b04 	ldr.w	r2, [r3], #4
  407fd0:	f841 2f04 	str.w	r2, [r1, #4]!
  407fd4:	459e      	cmp	lr, r3
  407fd6:	d8f9      	bhi.n	407fcc <__lshift+0x9c>
  407fd8:	e7eb      	b.n	407fb2 <__lshift+0x82>
  407fda:	bf00      	nop

00407fdc <__mcmp>:
  407fdc:	6902      	ldr	r2, [r0, #16]
  407fde:	690b      	ldr	r3, [r1, #16]
  407fe0:	1ad2      	subs	r2, r2, r3
  407fe2:	d113      	bne.n	40800c <__mcmp+0x30>
  407fe4:	009b      	lsls	r3, r3, #2
  407fe6:	3014      	adds	r0, #20
  407fe8:	3114      	adds	r1, #20
  407fea:	4419      	add	r1, r3
  407fec:	b410      	push	{r4}
  407fee:	4403      	add	r3, r0
  407ff0:	e001      	b.n	407ff6 <__mcmp+0x1a>
  407ff2:	4298      	cmp	r0, r3
  407ff4:	d20c      	bcs.n	408010 <__mcmp+0x34>
  407ff6:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407ffa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407ffe:	4294      	cmp	r4, r2
  408000:	d0f7      	beq.n	407ff2 <__mcmp+0x16>
  408002:	d309      	bcc.n	408018 <__mcmp+0x3c>
  408004:	2001      	movs	r0, #1
  408006:	f85d 4b04 	ldr.w	r4, [sp], #4
  40800a:	4770      	bx	lr
  40800c:	4610      	mov	r0, r2
  40800e:	4770      	bx	lr
  408010:	2000      	movs	r0, #0
  408012:	f85d 4b04 	ldr.w	r4, [sp], #4
  408016:	4770      	bx	lr
  408018:	f04f 30ff 	mov.w	r0, #4294967295
  40801c:	f85d 4b04 	ldr.w	r4, [sp], #4
  408020:	4770      	bx	lr
  408022:	bf00      	nop

00408024 <__mdiff>:
  408024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408028:	460e      	mov	r6, r1
  40802a:	4605      	mov	r5, r0
  40802c:	4611      	mov	r1, r2
  40802e:	4630      	mov	r0, r6
  408030:	4614      	mov	r4, r2
  408032:	f7ff ffd3 	bl	407fdc <__mcmp>
  408036:	1e07      	subs	r7, r0, #0
  408038:	d054      	beq.n	4080e4 <__mdiff+0xc0>
  40803a:	db4d      	blt.n	4080d8 <__mdiff+0xb4>
  40803c:	f04f 0800 	mov.w	r8, #0
  408040:	6871      	ldr	r1, [r6, #4]
  408042:	4628      	mov	r0, r5
  408044:	f7ff fdc0 	bl	407bc8 <_Balloc>
  408048:	6937      	ldr	r7, [r6, #16]
  40804a:	6923      	ldr	r3, [r4, #16]
  40804c:	f8c0 800c 	str.w	r8, [r0, #12]
  408050:	3614      	adds	r6, #20
  408052:	f104 0214 	add.w	r2, r4, #20
  408056:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  40805a:	f100 0514 	add.w	r5, r0, #20
  40805e:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  408062:	2300      	movs	r3, #0
  408064:	f856 8b04 	ldr.w	r8, [r6], #4
  408068:	f852 4b04 	ldr.w	r4, [r2], #4
  40806c:	fa13 f388 	uxtah	r3, r3, r8
  408070:	b2a1      	uxth	r1, r4
  408072:	0c24      	lsrs	r4, r4, #16
  408074:	1a59      	subs	r1, r3, r1
  408076:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  40807a:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40807e:	b289      	uxth	r1, r1
  408080:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  408084:	4594      	cmp	ip, r2
  408086:	f845 1b04 	str.w	r1, [r5], #4
  40808a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40808e:	4634      	mov	r4, r6
  408090:	d8e8      	bhi.n	408064 <__mdiff+0x40>
  408092:	45b6      	cmp	lr, r6
  408094:	46ac      	mov	ip, r5
  408096:	d915      	bls.n	4080c4 <__mdiff+0xa0>
  408098:	f854 2b04 	ldr.w	r2, [r4], #4
  40809c:	fa13 f182 	uxtah	r1, r3, r2
  4080a0:	0c13      	lsrs	r3, r2, #16
  4080a2:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4080a6:	b289      	uxth	r1, r1
  4080a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4080ac:	45a6      	cmp	lr, r4
  4080ae:	f845 1b04 	str.w	r1, [r5], #4
  4080b2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4080b6:	d8ef      	bhi.n	408098 <__mdiff+0x74>
  4080b8:	43f6      	mvns	r6, r6
  4080ba:	4476      	add	r6, lr
  4080bc:	f026 0503 	bic.w	r5, r6, #3
  4080c0:	3504      	adds	r5, #4
  4080c2:	4465      	add	r5, ip
  4080c4:	3d04      	subs	r5, #4
  4080c6:	b921      	cbnz	r1, 4080d2 <__mdiff+0xae>
  4080c8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4080cc:	3f01      	subs	r7, #1
  4080ce:	2b00      	cmp	r3, #0
  4080d0:	d0fa      	beq.n	4080c8 <__mdiff+0xa4>
  4080d2:	6107      	str	r7, [r0, #16]
  4080d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4080d8:	4633      	mov	r3, r6
  4080da:	f04f 0801 	mov.w	r8, #1
  4080de:	4626      	mov	r6, r4
  4080e0:	461c      	mov	r4, r3
  4080e2:	e7ad      	b.n	408040 <__mdiff+0x1c>
  4080e4:	4628      	mov	r0, r5
  4080e6:	4639      	mov	r1, r7
  4080e8:	f7ff fd6e 	bl	407bc8 <_Balloc>
  4080ec:	2301      	movs	r3, #1
  4080ee:	6147      	str	r7, [r0, #20]
  4080f0:	6103      	str	r3, [r0, #16]
  4080f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4080f6:	bf00      	nop

004080f8 <__d2b>:
  4080f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4080fc:	b082      	sub	sp, #8
  4080fe:	2101      	movs	r1, #1
  408100:	461c      	mov	r4, r3
  408102:	f3c3 570a 	ubfx	r7, r3, #20, #11
  408106:	4615      	mov	r5, r2
  408108:	9e08      	ldr	r6, [sp, #32]
  40810a:	f7ff fd5d 	bl	407bc8 <_Balloc>
  40810e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  408112:	4680      	mov	r8, r0
  408114:	b10f      	cbz	r7, 40811a <__d2b+0x22>
  408116:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40811a:	9401      	str	r4, [sp, #4]
  40811c:	b31d      	cbz	r5, 408166 <__d2b+0x6e>
  40811e:	a802      	add	r0, sp, #8
  408120:	f840 5d08 	str.w	r5, [r0, #-8]!
  408124:	f7ff fde2 	bl	407cec <__lo0bits>
  408128:	2800      	cmp	r0, #0
  40812a:	d134      	bne.n	408196 <__d2b+0x9e>
  40812c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408130:	f8c8 2014 	str.w	r2, [r8, #20]
  408134:	2b00      	cmp	r3, #0
  408136:	bf14      	ite	ne
  408138:	2402      	movne	r4, #2
  40813a:	2401      	moveq	r4, #1
  40813c:	f8c8 3018 	str.w	r3, [r8, #24]
  408140:	f8c8 4010 	str.w	r4, [r8, #16]
  408144:	b9df      	cbnz	r7, 40817e <__d2b+0x86>
  408146:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  40814a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40814e:	6030      	str	r0, [r6, #0]
  408150:	6918      	ldr	r0, [r3, #16]
  408152:	f7ff fdab 	bl	407cac <__hi0bits>
  408156:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408158:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  40815c:	6018      	str	r0, [r3, #0]
  40815e:	4640      	mov	r0, r8
  408160:	b002      	add	sp, #8
  408162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408166:	a801      	add	r0, sp, #4
  408168:	f7ff fdc0 	bl	407cec <__lo0bits>
  40816c:	2401      	movs	r4, #1
  40816e:	9b01      	ldr	r3, [sp, #4]
  408170:	f8c8 3014 	str.w	r3, [r8, #20]
  408174:	3020      	adds	r0, #32
  408176:	f8c8 4010 	str.w	r4, [r8, #16]
  40817a:	2f00      	cmp	r7, #0
  40817c:	d0e3      	beq.n	408146 <__d2b+0x4e>
  40817e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408180:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  408184:	4407      	add	r7, r0
  408186:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40818a:	6037      	str	r7, [r6, #0]
  40818c:	6018      	str	r0, [r3, #0]
  40818e:	4640      	mov	r0, r8
  408190:	b002      	add	sp, #8
  408192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408196:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40819a:	f1c0 0120 	rsb	r1, r0, #32
  40819e:	fa03 f101 	lsl.w	r1, r3, r1
  4081a2:	430a      	orrs	r2, r1
  4081a4:	40c3      	lsrs	r3, r0
  4081a6:	9301      	str	r3, [sp, #4]
  4081a8:	f8c8 2014 	str.w	r2, [r8, #20]
  4081ac:	e7c2      	b.n	408134 <__d2b+0x3c>
  4081ae:	bf00      	nop

004081b0 <_realloc_r>:
  4081b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4081b4:	4617      	mov	r7, r2
  4081b6:	b083      	sub	sp, #12
  4081b8:	460e      	mov	r6, r1
  4081ba:	2900      	cmp	r1, #0
  4081bc:	f000 80e7 	beq.w	40838e <_realloc_r+0x1de>
  4081c0:	4681      	mov	r9, r0
  4081c2:	f107 050b 	add.w	r5, r7, #11
  4081c6:	f7ff fcfb 	bl	407bc0 <__malloc_lock>
  4081ca:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4081ce:	2d16      	cmp	r5, #22
  4081d0:	f023 0403 	bic.w	r4, r3, #3
  4081d4:	f1a6 0808 	sub.w	r8, r6, #8
  4081d8:	d84c      	bhi.n	408274 <_realloc_r+0xc4>
  4081da:	2210      	movs	r2, #16
  4081dc:	4615      	mov	r5, r2
  4081de:	42af      	cmp	r7, r5
  4081e0:	d84d      	bhi.n	40827e <_realloc_r+0xce>
  4081e2:	4294      	cmp	r4, r2
  4081e4:	f280 8084 	bge.w	4082f0 <_realloc_r+0x140>
  4081e8:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 408598 <_realloc_r+0x3e8>
  4081ec:	f8db 0008 	ldr.w	r0, [fp, #8]
  4081f0:	eb08 0104 	add.w	r1, r8, r4
  4081f4:	4288      	cmp	r0, r1
  4081f6:	f000 80d6 	beq.w	4083a6 <_realloc_r+0x1f6>
  4081fa:	6848      	ldr	r0, [r1, #4]
  4081fc:	f020 0e01 	bic.w	lr, r0, #1
  408200:	448e      	add	lr, r1
  408202:	f8de e004 	ldr.w	lr, [lr, #4]
  408206:	f01e 0f01 	tst.w	lr, #1
  40820a:	d13f      	bne.n	40828c <_realloc_r+0xdc>
  40820c:	f020 0003 	bic.w	r0, r0, #3
  408210:	4420      	add	r0, r4
  408212:	4290      	cmp	r0, r2
  408214:	f280 80c1 	bge.w	40839a <_realloc_r+0x1ea>
  408218:	07db      	lsls	r3, r3, #31
  40821a:	f100 808f 	bmi.w	40833c <_realloc_r+0x18c>
  40821e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  408222:	ebc3 0a08 	rsb	sl, r3, r8
  408226:	f8da 3004 	ldr.w	r3, [sl, #4]
  40822a:	f023 0303 	bic.w	r3, r3, #3
  40822e:	eb00 0e03 	add.w	lr, r0, r3
  408232:	4596      	cmp	lr, r2
  408234:	db34      	blt.n	4082a0 <_realloc_r+0xf0>
  408236:	68cb      	ldr	r3, [r1, #12]
  408238:	688a      	ldr	r2, [r1, #8]
  40823a:	4657      	mov	r7, sl
  40823c:	60d3      	str	r3, [r2, #12]
  40823e:	609a      	str	r2, [r3, #8]
  408240:	f857 1f08 	ldr.w	r1, [r7, #8]!
  408244:	f8da 300c 	ldr.w	r3, [sl, #12]
  408248:	60cb      	str	r3, [r1, #12]
  40824a:	1f22      	subs	r2, r4, #4
  40824c:	2a24      	cmp	r2, #36	; 0x24
  40824e:	6099      	str	r1, [r3, #8]
  408250:	f200 8136 	bhi.w	4084c0 <_realloc_r+0x310>
  408254:	2a13      	cmp	r2, #19
  408256:	f240 80fd 	bls.w	408454 <_realloc_r+0x2a4>
  40825a:	6833      	ldr	r3, [r6, #0]
  40825c:	f8ca 3008 	str.w	r3, [sl, #8]
  408260:	6873      	ldr	r3, [r6, #4]
  408262:	f8ca 300c 	str.w	r3, [sl, #12]
  408266:	2a1b      	cmp	r2, #27
  408268:	f200 8140 	bhi.w	4084ec <_realloc_r+0x33c>
  40826c:	3608      	adds	r6, #8
  40826e:	f10a 0310 	add.w	r3, sl, #16
  408272:	e0f0      	b.n	408456 <_realloc_r+0x2a6>
  408274:	f025 0507 	bic.w	r5, r5, #7
  408278:	2d00      	cmp	r5, #0
  40827a:	462a      	mov	r2, r5
  40827c:	daaf      	bge.n	4081de <_realloc_r+0x2e>
  40827e:	230c      	movs	r3, #12
  408280:	2000      	movs	r0, #0
  408282:	f8c9 3000 	str.w	r3, [r9]
  408286:	b003      	add	sp, #12
  408288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40828c:	07d9      	lsls	r1, r3, #31
  40828e:	d455      	bmi.n	40833c <_realloc_r+0x18c>
  408290:	f856 3c08 	ldr.w	r3, [r6, #-8]
  408294:	ebc3 0a08 	rsb	sl, r3, r8
  408298:	f8da 3004 	ldr.w	r3, [sl, #4]
  40829c:	f023 0303 	bic.w	r3, r3, #3
  4082a0:	4423      	add	r3, r4
  4082a2:	4293      	cmp	r3, r2
  4082a4:	db4a      	blt.n	40833c <_realloc_r+0x18c>
  4082a6:	4657      	mov	r7, sl
  4082a8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4082ac:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4082b0:	1f22      	subs	r2, r4, #4
  4082b2:	2a24      	cmp	r2, #36	; 0x24
  4082b4:	60c1      	str	r1, [r0, #12]
  4082b6:	6088      	str	r0, [r1, #8]
  4082b8:	f200 810e 	bhi.w	4084d8 <_realloc_r+0x328>
  4082bc:	2a13      	cmp	r2, #19
  4082be:	f240 8109 	bls.w	4084d4 <_realloc_r+0x324>
  4082c2:	6831      	ldr	r1, [r6, #0]
  4082c4:	f8ca 1008 	str.w	r1, [sl, #8]
  4082c8:	6871      	ldr	r1, [r6, #4]
  4082ca:	f8ca 100c 	str.w	r1, [sl, #12]
  4082ce:	2a1b      	cmp	r2, #27
  4082d0:	f200 8121 	bhi.w	408516 <_realloc_r+0x366>
  4082d4:	3608      	adds	r6, #8
  4082d6:	f10a 0210 	add.w	r2, sl, #16
  4082da:	6831      	ldr	r1, [r6, #0]
  4082dc:	6011      	str	r1, [r2, #0]
  4082de:	6871      	ldr	r1, [r6, #4]
  4082e0:	6051      	str	r1, [r2, #4]
  4082e2:	68b1      	ldr	r1, [r6, #8]
  4082e4:	6091      	str	r1, [r2, #8]
  4082e6:	461c      	mov	r4, r3
  4082e8:	f8da 3004 	ldr.w	r3, [sl, #4]
  4082ec:	463e      	mov	r6, r7
  4082ee:	46d0      	mov	r8, sl
  4082f0:	1b62      	subs	r2, r4, r5
  4082f2:	2a0f      	cmp	r2, #15
  4082f4:	f003 0301 	and.w	r3, r3, #1
  4082f8:	d80e      	bhi.n	408318 <_realloc_r+0x168>
  4082fa:	4323      	orrs	r3, r4
  4082fc:	4444      	add	r4, r8
  4082fe:	f8c8 3004 	str.w	r3, [r8, #4]
  408302:	6863      	ldr	r3, [r4, #4]
  408304:	f043 0301 	orr.w	r3, r3, #1
  408308:	6063      	str	r3, [r4, #4]
  40830a:	4648      	mov	r0, r9
  40830c:	f7ff fc5a 	bl	407bc4 <__malloc_unlock>
  408310:	4630      	mov	r0, r6
  408312:	b003      	add	sp, #12
  408314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408318:	eb08 0105 	add.w	r1, r8, r5
  40831c:	431d      	orrs	r5, r3
  40831e:	f042 0301 	orr.w	r3, r2, #1
  408322:	440a      	add	r2, r1
  408324:	f8c8 5004 	str.w	r5, [r8, #4]
  408328:	604b      	str	r3, [r1, #4]
  40832a:	6853      	ldr	r3, [r2, #4]
  40832c:	f043 0301 	orr.w	r3, r3, #1
  408330:	3108      	adds	r1, #8
  408332:	6053      	str	r3, [r2, #4]
  408334:	4648      	mov	r0, r9
  408336:	f7fe ff8d 	bl	407254 <_free_r>
  40833a:	e7e6      	b.n	40830a <_realloc_r+0x15a>
  40833c:	4639      	mov	r1, r7
  40833e:	4648      	mov	r0, r9
  408340:	f7ff f864 	bl	40740c <_malloc_r>
  408344:	4607      	mov	r7, r0
  408346:	b1d8      	cbz	r0, 408380 <_realloc_r+0x1d0>
  408348:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40834c:	f023 0201 	bic.w	r2, r3, #1
  408350:	4442      	add	r2, r8
  408352:	f1a0 0108 	sub.w	r1, r0, #8
  408356:	4291      	cmp	r1, r2
  408358:	f000 80ac 	beq.w	4084b4 <_realloc_r+0x304>
  40835c:	1f22      	subs	r2, r4, #4
  40835e:	2a24      	cmp	r2, #36	; 0x24
  408360:	f200 8099 	bhi.w	408496 <_realloc_r+0x2e6>
  408364:	2a13      	cmp	r2, #19
  408366:	d86a      	bhi.n	40843e <_realloc_r+0x28e>
  408368:	4603      	mov	r3, r0
  40836a:	4632      	mov	r2, r6
  40836c:	6811      	ldr	r1, [r2, #0]
  40836e:	6019      	str	r1, [r3, #0]
  408370:	6851      	ldr	r1, [r2, #4]
  408372:	6059      	str	r1, [r3, #4]
  408374:	6892      	ldr	r2, [r2, #8]
  408376:	609a      	str	r2, [r3, #8]
  408378:	4631      	mov	r1, r6
  40837a:	4648      	mov	r0, r9
  40837c:	f7fe ff6a 	bl	407254 <_free_r>
  408380:	4648      	mov	r0, r9
  408382:	f7ff fc1f 	bl	407bc4 <__malloc_unlock>
  408386:	4638      	mov	r0, r7
  408388:	b003      	add	sp, #12
  40838a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40838e:	4611      	mov	r1, r2
  408390:	b003      	add	sp, #12
  408392:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408396:	f7ff b839 	b.w	40740c <_malloc_r>
  40839a:	68ca      	ldr	r2, [r1, #12]
  40839c:	6889      	ldr	r1, [r1, #8]
  40839e:	4604      	mov	r4, r0
  4083a0:	60ca      	str	r2, [r1, #12]
  4083a2:	6091      	str	r1, [r2, #8]
  4083a4:	e7a4      	b.n	4082f0 <_realloc_r+0x140>
  4083a6:	6841      	ldr	r1, [r0, #4]
  4083a8:	f021 0103 	bic.w	r1, r1, #3
  4083ac:	4421      	add	r1, r4
  4083ae:	f105 0010 	add.w	r0, r5, #16
  4083b2:	4281      	cmp	r1, r0
  4083b4:	da5b      	bge.n	40846e <_realloc_r+0x2be>
  4083b6:	07db      	lsls	r3, r3, #31
  4083b8:	d4c0      	bmi.n	40833c <_realloc_r+0x18c>
  4083ba:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4083be:	ebc3 0a08 	rsb	sl, r3, r8
  4083c2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4083c6:	f023 0303 	bic.w	r3, r3, #3
  4083ca:	eb01 0c03 	add.w	ip, r1, r3
  4083ce:	4560      	cmp	r0, ip
  4083d0:	f73f af66 	bgt.w	4082a0 <_realloc_r+0xf0>
  4083d4:	4657      	mov	r7, sl
  4083d6:	f8da 300c 	ldr.w	r3, [sl, #12]
  4083da:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4083de:	1f22      	subs	r2, r4, #4
  4083e0:	2a24      	cmp	r2, #36	; 0x24
  4083e2:	60cb      	str	r3, [r1, #12]
  4083e4:	6099      	str	r1, [r3, #8]
  4083e6:	f200 80b8 	bhi.w	40855a <_realloc_r+0x3aa>
  4083ea:	2a13      	cmp	r2, #19
  4083ec:	f240 80a9 	bls.w	408542 <_realloc_r+0x392>
  4083f0:	6833      	ldr	r3, [r6, #0]
  4083f2:	f8ca 3008 	str.w	r3, [sl, #8]
  4083f6:	6873      	ldr	r3, [r6, #4]
  4083f8:	f8ca 300c 	str.w	r3, [sl, #12]
  4083fc:	2a1b      	cmp	r2, #27
  4083fe:	f200 80b5 	bhi.w	40856c <_realloc_r+0x3bc>
  408402:	3608      	adds	r6, #8
  408404:	f10a 0310 	add.w	r3, sl, #16
  408408:	6832      	ldr	r2, [r6, #0]
  40840a:	601a      	str	r2, [r3, #0]
  40840c:	6872      	ldr	r2, [r6, #4]
  40840e:	605a      	str	r2, [r3, #4]
  408410:	68b2      	ldr	r2, [r6, #8]
  408412:	609a      	str	r2, [r3, #8]
  408414:	eb0a 0205 	add.w	r2, sl, r5
  408418:	ebc5 030c 	rsb	r3, r5, ip
  40841c:	f043 0301 	orr.w	r3, r3, #1
  408420:	f8cb 2008 	str.w	r2, [fp, #8]
  408424:	6053      	str	r3, [r2, #4]
  408426:	f8da 3004 	ldr.w	r3, [sl, #4]
  40842a:	f003 0301 	and.w	r3, r3, #1
  40842e:	431d      	orrs	r5, r3
  408430:	4648      	mov	r0, r9
  408432:	f8ca 5004 	str.w	r5, [sl, #4]
  408436:	f7ff fbc5 	bl	407bc4 <__malloc_unlock>
  40843a:	4638      	mov	r0, r7
  40843c:	e769      	b.n	408312 <_realloc_r+0x162>
  40843e:	6833      	ldr	r3, [r6, #0]
  408440:	6003      	str	r3, [r0, #0]
  408442:	6873      	ldr	r3, [r6, #4]
  408444:	6043      	str	r3, [r0, #4]
  408446:	2a1b      	cmp	r2, #27
  408448:	d829      	bhi.n	40849e <_realloc_r+0x2ee>
  40844a:	f100 0308 	add.w	r3, r0, #8
  40844e:	f106 0208 	add.w	r2, r6, #8
  408452:	e78b      	b.n	40836c <_realloc_r+0x1bc>
  408454:	463b      	mov	r3, r7
  408456:	6832      	ldr	r2, [r6, #0]
  408458:	601a      	str	r2, [r3, #0]
  40845a:	6872      	ldr	r2, [r6, #4]
  40845c:	605a      	str	r2, [r3, #4]
  40845e:	68b2      	ldr	r2, [r6, #8]
  408460:	609a      	str	r2, [r3, #8]
  408462:	463e      	mov	r6, r7
  408464:	4674      	mov	r4, lr
  408466:	f8da 3004 	ldr.w	r3, [sl, #4]
  40846a:	46d0      	mov	r8, sl
  40846c:	e740      	b.n	4082f0 <_realloc_r+0x140>
  40846e:	eb08 0205 	add.w	r2, r8, r5
  408472:	1b4b      	subs	r3, r1, r5
  408474:	f043 0301 	orr.w	r3, r3, #1
  408478:	f8cb 2008 	str.w	r2, [fp, #8]
  40847c:	6053      	str	r3, [r2, #4]
  40847e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  408482:	f003 0301 	and.w	r3, r3, #1
  408486:	431d      	orrs	r5, r3
  408488:	4648      	mov	r0, r9
  40848a:	f846 5c04 	str.w	r5, [r6, #-4]
  40848e:	f7ff fb99 	bl	407bc4 <__malloc_unlock>
  408492:	4630      	mov	r0, r6
  408494:	e73d      	b.n	408312 <_realloc_r+0x162>
  408496:	4631      	mov	r1, r6
  408498:	f7ff fb2e 	bl	407af8 <memmove>
  40849c:	e76c      	b.n	408378 <_realloc_r+0x1c8>
  40849e:	68b3      	ldr	r3, [r6, #8]
  4084a0:	6083      	str	r3, [r0, #8]
  4084a2:	68f3      	ldr	r3, [r6, #12]
  4084a4:	60c3      	str	r3, [r0, #12]
  4084a6:	2a24      	cmp	r2, #36	; 0x24
  4084a8:	d02c      	beq.n	408504 <_realloc_r+0x354>
  4084aa:	f100 0310 	add.w	r3, r0, #16
  4084ae:	f106 0210 	add.w	r2, r6, #16
  4084b2:	e75b      	b.n	40836c <_realloc_r+0x1bc>
  4084b4:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4084b8:	f022 0203 	bic.w	r2, r2, #3
  4084bc:	4414      	add	r4, r2
  4084be:	e717      	b.n	4082f0 <_realloc_r+0x140>
  4084c0:	4631      	mov	r1, r6
  4084c2:	4638      	mov	r0, r7
  4084c4:	4674      	mov	r4, lr
  4084c6:	463e      	mov	r6, r7
  4084c8:	f7ff fb16 	bl	407af8 <memmove>
  4084cc:	46d0      	mov	r8, sl
  4084ce:	f8da 3004 	ldr.w	r3, [sl, #4]
  4084d2:	e70d      	b.n	4082f0 <_realloc_r+0x140>
  4084d4:	463a      	mov	r2, r7
  4084d6:	e700      	b.n	4082da <_realloc_r+0x12a>
  4084d8:	4631      	mov	r1, r6
  4084da:	4638      	mov	r0, r7
  4084dc:	461c      	mov	r4, r3
  4084de:	463e      	mov	r6, r7
  4084e0:	f7ff fb0a 	bl	407af8 <memmove>
  4084e4:	46d0      	mov	r8, sl
  4084e6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4084ea:	e701      	b.n	4082f0 <_realloc_r+0x140>
  4084ec:	68b3      	ldr	r3, [r6, #8]
  4084ee:	f8ca 3010 	str.w	r3, [sl, #16]
  4084f2:	68f3      	ldr	r3, [r6, #12]
  4084f4:	f8ca 3014 	str.w	r3, [sl, #20]
  4084f8:	2a24      	cmp	r2, #36	; 0x24
  4084fa:	d018      	beq.n	40852e <_realloc_r+0x37e>
  4084fc:	3610      	adds	r6, #16
  4084fe:	f10a 0318 	add.w	r3, sl, #24
  408502:	e7a8      	b.n	408456 <_realloc_r+0x2a6>
  408504:	6933      	ldr	r3, [r6, #16]
  408506:	6103      	str	r3, [r0, #16]
  408508:	6973      	ldr	r3, [r6, #20]
  40850a:	6143      	str	r3, [r0, #20]
  40850c:	f106 0218 	add.w	r2, r6, #24
  408510:	f100 0318 	add.w	r3, r0, #24
  408514:	e72a      	b.n	40836c <_realloc_r+0x1bc>
  408516:	68b1      	ldr	r1, [r6, #8]
  408518:	f8ca 1010 	str.w	r1, [sl, #16]
  40851c:	68f1      	ldr	r1, [r6, #12]
  40851e:	f8ca 1014 	str.w	r1, [sl, #20]
  408522:	2a24      	cmp	r2, #36	; 0x24
  408524:	d00f      	beq.n	408546 <_realloc_r+0x396>
  408526:	3610      	adds	r6, #16
  408528:	f10a 0218 	add.w	r2, sl, #24
  40852c:	e6d5      	b.n	4082da <_realloc_r+0x12a>
  40852e:	6933      	ldr	r3, [r6, #16]
  408530:	f8ca 3018 	str.w	r3, [sl, #24]
  408534:	6973      	ldr	r3, [r6, #20]
  408536:	f8ca 301c 	str.w	r3, [sl, #28]
  40853a:	3618      	adds	r6, #24
  40853c:	f10a 0320 	add.w	r3, sl, #32
  408540:	e789      	b.n	408456 <_realloc_r+0x2a6>
  408542:	463b      	mov	r3, r7
  408544:	e760      	b.n	408408 <_realloc_r+0x258>
  408546:	6932      	ldr	r2, [r6, #16]
  408548:	f8ca 2018 	str.w	r2, [sl, #24]
  40854c:	6972      	ldr	r2, [r6, #20]
  40854e:	f8ca 201c 	str.w	r2, [sl, #28]
  408552:	3618      	adds	r6, #24
  408554:	f10a 0220 	add.w	r2, sl, #32
  408558:	e6bf      	b.n	4082da <_realloc_r+0x12a>
  40855a:	4631      	mov	r1, r6
  40855c:	4638      	mov	r0, r7
  40855e:	f8cd c004 	str.w	ip, [sp, #4]
  408562:	f7ff fac9 	bl	407af8 <memmove>
  408566:	f8dd c004 	ldr.w	ip, [sp, #4]
  40856a:	e753      	b.n	408414 <_realloc_r+0x264>
  40856c:	68b3      	ldr	r3, [r6, #8]
  40856e:	f8ca 3010 	str.w	r3, [sl, #16]
  408572:	68f3      	ldr	r3, [r6, #12]
  408574:	f8ca 3014 	str.w	r3, [sl, #20]
  408578:	2a24      	cmp	r2, #36	; 0x24
  40857a:	d003      	beq.n	408584 <_realloc_r+0x3d4>
  40857c:	3610      	adds	r6, #16
  40857e:	f10a 0318 	add.w	r3, sl, #24
  408582:	e741      	b.n	408408 <_realloc_r+0x258>
  408584:	6933      	ldr	r3, [r6, #16]
  408586:	f8ca 3018 	str.w	r3, [sl, #24]
  40858a:	6973      	ldr	r3, [r6, #20]
  40858c:	f8ca 301c 	str.w	r3, [sl, #28]
  408590:	3618      	adds	r6, #24
  408592:	f10a 0320 	add.w	r3, sl, #32
  408596:	e737      	b.n	408408 <_realloc_r+0x258>
  408598:	20000474 	.word	0x20000474

0040859c <__fpclassifyd>:
  40859c:	b410      	push	{r4}
  40859e:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  4085a2:	d008      	beq.n	4085b6 <__fpclassifyd+0x1a>
  4085a4:	4b11      	ldr	r3, [pc, #68]	; (4085ec <__fpclassifyd+0x50>)
  4085a6:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  4085aa:	429a      	cmp	r2, r3
  4085ac:	d808      	bhi.n	4085c0 <__fpclassifyd+0x24>
  4085ae:	2004      	movs	r0, #4
  4085b0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4085b4:	4770      	bx	lr
  4085b6:	b918      	cbnz	r0, 4085c0 <__fpclassifyd+0x24>
  4085b8:	2002      	movs	r0, #2
  4085ba:	f85d 4b04 	ldr.w	r4, [sp], #4
  4085be:	4770      	bx	lr
  4085c0:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  4085c4:	4b09      	ldr	r3, [pc, #36]	; (4085ec <__fpclassifyd+0x50>)
  4085c6:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  4085ca:	4299      	cmp	r1, r3
  4085cc:	d9ef      	bls.n	4085ae <__fpclassifyd+0x12>
  4085ce:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  4085d2:	d201      	bcs.n	4085d8 <__fpclassifyd+0x3c>
  4085d4:	2003      	movs	r0, #3
  4085d6:	e7eb      	b.n	4085b0 <__fpclassifyd+0x14>
  4085d8:	4b05      	ldr	r3, [pc, #20]	; (4085f0 <__fpclassifyd+0x54>)
  4085da:	429c      	cmp	r4, r3
  4085dc:	d001      	beq.n	4085e2 <__fpclassifyd+0x46>
  4085de:	2000      	movs	r0, #0
  4085e0:	e7e6      	b.n	4085b0 <__fpclassifyd+0x14>
  4085e2:	fab0 f080 	clz	r0, r0
  4085e6:	0940      	lsrs	r0, r0, #5
  4085e8:	e7e2      	b.n	4085b0 <__fpclassifyd+0x14>
  4085ea:	bf00      	nop
  4085ec:	7fdfffff 	.word	0x7fdfffff
  4085f0:	7ff00000 	.word	0x7ff00000

004085f4 <_sbrk_r>:
  4085f4:	b538      	push	{r3, r4, r5, lr}
  4085f6:	4c07      	ldr	r4, [pc, #28]	; (408614 <_sbrk_r+0x20>)
  4085f8:	2300      	movs	r3, #0
  4085fa:	4605      	mov	r5, r0
  4085fc:	4608      	mov	r0, r1
  4085fe:	6023      	str	r3, [r4, #0]
  408600:	f7f9 ff5e 	bl	4024c0 <_sbrk>
  408604:	1c43      	adds	r3, r0, #1
  408606:	d000      	beq.n	40860a <_sbrk_r+0x16>
  408608:	bd38      	pop	{r3, r4, r5, pc}
  40860a:	6823      	ldr	r3, [r4, #0]
  40860c:	2b00      	cmp	r3, #0
  40860e:	d0fb      	beq.n	408608 <_sbrk_r+0x14>
  408610:	602b      	str	r3, [r5, #0]
  408612:	bd38      	pop	{r3, r4, r5, pc}
  408614:	20000d40 	.word	0x20000d40

00408618 <__ssprint_r>:
  408618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40861c:	6893      	ldr	r3, [r2, #8]
  40861e:	f8d2 8000 	ldr.w	r8, [r2]
  408622:	b083      	sub	sp, #12
  408624:	4691      	mov	r9, r2
  408626:	2b00      	cmp	r3, #0
  408628:	d072      	beq.n	408710 <__ssprint_r+0xf8>
  40862a:	4607      	mov	r7, r0
  40862c:	f04f 0b00 	mov.w	fp, #0
  408630:	6808      	ldr	r0, [r1, #0]
  408632:	688b      	ldr	r3, [r1, #8]
  408634:	460d      	mov	r5, r1
  408636:	465c      	mov	r4, fp
  408638:	2c00      	cmp	r4, #0
  40863a:	d045      	beq.n	4086c8 <__ssprint_r+0xb0>
  40863c:	429c      	cmp	r4, r3
  40863e:	461e      	mov	r6, r3
  408640:	469a      	mov	sl, r3
  408642:	d348      	bcc.n	4086d6 <__ssprint_r+0xbe>
  408644:	89ab      	ldrh	r3, [r5, #12]
  408646:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40864a:	d02d      	beq.n	4086a8 <__ssprint_r+0x90>
  40864c:	696e      	ldr	r6, [r5, #20]
  40864e:	6929      	ldr	r1, [r5, #16]
  408650:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  408654:	ebc1 0a00 	rsb	sl, r1, r0
  408658:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  40865c:	1c60      	adds	r0, r4, #1
  40865e:	1076      	asrs	r6, r6, #1
  408660:	4450      	add	r0, sl
  408662:	4286      	cmp	r6, r0
  408664:	4632      	mov	r2, r6
  408666:	bf3c      	itt	cc
  408668:	4606      	movcc	r6, r0
  40866a:	4632      	movcc	r2, r6
  40866c:	055b      	lsls	r3, r3, #21
  40866e:	d535      	bpl.n	4086dc <__ssprint_r+0xc4>
  408670:	4611      	mov	r1, r2
  408672:	4638      	mov	r0, r7
  408674:	f7fe feca 	bl	40740c <_malloc_r>
  408678:	2800      	cmp	r0, #0
  40867a:	d039      	beq.n	4086f0 <__ssprint_r+0xd8>
  40867c:	4652      	mov	r2, sl
  40867e:	6929      	ldr	r1, [r5, #16]
  408680:	9001      	str	r0, [sp, #4]
  408682:	f7ff f99f 	bl	4079c4 <memcpy>
  408686:	89aa      	ldrh	r2, [r5, #12]
  408688:	9b01      	ldr	r3, [sp, #4]
  40868a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40868e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408692:	81aa      	strh	r2, [r5, #12]
  408694:	ebca 0206 	rsb	r2, sl, r6
  408698:	eb03 000a 	add.w	r0, r3, sl
  40869c:	616e      	str	r6, [r5, #20]
  40869e:	612b      	str	r3, [r5, #16]
  4086a0:	6028      	str	r0, [r5, #0]
  4086a2:	60aa      	str	r2, [r5, #8]
  4086a4:	4626      	mov	r6, r4
  4086a6:	46a2      	mov	sl, r4
  4086a8:	4652      	mov	r2, sl
  4086aa:	4659      	mov	r1, fp
  4086ac:	f7ff fa24 	bl	407af8 <memmove>
  4086b0:	f8d9 2008 	ldr.w	r2, [r9, #8]
  4086b4:	68ab      	ldr	r3, [r5, #8]
  4086b6:	6828      	ldr	r0, [r5, #0]
  4086b8:	1b9b      	subs	r3, r3, r6
  4086ba:	4450      	add	r0, sl
  4086bc:	1b14      	subs	r4, r2, r4
  4086be:	60ab      	str	r3, [r5, #8]
  4086c0:	6028      	str	r0, [r5, #0]
  4086c2:	f8c9 4008 	str.w	r4, [r9, #8]
  4086c6:	b31c      	cbz	r4, 408710 <__ssprint_r+0xf8>
  4086c8:	f8d8 b000 	ldr.w	fp, [r8]
  4086cc:	f8d8 4004 	ldr.w	r4, [r8, #4]
  4086d0:	f108 0808 	add.w	r8, r8, #8
  4086d4:	e7b0      	b.n	408638 <__ssprint_r+0x20>
  4086d6:	4626      	mov	r6, r4
  4086d8:	46a2      	mov	sl, r4
  4086da:	e7e5      	b.n	4086a8 <__ssprint_r+0x90>
  4086dc:	4638      	mov	r0, r7
  4086de:	f7ff fd67 	bl	4081b0 <_realloc_r>
  4086e2:	4603      	mov	r3, r0
  4086e4:	2800      	cmp	r0, #0
  4086e6:	d1d5      	bne.n	408694 <__ssprint_r+0x7c>
  4086e8:	4638      	mov	r0, r7
  4086ea:	6929      	ldr	r1, [r5, #16]
  4086ec:	f7fe fdb2 	bl	407254 <_free_r>
  4086f0:	230c      	movs	r3, #12
  4086f2:	603b      	str	r3, [r7, #0]
  4086f4:	89ab      	ldrh	r3, [r5, #12]
  4086f6:	2200      	movs	r2, #0
  4086f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4086fc:	f04f 30ff 	mov.w	r0, #4294967295
  408700:	81ab      	strh	r3, [r5, #12]
  408702:	f8c9 2008 	str.w	r2, [r9, #8]
  408706:	f8c9 2004 	str.w	r2, [r9, #4]
  40870a:	b003      	add	sp, #12
  40870c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408710:	2000      	movs	r0, #0
  408712:	f8c9 0004 	str.w	r0, [r9, #4]
  408716:	b003      	add	sp, #12
  408718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040871c <__register_exitproc>:
  40871c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408720:	4c25      	ldr	r4, [pc, #148]	; (4087b8 <__register_exitproc+0x9c>)
  408722:	6825      	ldr	r5, [r4, #0]
  408724:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  408728:	4606      	mov	r6, r0
  40872a:	4688      	mov	r8, r1
  40872c:	4692      	mov	sl, r2
  40872e:	4699      	mov	r9, r3
  408730:	b3cc      	cbz	r4, 4087a6 <__register_exitproc+0x8a>
  408732:	6860      	ldr	r0, [r4, #4]
  408734:	281f      	cmp	r0, #31
  408736:	dc18      	bgt.n	40876a <__register_exitproc+0x4e>
  408738:	1c43      	adds	r3, r0, #1
  40873a:	b17e      	cbz	r6, 40875c <__register_exitproc+0x40>
  40873c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  408740:	2101      	movs	r1, #1
  408742:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  408746:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  40874a:	fa01 f200 	lsl.w	r2, r1, r0
  40874e:	4317      	orrs	r7, r2
  408750:	2e02      	cmp	r6, #2
  408752:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408756:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40875a:	d01e      	beq.n	40879a <__register_exitproc+0x7e>
  40875c:	3002      	adds	r0, #2
  40875e:	6063      	str	r3, [r4, #4]
  408760:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  408764:	2000      	movs	r0, #0
  408766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40876a:	4b14      	ldr	r3, [pc, #80]	; (4087bc <__register_exitproc+0xa0>)
  40876c:	b303      	cbz	r3, 4087b0 <__register_exitproc+0x94>
  40876e:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408772:	f3af 8000 	nop.w
  408776:	4604      	mov	r4, r0
  408778:	b1d0      	cbz	r0, 4087b0 <__register_exitproc+0x94>
  40877a:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40877e:	2700      	movs	r7, #0
  408780:	e880 0088 	stmia.w	r0, {r3, r7}
  408784:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  408788:	4638      	mov	r0, r7
  40878a:	2301      	movs	r3, #1
  40878c:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408790:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  408794:	2e00      	cmp	r6, #0
  408796:	d0e1      	beq.n	40875c <__register_exitproc+0x40>
  408798:	e7d0      	b.n	40873c <__register_exitproc+0x20>
  40879a:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40879e:	430a      	orrs	r2, r1
  4087a0:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4087a4:	e7da      	b.n	40875c <__register_exitproc+0x40>
  4087a6:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4087aa:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4087ae:	e7c0      	b.n	408732 <__register_exitproc+0x16>
  4087b0:	f04f 30ff 	mov.w	r0, #4294967295
  4087b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4087b8:	00409734 	.word	0x00409734
  4087bc:	00000000 	.word	0x00000000

004087c0 <_calloc_r>:
  4087c0:	b510      	push	{r4, lr}
  4087c2:	fb02 f101 	mul.w	r1, r2, r1
  4087c6:	f7fe fe21 	bl	40740c <_malloc_r>
  4087ca:	4604      	mov	r4, r0
  4087cc:	b168      	cbz	r0, 4087ea <_calloc_r+0x2a>
  4087ce:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4087d2:	f022 0203 	bic.w	r2, r2, #3
  4087d6:	3a04      	subs	r2, #4
  4087d8:	2a24      	cmp	r2, #36	; 0x24
  4087da:	d818      	bhi.n	40880e <_calloc_r+0x4e>
  4087dc:	2a13      	cmp	r2, #19
  4087de:	d806      	bhi.n	4087ee <_calloc_r+0x2e>
  4087e0:	4603      	mov	r3, r0
  4087e2:	2200      	movs	r2, #0
  4087e4:	601a      	str	r2, [r3, #0]
  4087e6:	605a      	str	r2, [r3, #4]
  4087e8:	609a      	str	r2, [r3, #8]
  4087ea:	4620      	mov	r0, r4
  4087ec:	bd10      	pop	{r4, pc}
  4087ee:	2300      	movs	r3, #0
  4087f0:	2a1b      	cmp	r2, #27
  4087f2:	6003      	str	r3, [r0, #0]
  4087f4:	6043      	str	r3, [r0, #4]
  4087f6:	d90f      	bls.n	408818 <_calloc_r+0x58>
  4087f8:	2a24      	cmp	r2, #36	; 0x24
  4087fa:	6083      	str	r3, [r0, #8]
  4087fc:	60c3      	str	r3, [r0, #12]
  4087fe:	bf05      	ittet	eq
  408800:	6103      	streq	r3, [r0, #16]
  408802:	6143      	streq	r3, [r0, #20]
  408804:	f100 0310 	addne.w	r3, r0, #16
  408808:	f100 0318 	addeq.w	r3, r0, #24
  40880c:	e7e9      	b.n	4087e2 <_calloc_r+0x22>
  40880e:	2100      	movs	r1, #0
  408810:	f7fc f9b8 	bl	404b84 <memset>
  408814:	4620      	mov	r0, r4
  408816:	bd10      	pop	{r4, pc}
  408818:	f100 0308 	add.w	r3, r0, #8
  40881c:	e7e1      	b.n	4087e2 <_calloc_r+0x22>
  40881e:	bf00      	nop

00408820 <__aeabi_uldivmod>:
  408820:	b953      	cbnz	r3, 408838 <__aeabi_uldivmod+0x18>
  408822:	b94a      	cbnz	r2, 408838 <__aeabi_uldivmod+0x18>
  408824:	2900      	cmp	r1, #0
  408826:	bf08      	it	eq
  408828:	2800      	cmpeq	r0, #0
  40882a:	bf1c      	itt	ne
  40882c:	f04f 31ff 	movne.w	r1, #4294967295
  408830:	f04f 30ff 	movne.w	r0, #4294967295
  408834:	f000 b83c 	b.w	4088b0 <__aeabi_idiv0>
  408838:	b082      	sub	sp, #8
  40883a:	46ec      	mov	ip, sp
  40883c:	e92d 5000 	stmdb	sp!, {ip, lr}
  408840:	f000 f81e 	bl	408880 <__gnu_uldivmod_helper>
  408844:	f8dd e004 	ldr.w	lr, [sp, #4]
  408848:	b002      	add	sp, #8
  40884a:	bc0c      	pop	{r2, r3}
  40884c:	4770      	bx	lr
  40884e:	bf00      	nop

00408850 <__gnu_ldivmod_helper>:
  408850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408854:	9c06      	ldr	r4, [sp, #24]
  408856:	4615      	mov	r5, r2
  408858:	4606      	mov	r6, r0
  40885a:	460f      	mov	r7, r1
  40885c:	4698      	mov	r8, r3
  40885e:	f000 f829 	bl	4088b4 <__divdi3>
  408862:	fb05 f301 	mul.w	r3, r5, r1
  408866:	fb00 3808 	mla	r8, r0, r8, r3
  40886a:	fba5 2300 	umull	r2, r3, r5, r0
  40886e:	1ab2      	subs	r2, r6, r2
  408870:	4443      	add	r3, r8
  408872:	eb67 0303 	sbc.w	r3, r7, r3
  408876:	e9c4 2300 	strd	r2, r3, [r4]
  40887a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40887e:	bf00      	nop

00408880 <__gnu_uldivmod_helper>:
  408880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408884:	9c06      	ldr	r4, [sp, #24]
  408886:	4690      	mov	r8, r2
  408888:	4606      	mov	r6, r0
  40888a:	460f      	mov	r7, r1
  40888c:	461d      	mov	r5, r3
  40888e:	f000 f95f 	bl	408b50 <__udivdi3>
  408892:	fb00 f505 	mul.w	r5, r0, r5
  408896:	fba0 2308 	umull	r2, r3, r0, r8
  40889a:	fb08 5501 	mla	r5, r8, r1, r5
  40889e:	1ab2      	subs	r2, r6, r2
  4088a0:	442b      	add	r3, r5
  4088a2:	eb67 0303 	sbc.w	r3, r7, r3
  4088a6:	e9c4 2300 	strd	r2, r3, [r4]
  4088aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4088ae:	bf00      	nop

004088b0 <__aeabi_idiv0>:
  4088b0:	4770      	bx	lr
  4088b2:	bf00      	nop

004088b4 <__divdi3>:
  4088b4:	2900      	cmp	r1, #0
  4088b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4088ba:	f2c0 80a6 	blt.w	408a0a <__divdi3+0x156>
  4088be:	2600      	movs	r6, #0
  4088c0:	2b00      	cmp	r3, #0
  4088c2:	f2c0 809c 	blt.w	4089fe <__divdi3+0x14a>
  4088c6:	4688      	mov	r8, r1
  4088c8:	4694      	mov	ip, r2
  4088ca:	469e      	mov	lr, r3
  4088cc:	4615      	mov	r5, r2
  4088ce:	4604      	mov	r4, r0
  4088d0:	460f      	mov	r7, r1
  4088d2:	2b00      	cmp	r3, #0
  4088d4:	d13d      	bne.n	408952 <__divdi3+0x9e>
  4088d6:	428a      	cmp	r2, r1
  4088d8:	d959      	bls.n	40898e <__divdi3+0xda>
  4088da:	fab2 f382 	clz	r3, r2
  4088de:	b13b      	cbz	r3, 4088f0 <__divdi3+0x3c>
  4088e0:	f1c3 0220 	rsb	r2, r3, #32
  4088e4:	409f      	lsls	r7, r3
  4088e6:	fa20 f202 	lsr.w	r2, r0, r2
  4088ea:	409d      	lsls	r5, r3
  4088ec:	4317      	orrs	r7, r2
  4088ee:	409c      	lsls	r4, r3
  4088f0:	0c29      	lsrs	r1, r5, #16
  4088f2:	0c22      	lsrs	r2, r4, #16
  4088f4:	fbb7 fef1 	udiv	lr, r7, r1
  4088f8:	b2a8      	uxth	r0, r5
  4088fa:	fb01 771e 	mls	r7, r1, lr, r7
  4088fe:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  408902:	fb00 f30e 	mul.w	r3, r0, lr
  408906:	42bb      	cmp	r3, r7
  408908:	d90a      	bls.n	408920 <__divdi3+0x6c>
  40890a:	197f      	adds	r7, r7, r5
  40890c:	f10e 32ff 	add.w	r2, lr, #4294967295
  408910:	f080 8105 	bcs.w	408b1e <__divdi3+0x26a>
  408914:	42bb      	cmp	r3, r7
  408916:	f240 8102 	bls.w	408b1e <__divdi3+0x26a>
  40891a:	f1ae 0e02 	sub.w	lr, lr, #2
  40891e:	442f      	add	r7, r5
  408920:	1aff      	subs	r7, r7, r3
  408922:	b2a4      	uxth	r4, r4
  408924:	fbb7 f3f1 	udiv	r3, r7, r1
  408928:	fb01 7713 	mls	r7, r1, r3, r7
  40892c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  408930:	fb00 f003 	mul.w	r0, r0, r3
  408934:	42b8      	cmp	r0, r7
  408936:	d908      	bls.n	40894a <__divdi3+0x96>
  408938:	197f      	adds	r7, r7, r5
  40893a:	f103 32ff 	add.w	r2, r3, #4294967295
  40893e:	f080 80f0 	bcs.w	408b22 <__divdi3+0x26e>
  408942:	42b8      	cmp	r0, r7
  408944:	f240 80ed 	bls.w	408b22 <__divdi3+0x26e>
  408948:	3b02      	subs	r3, #2
  40894a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  40894e:	2200      	movs	r2, #0
  408950:	e003      	b.n	40895a <__divdi3+0xa6>
  408952:	428b      	cmp	r3, r1
  408954:	d90f      	bls.n	408976 <__divdi3+0xc2>
  408956:	2200      	movs	r2, #0
  408958:	4613      	mov	r3, r2
  40895a:	1c34      	adds	r4, r6, #0
  40895c:	bf18      	it	ne
  40895e:	2401      	movne	r4, #1
  408960:	4260      	negs	r0, r4
  408962:	f04f 0500 	mov.w	r5, #0
  408966:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40896a:	4058      	eors	r0, r3
  40896c:	4051      	eors	r1, r2
  40896e:	1900      	adds	r0, r0, r4
  408970:	4169      	adcs	r1, r5
  408972:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  408976:	fab3 f283 	clz	r2, r3
  40897a:	2a00      	cmp	r2, #0
  40897c:	f040 8086 	bne.w	408a8c <__divdi3+0x1d8>
  408980:	428b      	cmp	r3, r1
  408982:	d302      	bcc.n	40898a <__divdi3+0xd6>
  408984:	4584      	cmp	ip, r0
  408986:	f200 80db 	bhi.w	408b40 <__divdi3+0x28c>
  40898a:	2301      	movs	r3, #1
  40898c:	e7e5      	b.n	40895a <__divdi3+0xa6>
  40898e:	b912      	cbnz	r2, 408996 <__divdi3+0xe2>
  408990:	2301      	movs	r3, #1
  408992:	fbb3 f5f2 	udiv	r5, r3, r2
  408996:	fab5 f085 	clz	r0, r5
  40899a:	2800      	cmp	r0, #0
  40899c:	d13b      	bne.n	408a16 <__divdi3+0x162>
  40899e:	1b78      	subs	r0, r7, r5
  4089a0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4089a4:	fa1f fc85 	uxth.w	ip, r5
  4089a8:	2201      	movs	r2, #1
  4089aa:	fbb0 f8fe 	udiv	r8, r0, lr
  4089ae:	0c21      	lsrs	r1, r4, #16
  4089b0:	fb0e 0718 	mls	r7, lr, r8, r0
  4089b4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  4089b8:	fb0c f308 	mul.w	r3, ip, r8
  4089bc:	42bb      	cmp	r3, r7
  4089be:	d907      	bls.n	4089d0 <__divdi3+0x11c>
  4089c0:	197f      	adds	r7, r7, r5
  4089c2:	f108 31ff 	add.w	r1, r8, #4294967295
  4089c6:	d202      	bcs.n	4089ce <__divdi3+0x11a>
  4089c8:	42bb      	cmp	r3, r7
  4089ca:	f200 80bd 	bhi.w	408b48 <__divdi3+0x294>
  4089ce:	4688      	mov	r8, r1
  4089d0:	1aff      	subs	r7, r7, r3
  4089d2:	b2a4      	uxth	r4, r4
  4089d4:	fbb7 f3fe 	udiv	r3, r7, lr
  4089d8:	fb0e 7713 	mls	r7, lr, r3, r7
  4089dc:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  4089e0:	fb0c fc03 	mul.w	ip, ip, r3
  4089e4:	45bc      	cmp	ip, r7
  4089e6:	d907      	bls.n	4089f8 <__divdi3+0x144>
  4089e8:	197f      	adds	r7, r7, r5
  4089ea:	f103 31ff 	add.w	r1, r3, #4294967295
  4089ee:	d202      	bcs.n	4089f6 <__divdi3+0x142>
  4089f0:	45bc      	cmp	ip, r7
  4089f2:	f200 80a7 	bhi.w	408b44 <__divdi3+0x290>
  4089f6:	460b      	mov	r3, r1
  4089f8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4089fc:	e7ad      	b.n	40895a <__divdi3+0xa6>
  4089fe:	4252      	negs	r2, r2
  408a00:	ea6f 0606 	mvn.w	r6, r6
  408a04:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408a08:	e75d      	b.n	4088c6 <__divdi3+0x12>
  408a0a:	4240      	negs	r0, r0
  408a0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408a10:	f04f 36ff 	mov.w	r6, #4294967295
  408a14:	e754      	b.n	4088c0 <__divdi3+0xc>
  408a16:	f1c0 0220 	rsb	r2, r0, #32
  408a1a:	fa24 f102 	lsr.w	r1, r4, r2
  408a1e:	fa07 f300 	lsl.w	r3, r7, r0
  408a22:	4085      	lsls	r5, r0
  408a24:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408a28:	40d7      	lsrs	r7, r2
  408a2a:	4319      	orrs	r1, r3
  408a2c:	fbb7 f2fe 	udiv	r2, r7, lr
  408a30:	0c0b      	lsrs	r3, r1, #16
  408a32:	fb0e 7712 	mls	r7, lr, r2, r7
  408a36:	fa1f fc85 	uxth.w	ip, r5
  408a3a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  408a3e:	fb0c f702 	mul.w	r7, ip, r2
  408a42:	429f      	cmp	r7, r3
  408a44:	fa04 f400 	lsl.w	r4, r4, r0
  408a48:	d907      	bls.n	408a5a <__divdi3+0x1a6>
  408a4a:	195b      	adds	r3, r3, r5
  408a4c:	f102 30ff 	add.w	r0, r2, #4294967295
  408a50:	d274      	bcs.n	408b3c <__divdi3+0x288>
  408a52:	429f      	cmp	r7, r3
  408a54:	d972      	bls.n	408b3c <__divdi3+0x288>
  408a56:	3a02      	subs	r2, #2
  408a58:	442b      	add	r3, r5
  408a5a:	1bdf      	subs	r7, r3, r7
  408a5c:	b289      	uxth	r1, r1
  408a5e:	fbb7 f8fe 	udiv	r8, r7, lr
  408a62:	fb0e 7318 	mls	r3, lr, r8, r7
  408a66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  408a6a:	fb0c f708 	mul.w	r7, ip, r8
  408a6e:	429f      	cmp	r7, r3
  408a70:	d908      	bls.n	408a84 <__divdi3+0x1d0>
  408a72:	195b      	adds	r3, r3, r5
  408a74:	f108 31ff 	add.w	r1, r8, #4294967295
  408a78:	d25c      	bcs.n	408b34 <__divdi3+0x280>
  408a7a:	429f      	cmp	r7, r3
  408a7c:	d95a      	bls.n	408b34 <__divdi3+0x280>
  408a7e:	f1a8 0802 	sub.w	r8, r8, #2
  408a82:	442b      	add	r3, r5
  408a84:	1bd8      	subs	r0, r3, r7
  408a86:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  408a8a:	e78e      	b.n	4089aa <__divdi3+0xf6>
  408a8c:	f1c2 0320 	rsb	r3, r2, #32
  408a90:	fa2c f103 	lsr.w	r1, ip, r3
  408a94:	fa0e fe02 	lsl.w	lr, lr, r2
  408a98:	fa20 f703 	lsr.w	r7, r0, r3
  408a9c:	ea41 0e0e 	orr.w	lr, r1, lr
  408aa0:	fa08 f002 	lsl.w	r0, r8, r2
  408aa4:	fa28 f103 	lsr.w	r1, r8, r3
  408aa8:	ea4f 451e 	mov.w	r5, lr, lsr #16
  408aac:	4338      	orrs	r0, r7
  408aae:	fbb1 f8f5 	udiv	r8, r1, r5
  408ab2:	0c03      	lsrs	r3, r0, #16
  408ab4:	fb05 1118 	mls	r1, r5, r8, r1
  408ab8:	fa1f f78e 	uxth.w	r7, lr
  408abc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  408ac0:	fb07 f308 	mul.w	r3, r7, r8
  408ac4:	428b      	cmp	r3, r1
  408ac6:	fa0c fc02 	lsl.w	ip, ip, r2
  408aca:	d909      	bls.n	408ae0 <__divdi3+0x22c>
  408acc:	eb11 010e 	adds.w	r1, r1, lr
  408ad0:	f108 39ff 	add.w	r9, r8, #4294967295
  408ad4:	d230      	bcs.n	408b38 <__divdi3+0x284>
  408ad6:	428b      	cmp	r3, r1
  408ad8:	d92e      	bls.n	408b38 <__divdi3+0x284>
  408ada:	f1a8 0802 	sub.w	r8, r8, #2
  408ade:	4471      	add	r1, lr
  408ae0:	1ac9      	subs	r1, r1, r3
  408ae2:	b280      	uxth	r0, r0
  408ae4:	fbb1 f3f5 	udiv	r3, r1, r5
  408ae8:	fb05 1113 	mls	r1, r5, r3, r1
  408aec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  408af0:	fb07 f703 	mul.w	r7, r7, r3
  408af4:	428f      	cmp	r7, r1
  408af6:	d908      	bls.n	408b0a <__divdi3+0x256>
  408af8:	eb11 010e 	adds.w	r1, r1, lr
  408afc:	f103 30ff 	add.w	r0, r3, #4294967295
  408b00:	d216      	bcs.n	408b30 <__divdi3+0x27c>
  408b02:	428f      	cmp	r7, r1
  408b04:	d914      	bls.n	408b30 <__divdi3+0x27c>
  408b06:	3b02      	subs	r3, #2
  408b08:	4471      	add	r1, lr
  408b0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  408b0e:	1bc9      	subs	r1, r1, r7
  408b10:	fba3 890c 	umull	r8, r9, r3, ip
  408b14:	4549      	cmp	r1, r9
  408b16:	d309      	bcc.n	408b2c <__divdi3+0x278>
  408b18:	d005      	beq.n	408b26 <__divdi3+0x272>
  408b1a:	2200      	movs	r2, #0
  408b1c:	e71d      	b.n	40895a <__divdi3+0xa6>
  408b1e:	4696      	mov	lr, r2
  408b20:	e6fe      	b.n	408920 <__divdi3+0x6c>
  408b22:	4613      	mov	r3, r2
  408b24:	e711      	b.n	40894a <__divdi3+0x96>
  408b26:	4094      	lsls	r4, r2
  408b28:	4544      	cmp	r4, r8
  408b2a:	d2f6      	bcs.n	408b1a <__divdi3+0x266>
  408b2c:	3b01      	subs	r3, #1
  408b2e:	e7f4      	b.n	408b1a <__divdi3+0x266>
  408b30:	4603      	mov	r3, r0
  408b32:	e7ea      	b.n	408b0a <__divdi3+0x256>
  408b34:	4688      	mov	r8, r1
  408b36:	e7a5      	b.n	408a84 <__divdi3+0x1d0>
  408b38:	46c8      	mov	r8, r9
  408b3a:	e7d1      	b.n	408ae0 <__divdi3+0x22c>
  408b3c:	4602      	mov	r2, r0
  408b3e:	e78c      	b.n	408a5a <__divdi3+0x1a6>
  408b40:	4613      	mov	r3, r2
  408b42:	e70a      	b.n	40895a <__divdi3+0xa6>
  408b44:	3b02      	subs	r3, #2
  408b46:	e757      	b.n	4089f8 <__divdi3+0x144>
  408b48:	f1a8 0802 	sub.w	r8, r8, #2
  408b4c:	442f      	add	r7, r5
  408b4e:	e73f      	b.n	4089d0 <__divdi3+0x11c>

00408b50 <__udivdi3>:
  408b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408b54:	2b00      	cmp	r3, #0
  408b56:	d144      	bne.n	408be2 <__udivdi3+0x92>
  408b58:	428a      	cmp	r2, r1
  408b5a:	4615      	mov	r5, r2
  408b5c:	4604      	mov	r4, r0
  408b5e:	d94f      	bls.n	408c00 <__udivdi3+0xb0>
  408b60:	fab2 f782 	clz	r7, r2
  408b64:	460e      	mov	r6, r1
  408b66:	b14f      	cbz	r7, 408b7c <__udivdi3+0x2c>
  408b68:	f1c7 0320 	rsb	r3, r7, #32
  408b6c:	40b9      	lsls	r1, r7
  408b6e:	fa20 f603 	lsr.w	r6, r0, r3
  408b72:	fa02 f507 	lsl.w	r5, r2, r7
  408b76:	430e      	orrs	r6, r1
  408b78:	fa00 f407 	lsl.w	r4, r0, r7
  408b7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408b80:	0c23      	lsrs	r3, r4, #16
  408b82:	fbb6 f0fe 	udiv	r0, r6, lr
  408b86:	b2af      	uxth	r7, r5
  408b88:	fb0e 6110 	mls	r1, lr, r0, r6
  408b8c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  408b90:	fb07 f100 	mul.w	r1, r7, r0
  408b94:	4299      	cmp	r1, r3
  408b96:	d909      	bls.n	408bac <__udivdi3+0x5c>
  408b98:	195b      	adds	r3, r3, r5
  408b9a:	f100 32ff 	add.w	r2, r0, #4294967295
  408b9e:	f080 80ec 	bcs.w	408d7a <__udivdi3+0x22a>
  408ba2:	4299      	cmp	r1, r3
  408ba4:	f240 80e9 	bls.w	408d7a <__udivdi3+0x22a>
  408ba8:	3802      	subs	r0, #2
  408baa:	442b      	add	r3, r5
  408bac:	1a5a      	subs	r2, r3, r1
  408bae:	b2a4      	uxth	r4, r4
  408bb0:	fbb2 f3fe 	udiv	r3, r2, lr
  408bb4:	fb0e 2213 	mls	r2, lr, r3, r2
  408bb8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  408bbc:	fb07 f703 	mul.w	r7, r7, r3
  408bc0:	4297      	cmp	r7, r2
  408bc2:	d908      	bls.n	408bd6 <__udivdi3+0x86>
  408bc4:	1952      	adds	r2, r2, r5
  408bc6:	f103 31ff 	add.w	r1, r3, #4294967295
  408bca:	f080 80d8 	bcs.w	408d7e <__udivdi3+0x22e>
  408bce:	4297      	cmp	r7, r2
  408bd0:	f240 80d5 	bls.w	408d7e <__udivdi3+0x22e>
  408bd4:	3b02      	subs	r3, #2
  408bd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  408bda:	2600      	movs	r6, #0
  408bdc:	4631      	mov	r1, r6
  408bde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408be2:	428b      	cmp	r3, r1
  408be4:	d847      	bhi.n	408c76 <__udivdi3+0x126>
  408be6:	fab3 f683 	clz	r6, r3
  408bea:	2e00      	cmp	r6, #0
  408bec:	d148      	bne.n	408c80 <__udivdi3+0x130>
  408bee:	428b      	cmp	r3, r1
  408bf0:	d302      	bcc.n	408bf8 <__udivdi3+0xa8>
  408bf2:	4282      	cmp	r2, r0
  408bf4:	f200 80cd 	bhi.w	408d92 <__udivdi3+0x242>
  408bf8:	2001      	movs	r0, #1
  408bfa:	4631      	mov	r1, r6
  408bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408c00:	b912      	cbnz	r2, 408c08 <__udivdi3+0xb8>
  408c02:	2501      	movs	r5, #1
  408c04:	fbb5 f5f2 	udiv	r5, r5, r2
  408c08:	fab5 f885 	clz	r8, r5
  408c0c:	f1b8 0f00 	cmp.w	r8, #0
  408c10:	d177      	bne.n	408d02 <__udivdi3+0x1b2>
  408c12:	1b4a      	subs	r2, r1, r5
  408c14:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408c18:	b2af      	uxth	r7, r5
  408c1a:	2601      	movs	r6, #1
  408c1c:	fbb2 f0fe 	udiv	r0, r2, lr
  408c20:	0c23      	lsrs	r3, r4, #16
  408c22:	fb0e 2110 	mls	r1, lr, r0, r2
  408c26:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  408c2a:	fb07 f300 	mul.w	r3, r7, r0
  408c2e:	428b      	cmp	r3, r1
  408c30:	d907      	bls.n	408c42 <__udivdi3+0xf2>
  408c32:	1949      	adds	r1, r1, r5
  408c34:	f100 32ff 	add.w	r2, r0, #4294967295
  408c38:	d202      	bcs.n	408c40 <__udivdi3+0xf0>
  408c3a:	428b      	cmp	r3, r1
  408c3c:	f200 80ba 	bhi.w	408db4 <__udivdi3+0x264>
  408c40:	4610      	mov	r0, r2
  408c42:	1ac9      	subs	r1, r1, r3
  408c44:	b2a4      	uxth	r4, r4
  408c46:	fbb1 f3fe 	udiv	r3, r1, lr
  408c4a:	fb0e 1113 	mls	r1, lr, r3, r1
  408c4e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  408c52:	fb07 f703 	mul.w	r7, r7, r3
  408c56:	42a7      	cmp	r7, r4
  408c58:	d908      	bls.n	408c6c <__udivdi3+0x11c>
  408c5a:	1964      	adds	r4, r4, r5
  408c5c:	f103 32ff 	add.w	r2, r3, #4294967295
  408c60:	f080 808f 	bcs.w	408d82 <__udivdi3+0x232>
  408c64:	42a7      	cmp	r7, r4
  408c66:	f240 808c 	bls.w	408d82 <__udivdi3+0x232>
  408c6a:	3b02      	subs	r3, #2
  408c6c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  408c70:	4631      	mov	r1, r6
  408c72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408c76:	2600      	movs	r6, #0
  408c78:	4630      	mov	r0, r6
  408c7a:	4631      	mov	r1, r6
  408c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408c80:	f1c6 0420 	rsb	r4, r6, #32
  408c84:	fa22 f504 	lsr.w	r5, r2, r4
  408c88:	40b3      	lsls	r3, r6
  408c8a:	432b      	orrs	r3, r5
  408c8c:	fa20 fc04 	lsr.w	ip, r0, r4
  408c90:	fa01 f706 	lsl.w	r7, r1, r6
  408c94:	fa21 f504 	lsr.w	r5, r1, r4
  408c98:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  408c9c:	ea4c 0707 	orr.w	r7, ip, r7
  408ca0:	fbb5 f8fe 	udiv	r8, r5, lr
  408ca4:	0c39      	lsrs	r1, r7, #16
  408ca6:	fb0e 5518 	mls	r5, lr, r8, r5
  408caa:	fa1f fc83 	uxth.w	ip, r3
  408cae:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  408cb2:	fb0c f108 	mul.w	r1, ip, r8
  408cb6:	42a9      	cmp	r1, r5
  408cb8:	fa02 f206 	lsl.w	r2, r2, r6
  408cbc:	d904      	bls.n	408cc8 <__udivdi3+0x178>
  408cbe:	18ed      	adds	r5, r5, r3
  408cc0:	f108 34ff 	add.w	r4, r8, #4294967295
  408cc4:	d367      	bcc.n	408d96 <__udivdi3+0x246>
  408cc6:	46a0      	mov	r8, r4
  408cc8:	1a6d      	subs	r5, r5, r1
  408cca:	b2bf      	uxth	r7, r7
  408ccc:	fbb5 f4fe 	udiv	r4, r5, lr
  408cd0:	fb0e 5514 	mls	r5, lr, r4, r5
  408cd4:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  408cd8:	fb0c fc04 	mul.w	ip, ip, r4
  408cdc:	458c      	cmp	ip, r1
  408cde:	d904      	bls.n	408cea <__udivdi3+0x19a>
  408ce0:	18c9      	adds	r1, r1, r3
  408ce2:	f104 35ff 	add.w	r5, r4, #4294967295
  408ce6:	d35c      	bcc.n	408da2 <__udivdi3+0x252>
  408ce8:	462c      	mov	r4, r5
  408cea:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  408cee:	ebcc 0101 	rsb	r1, ip, r1
  408cf2:	fba4 2302 	umull	r2, r3, r4, r2
  408cf6:	4299      	cmp	r1, r3
  408cf8:	d348      	bcc.n	408d8c <__udivdi3+0x23c>
  408cfa:	d044      	beq.n	408d86 <__udivdi3+0x236>
  408cfc:	4620      	mov	r0, r4
  408cfe:	2600      	movs	r6, #0
  408d00:	e76c      	b.n	408bdc <__udivdi3+0x8c>
  408d02:	f1c8 0420 	rsb	r4, r8, #32
  408d06:	fa01 f308 	lsl.w	r3, r1, r8
  408d0a:	fa05 f508 	lsl.w	r5, r5, r8
  408d0e:	fa20 f704 	lsr.w	r7, r0, r4
  408d12:	40e1      	lsrs	r1, r4
  408d14:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408d18:	431f      	orrs	r7, r3
  408d1a:	fbb1 f6fe 	udiv	r6, r1, lr
  408d1e:	0c3a      	lsrs	r2, r7, #16
  408d20:	fb0e 1116 	mls	r1, lr, r6, r1
  408d24:	fa1f fc85 	uxth.w	ip, r5
  408d28:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  408d2c:	fb0c f206 	mul.w	r2, ip, r6
  408d30:	429a      	cmp	r2, r3
  408d32:	fa00 f408 	lsl.w	r4, r0, r8
  408d36:	d907      	bls.n	408d48 <__udivdi3+0x1f8>
  408d38:	195b      	adds	r3, r3, r5
  408d3a:	f106 31ff 	add.w	r1, r6, #4294967295
  408d3e:	d237      	bcs.n	408db0 <__udivdi3+0x260>
  408d40:	429a      	cmp	r2, r3
  408d42:	d935      	bls.n	408db0 <__udivdi3+0x260>
  408d44:	3e02      	subs	r6, #2
  408d46:	442b      	add	r3, r5
  408d48:	1a9b      	subs	r3, r3, r2
  408d4a:	b2bf      	uxth	r7, r7
  408d4c:	fbb3 f0fe 	udiv	r0, r3, lr
  408d50:	fb0e 3310 	mls	r3, lr, r0, r3
  408d54:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  408d58:	fb0c f100 	mul.w	r1, ip, r0
  408d5c:	4299      	cmp	r1, r3
  408d5e:	d907      	bls.n	408d70 <__udivdi3+0x220>
  408d60:	195b      	adds	r3, r3, r5
  408d62:	f100 32ff 	add.w	r2, r0, #4294967295
  408d66:	d221      	bcs.n	408dac <__udivdi3+0x25c>
  408d68:	4299      	cmp	r1, r3
  408d6a:	d91f      	bls.n	408dac <__udivdi3+0x25c>
  408d6c:	3802      	subs	r0, #2
  408d6e:	442b      	add	r3, r5
  408d70:	1a5a      	subs	r2, r3, r1
  408d72:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  408d76:	4667      	mov	r7, ip
  408d78:	e750      	b.n	408c1c <__udivdi3+0xcc>
  408d7a:	4610      	mov	r0, r2
  408d7c:	e716      	b.n	408bac <__udivdi3+0x5c>
  408d7e:	460b      	mov	r3, r1
  408d80:	e729      	b.n	408bd6 <__udivdi3+0x86>
  408d82:	4613      	mov	r3, r2
  408d84:	e772      	b.n	408c6c <__udivdi3+0x11c>
  408d86:	40b0      	lsls	r0, r6
  408d88:	4290      	cmp	r0, r2
  408d8a:	d2b7      	bcs.n	408cfc <__udivdi3+0x1ac>
  408d8c:	1e60      	subs	r0, r4, #1
  408d8e:	2600      	movs	r6, #0
  408d90:	e724      	b.n	408bdc <__udivdi3+0x8c>
  408d92:	4630      	mov	r0, r6
  408d94:	e722      	b.n	408bdc <__udivdi3+0x8c>
  408d96:	42a9      	cmp	r1, r5
  408d98:	d995      	bls.n	408cc6 <__udivdi3+0x176>
  408d9a:	f1a8 0802 	sub.w	r8, r8, #2
  408d9e:	441d      	add	r5, r3
  408da0:	e792      	b.n	408cc8 <__udivdi3+0x178>
  408da2:	458c      	cmp	ip, r1
  408da4:	d9a0      	bls.n	408ce8 <__udivdi3+0x198>
  408da6:	3c02      	subs	r4, #2
  408da8:	4419      	add	r1, r3
  408daa:	e79e      	b.n	408cea <__udivdi3+0x19a>
  408dac:	4610      	mov	r0, r2
  408dae:	e7df      	b.n	408d70 <__udivdi3+0x220>
  408db0:	460e      	mov	r6, r1
  408db2:	e7c9      	b.n	408d48 <__udivdi3+0x1f8>
  408db4:	3802      	subs	r0, #2
  408db6:	4429      	add	r1, r5
  408db8:	e743      	b.n	408c42 <__udivdi3+0xf2>
  408dba:	bf00      	nop

00408dbc <p_uc_charset10x14>:
	...
  408dd8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  408de8:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  408df8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  408e08:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  408e18:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  408e28:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  408e38:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  408e48:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  408e60:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  408e70:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  408e80:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  408e90:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  408ea0:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  408eb0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408ec0:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408ed0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408ee8:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  408ef8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  408f08:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  408f18:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  408f28:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  408f38:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  408f48:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408f58:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  408f68:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  408f78:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  408f88:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  408f98:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  408fa8:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  408fb8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408fc8:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408fd8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408fe8:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  408ff8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  409008:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  409018:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  409028:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  409038:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  409048:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  409058:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  409068:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  409078:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  409088:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  409098:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4090a8:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4090b8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4090c8:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  4090d8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4090e8:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4090f8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  409108:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  409118:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  409128:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  409138:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  409148:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  409158:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  409168:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  409178:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  409188:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  409198:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4091a8:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4091b8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4091c8:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4091d8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4091e8:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4091f8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  409208:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  409218:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  409228:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  409238:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  409248:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  409258:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  409268:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  409278:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  409288:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  409298:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4092a8:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4092b8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4092c8:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4092d8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4092e8:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4092f8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  409308:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  409318:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  409328:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  409338:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  409348:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  409358:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  409368:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  409378:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  409388:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  409398:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4093a8:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4093b8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4093c8:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4093d8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4093e8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4093f8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  409408:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  409418:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  409428:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  409438:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  409448:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  409458:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  409468:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  409478:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  409488:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  409498:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4094a8:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4094b8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4094c8:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4094d8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4094e8:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4094f8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  409508:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  409518:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  409528:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  409538:	fcff fcff 6f43 746e 6461 726f 203a 6425     ....Contador: %d
  409548:	0000 0000 3431 2d20 4120 4344 0000 0000     ....14 - ADC....

00409558 <npio2_hw>:
  409558:	21fb 3ff9 21fb 4009 d97c 4012 21fb 4019     .!.?.!.@|..@.!.@
  409568:	6a7a 401f d97c 4022 fdbb 4025 21fb 4029     zj.@|."@..%@.!)@
  409578:	463a 402c 6a7a 402f 475c 4031 d97c 4032     :F,@zj/@\G1@|.2@
  409588:	6b9c 4034 fdbb 4035 8fdb 4037 21fb 4039     .k4@..5@..7@.!9@
  409598:	b41b 403a 463a 403c d85a 403d 6a7a 403f     ..:@:F<@Z.=@zj?@
  4095a8:	7e4c 4040 475c 4041 106c 4042 d97c 4042     L~@@\GA@l.B@|.B@
  4095b8:	a28c 4043 6b9c 4044 34ac 4045 fdbb 4045     ..C@.kD@.4E@..E@
  4095c8:	c6cb 4046 8fdb 4047 58eb 4048 21fb 4049     ..F@..G@.XH@.!I@

004095d8 <two_over_pi>:
  4095d8:	f983 00a2 4e44 006e 29fc 0015 57d1 0027     ....DNn..)...W'.
  4095e8:	34dd 00f5 db62 00c0 993c 0095 9041 0043     .4..b...<...A.C.
  4095f8:	5163 00fe debb 00ab 61b7 00c5 6e3a 0024     cQ.......a..:n$.
  409608:	4dd2 0042 0649 00e0 ea09 002e 921c 00d1     .MB.I...........
  409618:	1deb 00fe b129 001c 3ee8 00a7 35f5 0082     ....)....>...5..
  409628:	bb44 002e e99c 0084 26b4 0070 7e41 005f     D........&p.A~_.
  409638:	91d6 0039 8353 0039 f49c 0039 5f8b 0084     ..9.S.9...9.._..
  409648:	f928 00bd 1ff8 003b ffde 0097 980f 0005     (.....;.........
  409658:	2f11 00ef 5a0a 008b 1f6d 006d 7ecf 0036     ./...Z..m.m..~6.
  409668:	cb09 0027 4f46 00b7 669e 003f ea2d 005f     ..'.FO...f?.-._.
  409678:	27ba 0075 ebe5 00c7 7b3d 00f1 39f7 0007     .'u.....={...9..
  409688:	5292 008a 6bfb 00ea b11f 005f 5d08 008d     .R...k...._..]..
  409698:	0330 0056 fc7b 0046 abf0 006b bc20 00cf     0.V.{.F...k. ...
  4096a8:	f436 009a a9e3 001d 615e 0091 1b08 00e6     6.......^a......
  4096b8:	9985 0065 14a0 005f 408d 0068 d880 00ff     ..e..._..@h.....
  4096c8:	7327 004d 0606 0031 56ca 0015 a8c9 0073     'sM...1..V....s.
  4096d8:	e27b 0060 8c6b 00c0                         {.`.k...

004096e0 <init_jk>:
  4096e0:	0002 0000 0003 0000 0004 0000 0006 0000     ................

004096f0 <PIo2>:
  4096f0:	0000 4000 21fb 3ff9 0000 0000 442d 3e74     ...@.!.?....-Dt>
  409700:	0000 8000 4698 3cf8 0000 6000 cc51 3b78     .....F.<...`Q.x;
  409710:	0000 8000 1b83 39f0 0000 4000 2520 387a     .......9...@ %z8
  409720:	0000 8000 8222 36e3 0000 0000 f31d 3569     ...."..6......i5
  409730:	0043 0000                                   C...

00409734 <_global_impure_ptr>:
  409734:	0010 2000                                   ... 

00409738 <zeroes.6911>:
  409738:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00409748 <blanks.6910>:
  409748:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409758:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  409768:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  409778:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  409788:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  409798:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  4097a8:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......

004097b8 <__mprec_tens>:
  4097b8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4097c8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4097d8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4097e8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4097f8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409808:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409818:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409828:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409838:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409848:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409858:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409868:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409878:	9db4 79d9 7843 44ea                         ...yCx.D

00409880 <p05.5302>:
  409880:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00409890 <__mprec_bigtens>:
  409890:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4098a0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4098b0:	bf3c 7f73 4fdd 7515                         <.s..O.u

004098b8 <_init>:
  4098b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4098ba:	bf00      	nop
  4098bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4098be:	bc08      	pop	{r3}
  4098c0:	469e      	mov	lr, r3
  4098c2:	4770      	bx	lr

004098c4 <__init_array_start>:
  4098c4:	004061ad 	.word	0x004061ad

004098c8 <__frame_dummy_init_array_entry>:
  4098c8:	004000f1                                ..@.

004098cc <_fini>:
  4098cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4098ce:	bf00      	nop
  4098d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4098d2:	bc08      	pop	{r3}
  4098d4:	469e      	mov	lr, r3
  4098d6:	4770      	bx	lr

004098d8 <__fini_array_start>:
  4098d8:	004000cd 	.word	0x004000cd
