

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 12 16:06:33 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        optimized3
* Solution:       loop_fission_II_1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.254|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  129|  129|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  127|  127|         2|          1|          1|   127|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|      72|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       5|      10|    0|
|Multiplexer      |        -|      -|       -|      78|    -|
|Register         |        -|      -|      43|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      1|      48|     160|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_8sbkb_U1  |fir_mac_muladd_8sbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U        |fir_c        |        0|  5|  10|    0|   128|    5|     1|          640|
    |reg_x_V_U  |fir_reg_x_V  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |             |        1|  5|  10|    0|   256|   13|     2|         1664|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_141_p2              |     +    |      0|  0|  15|           7|           2|
    |ret_V_1_fu_182_p2        |     +    |      0|  0|  19|          12|          12|
    |y_V                      |     +    |      0|  0|  23|          16|          16|
    |icmp_ln29_fu_130_p2      |   icmp   |      0|  0|  11|           7|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  72|          45|          34|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_123_p4  |   9|          2|    7|         14|
    |i_0_reg_119                   |   9|          2|    7|         14|
    |p_0563_0_reg_107              |   9|          2|   16|         32|
    |reg_x_V_address0              |  15|          3|    7|         21|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  78|         16|   39|         88|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_119              |   7|   0|    7|          0|
    |i_reg_223                |   7|   0|    7|          0|
    |icmp_ln29_reg_214        |   1|   0|    1|          0|
    |p_0563_0_reg_107         |  16|   0|   16|          0|
    |zext_ln32_reg_218        |   7|   0|   64|         57|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  43|   0|  100|         57|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y_V         | out |   16|   ap_vld   |      y_V     |    pointer   |
|y_V_ap_vld  | out |    1|   ap_vld   |      y_V     |    pointer   |
|x_V         |  in |    8|   ap_none  |      x_V     |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

