\doxysection{stm32f4xx\+\_\+ll\+\_\+pwr.\+h}
\hypertarget{stm32f4xx__ll__pwr_8h_source}{}\label{stm32f4xx__ll__pwr_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_pwr.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_pwr.h}}
\mbox{\hyperlink{stm32f4xx__ll__pwr_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_PWR\_H}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_PWR\_H}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00023\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#if\ defined(PWR)}}
\DoxyCodeLine{00034\ }
\DoxyCodeLine{00039\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00044\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CR\_CSBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_CSBF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_SBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_SBF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_PVDO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_PVDO\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_VOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_VOSRDY\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP)}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_EWUP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#elif\ defined(PWR\_CSR\_EWUP1)}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_EWUP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP2)}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_EWUP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP2\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP3)}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_EWUP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP3\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_VOS\_0)}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE3\ \ \ \ \ \ \ \ \ (PWR\_CR\_VOS\_0)}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE2\ \ \ \ \ \ \ \ \ (PWR\_CR\_VOS\_1)}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE1\ \ \ \ \ \ \ \ \ (PWR\_CR\_VOS\_0\ |\ PWR\_CR\_VOS\_1)\ }\textcolor{comment}{/*\ The\ SCALE1\ is\ not\ available\ for\ STM32F401xx\ devices\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE1\ \ \ \ \ \ \ \ \ (PWR\_CR\_VOS)}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE2\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_VOS\_0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_MAINREGU\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_LPREGU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_LPDS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRUDS)\ \&\&\ defined(PWR\_CR\_LPUDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_MAINREGU\_UNDERDRIVE\ \ (PWR\_CR\_MRUDS\ |\ PWR\_CR\_FPDS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_LPREGU\_UNDERDRIVE\ \ \ \ (PWR\_CR\_LPDS\ |\ PWR\_CR\_LPUDS\ |\ PWR\_CR\_FPDS)\ \ \ }}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRUDS\ \&\&\ PWR\_CR\_LPUDS\ \&\&\ PWR\_CR\_FPDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRLVDS)\ \&\&\ defined(PWR\_CR\_LPLVDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_MAINREGU\_DEEPSLEEP\ \ (PWR\_CR\_MRLVDS\ |\ PWR\_CR\_FPDS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_LPREGU\_DEEPSLEEP\ \ \ \ (PWR\_CR\_LPDS\ |\ PWR\_CR\_LPLVDS\ |\ PWR\_CR\_FPDS)\ \ \ }}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRLVDS\ \&\&\ PWR\_CR\_LPLVDS\ \&\&\ PWR\_CR\_FPDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PDDS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_DSMODE\_MAIN\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_DSMODE\_LOW\_POWER\ \ \ (PWR\_CR\_LPDS)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV0)\ \ \ \ \ \ }}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV1)\ \ \ \ \ \ }}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV2)\ \ \ \ \ \ }}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV3)\ \ \ \ \ \ }}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV4)\ \ \ \ \ \ }}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV5)\ \ \ \ \ \ }}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV6)\ \ \ \ \ \ }}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV7)\ \ \ \ \ \ }}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP)}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CSR\_EWUP)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP1)}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CSR\_EWUP1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP2)}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CSR\_EWUP2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP3)}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CSR\_EWUP3)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00162\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WriteReg(\_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(PWR-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00178\ }
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ LL\_PWR\_ReadReg(\_\_REG\_\_)\ READ\_REG(PWR-\/>\_\_REG\_\_)}}
\DoxyCodeLine{00193\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_FISSR)}}
\DoxyCodeLine{00208\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableFLASHInterfaceSTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00209\ \{}
\DoxyCodeLine{00210\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967ef7baeaedfc30f125092ee59b30}{PWR\_CR\_FISSR}});}
\DoxyCodeLine{00211\ \}}
\DoxyCodeLine{00212\ }
\DoxyCodeLine{00218\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableFLASHInterfaceSTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00219\ \{}
\DoxyCodeLine{00220\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967ef7baeaedfc30f125092ee59b30}{PWR\_CR\_FISSR}});}
\DoxyCodeLine{00221\ \}}
\DoxyCodeLine{00222\ }
\DoxyCodeLine{00228\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledFLASHInterfaceSTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00229\ \{}
\DoxyCodeLine{00230\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967ef7baeaedfc30f125092ee59b30}{PWR\_CR\_FISSR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967ef7baeaedfc30f125092ee59b30}{PWR\_CR\_FISSR}}));}
\DoxyCodeLine{00231\ \}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_FISSR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00233\ }
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_FMSSR)}}
\DoxyCodeLine{00241\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableFLASHMemorySTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00242\ \{}
\DoxyCodeLine{00243\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4454070b891307e331c97d342e35db}{PWR\_CR\_FMSSR}});}
\DoxyCodeLine{00244\ \}}
\DoxyCodeLine{00245\ }
\DoxyCodeLine{00251\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableFLASHMemorySTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00252\ \{}
\DoxyCodeLine{00253\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4454070b891307e331c97d342e35db}{PWR\_CR\_FMSSR}});}
\DoxyCodeLine{00254\ \}}
\DoxyCodeLine{00255\ }
\DoxyCodeLine{00261\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledFLASHMemorySTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00262\ \{}
\DoxyCodeLine{00263\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4454070b891307e331c97d342e35db}{PWR\_CR\_FMSSR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4454070b891307e331c97d342e35db}{PWR\_CR\_FMSSR}}));}
\DoxyCodeLine{00264\ \}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_FMSSR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_UDEN)}}
\DoxyCodeLine{00280\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableUnderDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00281\ \{}
\DoxyCodeLine{00282\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150acdf90bcc4c040af0d1f5e1055f4a}{PWR\_CR\_UDEN}});}
\DoxyCodeLine{00283\ \}}
\DoxyCodeLine{00284\ }
\DoxyCodeLine{00290\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableUnderDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00291\ \{}
\DoxyCodeLine{00292\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150acdf90bcc4c040af0d1f5e1055f4a}{PWR\_CR\_UDEN}});}
\DoxyCodeLine{00293\ \}}
\DoxyCodeLine{00294\ }
\DoxyCodeLine{00300\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledUnderDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00301\ \{}
\DoxyCodeLine{00302\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150acdf90bcc4c040af0d1f5e1055f4a}{PWR\_CR\_UDEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150acdf90bcc4c040af0d1f5e1055f4a}{PWR\_CR\_UDEN}}));}
\DoxyCodeLine{00303\ \}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_UDEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00305\ }
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_ODSWEN)}}
\DoxyCodeLine{00312\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableOverDriveSwitching(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00313\ \{}
\DoxyCodeLine{00314\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e865d13e084ed53bded37c3cdea173}{PWR\_CR\_ODSWEN}});}
\DoxyCodeLine{00315\ \}}
\DoxyCodeLine{00316\ }
\DoxyCodeLine{00322\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableOverDriveSwitching(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00323\ \{}
\DoxyCodeLine{00324\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e865d13e084ed53bded37c3cdea173}{PWR\_CR\_ODSWEN}});}
\DoxyCodeLine{00325\ \}}
\DoxyCodeLine{00326\ }
\DoxyCodeLine{00332\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledOverDriveSwitching(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00333\ \{}
\DoxyCodeLine{00334\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e865d13e084ed53bded37c3cdea173}{PWR\_CR\_ODSWEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e865d13e084ed53bded37c3cdea173}{PWR\_CR\_ODSWEN}}));}
\DoxyCodeLine{00335\ \}}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_ODSWEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_ODEN)}}
\DoxyCodeLine{00343\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableOverDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00344\ \{}
\DoxyCodeLine{00345\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb849c6c4908d6f08f4fdc28d702522}{PWR\_CR\_ODEN}});}
\DoxyCodeLine{00346\ \}}
\DoxyCodeLine{00347\ }
\DoxyCodeLine{00353\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableOverDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00354\ \{}
\DoxyCodeLine{00355\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb849c6c4908d6f08f4fdc28d702522}{PWR\_CR\_ODEN}});}
\DoxyCodeLine{00356\ \}}
\DoxyCodeLine{00357\ }
\DoxyCodeLine{00363\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledOverDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00364\ \{}
\DoxyCodeLine{00365\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb849c6c4908d6f08f4fdc28d702522}{PWR\_CR\_ODEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb849c6c4908d6f08f4fdc28d702522}{PWR\_CR\_ODEN}}));}
\DoxyCodeLine{00366\ \}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_ODEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRUDS)}}
\DoxyCodeLine{00374\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableMainRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00375\ \{}
\DoxyCodeLine{00376\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c516cad11a310e8c5b560b00220d45}{PWR\_CR\_MRUDS}});}
\DoxyCodeLine{00377\ \}}
\DoxyCodeLine{00378\ }
\DoxyCodeLine{00384\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableMainRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00385\ \{}
\DoxyCodeLine{00386\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c516cad11a310e8c5b560b00220d45}{PWR\_CR\_MRUDS}});}
\DoxyCodeLine{00387\ \}}
\DoxyCodeLine{00388\ }
\DoxyCodeLine{00394\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledMainRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00395\ \{}
\DoxyCodeLine{00396\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c516cad11a310e8c5b560b00220d45}{PWR\_CR\_MRUDS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c516cad11a310e8c5b560b00220d45}{PWR\_CR\_MRUDS}}));}
\DoxyCodeLine{00397\ \}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRUDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00399\ }
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_LPUDS)}}
\DoxyCodeLine{00406\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableLowPowerRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00407\ \{}
\DoxyCodeLine{00408\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1c7718e2c1a57985f79776683bb5464}{PWR\_CR\_LPUDS}});}
\DoxyCodeLine{00409\ \}}
\DoxyCodeLine{00410\ }
\DoxyCodeLine{00416\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableLowPowerRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00417\ \{}
\DoxyCodeLine{00418\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1c7718e2c1a57985f79776683bb5464}{PWR\_CR\_LPUDS}});}
\DoxyCodeLine{00419\ \}}
\DoxyCodeLine{00420\ }
\DoxyCodeLine{00426\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledLowPowerRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00427\ \{}
\DoxyCodeLine{00428\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1c7718e2c1a57985f79776683bb5464}{PWR\_CR\_LPUDS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1c7718e2c1a57985f79776683bb5464}{PWR\_CR\_LPUDS}}));}
\DoxyCodeLine{00429\ \}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_LPUDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00431\ }
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRLVDS)}}
\DoxyCodeLine{00438\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableMainRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00439\ \{}
\DoxyCodeLine{00440\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d}{PWR\_CR\_MRLVDS}});}
\DoxyCodeLine{00441\ \}}
\DoxyCodeLine{00442\ }
\DoxyCodeLine{00448\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableMainRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00449\ \{}
\DoxyCodeLine{00450\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d}{PWR\_CR\_MRLVDS}});}
\DoxyCodeLine{00451\ \}}
\DoxyCodeLine{00452\ }
\DoxyCodeLine{00458\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledMainRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00459\ \{}
\DoxyCodeLine{00460\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d}{PWR\_CR\_MRLVDS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d}{PWR\_CR\_MRLVDS}}));}
\DoxyCodeLine{00461\ \}}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRLVDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00463\ }
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_LPLVDS)}}
\DoxyCodeLine{00470\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableLowPowerRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00471\ \{}
\DoxyCodeLine{00472\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495}{PWR\_CR\_LPLVDS}});}
\DoxyCodeLine{00473\ \}}
\DoxyCodeLine{00474\ }
\DoxyCodeLine{00480\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableLowPowerRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00481\ \{}
\DoxyCodeLine{00482\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495}{PWR\_CR\_LPLVDS}});}
\DoxyCodeLine{00483\ \}}
\DoxyCodeLine{00484\ }
\DoxyCodeLine{00490\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledLowPowerRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00491\ \{}
\DoxyCodeLine{00492\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495}{PWR\_CR\_LPLVDS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495}{PWR\_CR\_LPLVDS}}));}
\DoxyCodeLine{00493\ \}}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_LPLVDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00505\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetRegulVoltageScaling(uint32\_t\ VoltageScaling)}
\DoxyCodeLine{00506\ \{}
\DoxyCodeLine{00507\ \ \ MODIFY\_REG(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\_CR\_VOS}},\ VoltageScaling);}
\DoxyCodeLine{00508\ \}}
\DoxyCodeLine{00509\ }
\DoxyCodeLine{00519\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetRegulVoltageScaling(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00520\ \{}
\DoxyCodeLine{00521\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\_CR\_VOS}}));}
\DoxyCodeLine{00522\ \}}
\DoxyCodeLine{00528\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableFlashPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00529\ \{}
\DoxyCodeLine{00530\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}});}
\DoxyCodeLine{00531\ \}}
\DoxyCodeLine{00532\ }
\DoxyCodeLine{00538\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableFlashPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00539\ \{}
\DoxyCodeLine{00540\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}});}
\DoxyCodeLine{00541\ \}}
\DoxyCodeLine{00542\ }
\DoxyCodeLine{00548\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledFlashPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00549\ \{}
\DoxyCodeLine{00550\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}}));}
\DoxyCodeLine{00551\ \}}
\DoxyCodeLine{00552\ }
\DoxyCodeLine{00558\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableBkUpAccess(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00559\ \{}
\DoxyCodeLine{00560\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}});}
\DoxyCodeLine{00561\ \}}
\DoxyCodeLine{00562\ }
\DoxyCodeLine{00568\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableBkUpAccess(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00569\ \{}
\DoxyCodeLine{00570\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}});}
\DoxyCodeLine{00571\ \}}
\DoxyCodeLine{00572\ }
\DoxyCodeLine{00578\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledBkUpAccess(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00579\ \{}
\DoxyCodeLine{00580\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}}));}
\DoxyCodeLine{00581\ \}}
\DoxyCodeLine{00589\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableBkUpRegulator(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00590\ \{}
\DoxyCodeLine{00591\ \ \ SET\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\_CSR\_BRE}});}
\DoxyCodeLine{00592\ \}}
\DoxyCodeLine{00593\ }
\DoxyCodeLine{00601\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableBkUpRegulator(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00602\ \{}
\DoxyCodeLine{00603\ \ \ CLEAR\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\_CSR\_BRE}});}
\DoxyCodeLine{00604\ \}}
\DoxyCodeLine{00605\ }
\DoxyCodeLine{00611\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledBkUpRegulator(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00612\ \{}
\DoxyCodeLine{00613\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\_CSR\_BRE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\_CSR\_BRE}}));}
\DoxyCodeLine{00614\ \}}
\DoxyCodeLine{00615\ }
\DoxyCodeLine{00624\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetRegulModeDS(uint32\_t\ RegulMode)}
\DoxyCodeLine{00625\ \{}
\DoxyCodeLine{00626\ \ \ MODIFY\_REG(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}},\ RegulMode);}
\DoxyCodeLine{00627\ \}}
\DoxyCodeLine{00628\ }
\DoxyCodeLine{00636\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetRegulModeDS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00637\ \{}
\DoxyCodeLine{00638\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}));}
\DoxyCodeLine{00639\ \}}
\DoxyCodeLine{00640\ }
\DoxyCodeLine{00663\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetPowerMode(uint32\_t\ PDMode)}
\DoxyCodeLine{00664\ \{}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRUDS)\ \&\&\ defined(PWR\_CR\_LPUDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00666\ \ \ MODIFY\_REG(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1c7718e2c1a57985f79776683bb5464}{PWR\_CR\_LPUDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c516cad11a310e8c5b560b00220d45}{PWR\_CR\_MRUDS}}),\ PDMode);}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#elif\ defined(PWR\_CR\_MRLVDS)\ \&\&\ defined(PWR\_CR\_LPLVDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00668\ \ \ MODIFY\_REG(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495}{PWR\_CR\_LPLVDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d}{PWR\_CR\_MRLVDS}}),\ PDMode);}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00670\ \ \ MODIFY\_REG(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}|\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}),\ PDMode);}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRUDS\ \&\&\ PWR\_CR\_LPUDS\ \&\&\ PWR\_CR\_FPDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00672\ \}}
\DoxyCodeLine{00673\ }
\DoxyCodeLine{00695\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetPowerMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00696\ \{}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRUDS)\ \&\&\ defined(PWR\_CR\_LPUDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00698\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1c7718e2c1a57985f79776683bb5464}{PWR\_CR\_LPUDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c516cad11a310e8c5b560b00220d45}{PWR\_CR\_MRUDS}})));}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#elif\ defined(PWR\_CR\_MRLVDS)\ \&\&\ defined(PWR\_CR\_LPLVDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00700\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495}{PWR\_CR\_LPLVDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d}{PWR\_CR\_MRLVDS}})));}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00702\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}|\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}})));}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRUDS\ \&\&\ PWR\_CR\_LPUDS\ \&\&\ PWR\_CR\_FPDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00704\ \}}
\DoxyCodeLine{00705\ }
\DoxyCodeLine{00720\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetPVDLevel(uint32\_t\ PVDLevel)}
\DoxyCodeLine{00721\ \{}
\DoxyCodeLine{00722\ \ \ MODIFY\_REG(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\_CR\_PLS}},\ PVDLevel);}
\DoxyCodeLine{00723\ \}}
\DoxyCodeLine{00724\ }
\DoxyCodeLine{00738\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetPVDLevel(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00739\ \{}
\DoxyCodeLine{00740\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\_CR\_PLS}}));}
\DoxyCodeLine{00741\ \}}
\DoxyCodeLine{00742\ }
\DoxyCodeLine{00748\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnablePVD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00749\ \{}
\DoxyCodeLine{00750\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\_CR\_PVDE}});}
\DoxyCodeLine{00751\ \}}
\DoxyCodeLine{00752\ }
\DoxyCodeLine{00758\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisablePVD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00759\ \{}
\DoxyCodeLine{00760\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\_CR\_PVDE}});}
\DoxyCodeLine{00761\ \}}
\DoxyCodeLine{00762\ }
\DoxyCodeLine{00768\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledPVD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00769\ \{}
\DoxyCodeLine{00770\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\_CR\_PVDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\_CR\_PVDE}}));}
\DoxyCodeLine{00771\ \}}
\DoxyCodeLine{00772\ }
\DoxyCodeLine{00787\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableWakeUpPin(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{00788\ \{}
\DoxyCodeLine{00789\ \ \ SET\_BIT(PWR-\/>CSR,\ WakeUpPin);}
\DoxyCodeLine{00790\ \}}
\DoxyCodeLine{00791\ }
\DoxyCodeLine{00806\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableWakeUpPin(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{00807\ \{}
\DoxyCodeLine{00808\ \ \ CLEAR\_BIT(PWR-\/>CSR,\ WakeUpPin);}
\DoxyCodeLine{00809\ \}}
\DoxyCodeLine{00810\ }
\DoxyCodeLine{00825\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledWakeUpPin(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{00826\ \{}
\DoxyCodeLine{00827\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ WakeUpPin)\ ==\ (WakeUpPin));}
\DoxyCodeLine{00828\ \}}
\DoxyCodeLine{00829\ }
\DoxyCodeLine{00830\ }
\DoxyCodeLine{00844\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_WU(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00845\ \{}
\DoxyCodeLine{00846\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\_CSR\_WUF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\_CSR\_WUF}}));}
\DoxyCodeLine{00847\ \}}
\DoxyCodeLine{00848\ }
\DoxyCodeLine{00854\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_SB(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00855\ \{}
\DoxyCodeLine{00856\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\_CSR\_SBF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\_CSR\_SBF}}));}
\DoxyCodeLine{00857\ \}}
\DoxyCodeLine{00858\ }
\DoxyCodeLine{00864\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_BRR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00865\ \{}
\DoxyCodeLine{00866\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{PWR\_CSR\_BRR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{PWR\_CSR\_BRR}}));}
\DoxyCodeLine{00867\ \}}
\DoxyCodeLine{00873\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_PVDO(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00874\ \{}
\DoxyCodeLine{00875\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\_CSR\_PVDO}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\_CSR\_PVDO}}));}
\DoxyCodeLine{00876\ \}}
\DoxyCodeLine{00877\ }
\DoxyCodeLine{00883\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_VOS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00884\ \{}
\DoxyCodeLine{00885\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ LL\_PWR\_CSR\_VOS)\ ==\ (LL\_PWR\_CSR\_VOS));}
\DoxyCodeLine{00886\ \}}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_ODEN)}}
\DoxyCodeLine{00893\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_OD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00894\ \{}
\DoxyCodeLine{00895\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35dfabd53bc335d95d330442cdfac6d}{PWR\_CSR\_ODRDY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35dfabd53bc335d95d330442cdfac6d}{PWR\_CSR\_ODRDY}}));}
\DoxyCodeLine{00896\ \}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_ODEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00898\ }
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_ODSWEN)}}
\DoxyCodeLine{00905\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_ODSW(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00906\ \{}
\DoxyCodeLine{00907\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb55eb15d71248b59e36a158039f9b54}{PWR\_CSR\_ODSWRDY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb55eb15d71248b59e36a158039f9b54}{PWR\_CSR\_ODSWRDY}}));}
\DoxyCodeLine{00908\ \}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_ODSWEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00910\ }
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_UDEN)}}
\DoxyCodeLine{00917\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_UD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00918\ \{}
\DoxyCodeLine{00919\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dceef868d2f294a08480551e881ca36}{PWR\_CSR\_UDRDY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dceef868d2f294a08480551e881ca36}{PWR\_CSR\_UDRDY}}));}
\DoxyCodeLine{00920\ \}}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_UDEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00927\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_SB(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00928\ \{}
\DoxyCodeLine{00929\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{PWR\_CR\_CSBF}});}
\DoxyCodeLine{00930\ \}}
\DoxyCodeLine{00931\ }
\DoxyCodeLine{00937\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_WU(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00938\ \{}
\DoxyCodeLine{00939\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{PWR\_CR\_CWUF}});}
\DoxyCodeLine{00940\ \}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_UDRDY)}}
\DoxyCodeLine{00947\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_UD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00948\ \{}
\DoxyCodeLine{00949\ \ \ WRITE\_REG(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dceef868d2f294a08480551e881ca36}{PWR\_CSR\_UDRDY}});}
\DoxyCodeLine{00950\ \}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_UDRDY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00952\ }
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00961\ ErrorStatus\ LL\_PWR\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00966\ }
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(PWR)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00976\ }
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00982\ \}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00984\ }
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_PWR\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
