{"status": "active", "_id": "515b2b5ee88f3d55f25d85ee", "name": "clover verilog", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": [], "private": false, "creation_date": "2011-06-10", "url": "http://sourceforge.net/p/cloververilog/", "short_description": "A compiled logic verilog compiler/simulator for pipelined verilog designs.\r\nThe simulator can simulate n copies of the verilog where n is the width of integers on\r\nthe machine that it runs on, simultaneously.", "summary": "", "tools": [{"mount_point": "activity", "name": "activity", "label": "Activity"}, {"sourceforge_group_id": 555758, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}], "video_url": "", "socialnetworks": [], "moved_to_url": "", "shortname": "cloververilog", "developers": [{"url": "http://sourceforge.net/u/jtlien/", "username": "jtlien", "name": "John Lien"}], "screenshots": [], "external_homepage": "http://cloververilog.sourceforge.net", "categories": {"developmentstatus": [], "environment": [], "language": [], "license": [], "database": [], "topic": [], "audience": [], "translation": [], "os": []}}
