{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 08:24:41 2019 " "Info: Processing started: Fri Sep 27 08:24:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full -c full --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off full -c full --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full " "Info: Found entity 1: full" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "full " "Info: Elaborating entity \"full\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "HZ_Gen.vhd 2 1 " "Warning: Using design file HZ_Gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HZ_Gen-arch_divider " "Info: Found design unit 1: HZ_Gen-arch_divider" {  } { { "HZ_Gen.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/HZ_Gen.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HZ_Gen " "Info: Found entity 1: HZ_Gen" {  } { { "HZ_Gen.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/HZ_Gen.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HZ_Gen HZ_Gen:inst " "Info: Elaborating entity \"HZ_Gen\" for hierarchy \"HZ_Gen:inst\"" {  } { { "full.bdf" "inst" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 208 240 352 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Warning: Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arch_counter " "Info: Found design unit 1: counter-arch_counter" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst1 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst1\"" {  } { { "full.bdf" "inst1" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 280 400 552 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count counter.vhd(28) " "Warning (10492): VHDL Process Statement warning at counter.vhd(28): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "speed counter.vhd(19) " "Warning (10631): VHDL Process Statement warning at counter.vhd(19): inferring latch(es) for signal or variable \"speed\", which holds its previous value in one or more paths through the process" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[0\] counter.vhd(19) " "Info (10041): Inferred latch for \"speed\[0\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[1\] counter.vhd(19) " "Info (10041): Inferred latch for \"speed\[1\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[2\] counter.vhd(19) " "Info (10041): Inferred latch for \"speed\[2\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[3\] counter.vhd(19) " "Info (10041): Inferred latch for \"speed\[3\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[4\] counter.vhd(19) " "Info (10041): Inferred latch for \"speed\[4\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[5\] counter.vhd(19) " "Info (10041): Inferred latch for \"speed\[5\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[6\] counter.vhd(19) " "Info (10041): Inferred latch for \"speed\[6\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[7\] counter.vhd(19) " "Info (10041): Inferred latch for \"speed\[7\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 08:24:42 2019 " "Info: Processing ended: Fri Sep 27 08:24:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
