// Seed: 1154577752
module module_0;
  always @(negedge id_1);
  assign module_2.id_10 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 (
    output supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    output supply0 id_11,
    input wire id_12,
    input wor id_13
    , id_16,
    output supply0 id_14
);
  xor primCall (id_0, id_1, id_10, id_12, id_13, id_16, id_2, id_3, id_4, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
