`timescale 1ns/1ps
module testalumuxes;
  logic writeback;
  logic jalr_en;
  logic bands;
  logic [31:0]aluoutput;
  logic [31:0]dmemout;
  logic [31:0]pcreg;
  logic [31:0]writein_reg;
  logic [31:0]r1;
  logic [31:0]r2;
  dmemmuxes dmmux(
    .writeback(writeback),
    .jalr_en(jalr_en),
    .bands(bands),
    .aluoutput(aluoutput),
    .dmemout(dmemout),
    .pcreg(pcreg),
    .writein_reg(writein_reg),
    .r1(r1),.r2(r2)
  );
  initial begin
    $dumpvars(0);
    writeback=0;
    jalr_en=0;
    bands=0;
    aluoutput=32'd2;
    dmemout=32'd4;
    pcreg=32'd2;
    
    #5
    writeback=1;
    jalr_en=0;
    bands=0;
    aluoutput=32'd2;
    dmemout=32'd4;
    pcreg=32'd2;
    
    #5
    writeback=0;
    jalr_en=1;
    bands=0;
    aluoutput=32'd2;
    dmemout=32'd4;
    pcreg=32'd2;
    
    #5
    writeback=0;
    jalr_en=0;
    bands=1;
    aluoutput=32'd2;
    dmemout=32'd4;
    pcreg=32'd2;
    
    #5
    $finish;
  end
endmodule
