.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* A */
.set A__0__AG, CYREG_PRT15_AG
.set A__0__AMUX, CYREG_PRT15_AMUX
.set A__0__BIE, CYREG_PRT15_BIE
.set A__0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set A__0__BYP, CYREG_PRT15_BYP
.set A__0__CTL, CYREG_PRT15_CTL
.set A__0__DM0, CYREG_PRT15_DM0
.set A__0__DM1, CYREG_PRT15_DM1
.set A__0__DM2, CYREG_PRT15_DM2
.set A__0__DR, CYREG_PRT15_DR
.set A__0__INP_DIS, CYREG_PRT15_INP_DIS
.set A__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set A__0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set A__0__LCD_EN, CYREG_PRT15_LCD_EN
.set A__0__MASK, 0x20
.set A__0__PC, CYREG_IO_PC_PRT15_PC5
.set A__0__PORT, 15
.set A__0__PRT, CYREG_PRT15_PRT
.set A__0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set A__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set A__0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set A__0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set A__0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set A__0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set A__0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set A__0__PS, CYREG_PRT15_PS
.set A__0__SHIFT, 5
.set A__0__SLW, CYREG_PRT15_SLW
.set A__1__AG, CYREG_PRT15_AG
.set A__1__AMUX, CYREG_PRT15_AMUX
.set A__1__BIE, CYREG_PRT15_BIE
.set A__1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set A__1__BYP, CYREG_PRT15_BYP
.set A__1__CTL, CYREG_PRT15_CTL
.set A__1__DM0, CYREG_PRT15_DM0
.set A__1__DM1, CYREG_PRT15_DM1
.set A__1__DM2, CYREG_PRT15_DM2
.set A__1__DR, CYREG_PRT15_DR
.set A__1__INP_DIS, CYREG_PRT15_INP_DIS
.set A__1__INTTYPE, CYREG_PICU15_INTTYPE4
.set A__1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set A__1__LCD_EN, CYREG_PRT15_LCD_EN
.set A__1__MASK, 0x10
.set A__1__PC, CYREG_IO_PC_PRT15_PC4
.set A__1__PORT, 15
.set A__1__PRT, CYREG_PRT15_PRT
.set A__1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set A__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set A__1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set A__1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set A__1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set A__1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set A__1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set A__1__PS, CYREG_PRT15_PS
.set A__1__SHIFT, 4
.set A__1__SLW, CYREG_PRT15_SLW
.set A__2__AG, CYREG_PRT6_AG
.set A__2__AMUX, CYREG_PRT6_AMUX
.set A__2__BIE, CYREG_PRT6_BIE
.set A__2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set A__2__BYP, CYREG_PRT6_BYP
.set A__2__CTL, CYREG_PRT6_CTL
.set A__2__DM0, CYREG_PRT6_DM0
.set A__2__DM1, CYREG_PRT6_DM1
.set A__2__DM2, CYREG_PRT6_DM2
.set A__2__DR, CYREG_PRT6_DR
.set A__2__INP_DIS, CYREG_PRT6_INP_DIS
.set A__2__INTTYPE, CYREG_PICU6_INTTYPE3
.set A__2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set A__2__LCD_EN, CYREG_PRT6_LCD_EN
.set A__2__MASK, 0x08
.set A__2__PC, CYREG_PRT6_PC3
.set A__2__PORT, 6
.set A__2__PRT, CYREG_PRT6_PRT
.set A__2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set A__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set A__2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set A__2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set A__2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set A__2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set A__2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set A__2__PS, CYREG_PRT6_PS
.set A__2__SHIFT, 3
.set A__2__SLW, CYREG_PRT6_SLW
.set A__3__AG, CYREG_PRT6_AG
.set A__3__AMUX, CYREG_PRT6_AMUX
.set A__3__BIE, CYREG_PRT6_BIE
.set A__3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set A__3__BYP, CYREG_PRT6_BYP
.set A__3__CTL, CYREG_PRT6_CTL
.set A__3__DM0, CYREG_PRT6_DM0
.set A__3__DM1, CYREG_PRT6_DM1
.set A__3__DM2, CYREG_PRT6_DM2
.set A__3__DR, CYREG_PRT6_DR
.set A__3__INP_DIS, CYREG_PRT6_INP_DIS
.set A__3__INTTYPE, CYREG_PICU6_INTTYPE2
.set A__3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set A__3__LCD_EN, CYREG_PRT6_LCD_EN
.set A__3__MASK, 0x04
.set A__3__PC, CYREG_PRT6_PC2
.set A__3__PORT, 6
.set A__3__PRT, CYREG_PRT6_PRT
.set A__3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set A__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set A__3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set A__3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set A__3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set A__3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set A__3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set A__3__PS, CYREG_PRT6_PS
.set A__3__SHIFT, 2
.set A__3__SLW, CYREG_PRT6_SLW
.set A__4__AG, CYREG_PRT6_AG
.set A__4__AMUX, CYREG_PRT6_AMUX
.set A__4__BIE, CYREG_PRT6_BIE
.set A__4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set A__4__BYP, CYREG_PRT6_BYP
.set A__4__CTL, CYREG_PRT6_CTL
.set A__4__DM0, CYREG_PRT6_DM0
.set A__4__DM1, CYREG_PRT6_DM1
.set A__4__DM2, CYREG_PRT6_DM2
.set A__4__DR, CYREG_PRT6_DR
.set A__4__INP_DIS, CYREG_PRT6_INP_DIS
.set A__4__INTTYPE, CYREG_PICU6_INTTYPE1
.set A__4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set A__4__LCD_EN, CYREG_PRT6_LCD_EN
.set A__4__MASK, 0x02
.set A__4__PC, CYREG_PRT6_PC1
.set A__4__PORT, 6
.set A__4__PRT, CYREG_PRT6_PRT
.set A__4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set A__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set A__4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set A__4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set A__4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set A__4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set A__4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set A__4__PS, CYREG_PRT6_PS
.set A__4__SHIFT, 1
.set A__4__SLW, CYREG_PRT6_SLW
.set A__5__AG, CYREG_PRT6_AG
.set A__5__AMUX, CYREG_PRT6_AMUX
.set A__5__BIE, CYREG_PRT6_BIE
.set A__5__BIT_MASK, CYREG_PRT6_BIT_MASK
.set A__5__BYP, CYREG_PRT6_BYP
.set A__5__CTL, CYREG_PRT6_CTL
.set A__5__DM0, CYREG_PRT6_DM0
.set A__5__DM1, CYREG_PRT6_DM1
.set A__5__DM2, CYREG_PRT6_DM2
.set A__5__DR, CYREG_PRT6_DR
.set A__5__INP_DIS, CYREG_PRT6_INP_DIS
.set A__5__INTTYPE, CYREG_PICU6_INTTYPE0
.set A__5__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set A__5__LCD_EN, CYREG_PRT6_LCD_EN
.set A__5__MASK, 0x01
.set A__5__PC, CYREG_PRT6_PC0
.set A__5__PORT, 6
.set A__5__PRT, CYREG_PRT6_PRT
.set A__5__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set A__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set A__5__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set A__5__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set A__5__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set A__5__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set A__5__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set A__5__PS, CYREG_PRT6_PS
.set A__5__SHIFT, 0
.set A__5__SLW, CYREG_PRT6_SLW

/* DA */
.set DA__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set DA__0__MASK, 0x01
.set DA__0__PC, CYREG_PRT2_PC0
.set DA__0__PORT, 2
.set DA__0__SHIFT, 0
.set DA__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set DA__1__MASK, 0x02
.set DA__1__PC, CYREG_PRT2_PC1
.set DA__1__PORT, 2
.set DA__1__SHIFT, 1
.set DA__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set DA__2__MASK, 0x04
.set DA__2__PC, CYREG_PRT2_PC2
.set DA__2__PORT, 2
.set DA__2__SHIFT, 2
.set DA__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set DA__3__MASK, 0x08
.set DA__3__PC, CYREG_PRT2_PC3
.set DA__3__PORT, 2
.set DA__3__SHIFT, 3
.set DA__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set DA__4__MASK, 0x10
.set DA__4__PC, CYREG_PRT2_PC4
.set DA__4__PORT, 2
.set DA__4__SHIFT, 4
.set DA__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set DA__5__MASK, 0x20
.set DA__5__PC, CYREG_PRT2_PC5
.set DA__5__PORT, 2
.set DA__5__SHIFT, 5
.set DA__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set DA__6__MASK, 0x40
.set DA__6__PC, CYREG_PRT2_PC6
.set DA__6__PORT, 2
.set DA__6__SHIFT, 6
.set DA__7__INTTYPE, CYREG_PICU2_INTTYPE7
.set DA__7__MASK, 0x80
.set DA__7__PC, CYREG_PRT2_PC7
.set DA__7__PORT, 2
.set DA__7__SHIFT, 7
.set DA__AG, CYREG_PRT2_AG
.set DA__AMUX, CYREG_PRT2_AMUX
.set DA__BIE, CYREG_PRT2_BIE
.set DA__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DA__BYP, CYREG_PRT2_BYP
.set DA__CTL, CYREG_PRT2_CTL
.set DA__DM0, CYREG_PRT2_DM0
.set DA__DM1, CYREG_PRT2_DM1
.set DA__DM2, CYREG_PRT2_DM2
.set DA__DR, CYREG_PRT2_DR
.set DA__INP_DIS, CYREG_PRT2_INP_DIS
.set DA__INTSTAT, CYREG_PICU2_INTSTAT
.set DA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DA__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DA__LCD_EN, CYREG_PRT2_LCD_EN
.set DA__MASK, 0xFF
.set DA__PORT, 2
.set DA__PRT, CYREG_PRT2_PRT
.set DA__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DA__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DA__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DA__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DA__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DA__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DA__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DA__PS, CYREG_PRT2_PS
.set DA__SHIFT, 0
.set DA__SLW, CYREG_PRT2_SLW
.set DA__SNAP, CYREG_PICU2_SNAP

/* DB */
.set DB__0__AG, CYREG_PRT12_AG
.set DB__0__BIE, CYREG_PRT12_BIE
.set DB__0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DB__0__BYP, CYREG_PRT12_BYP
.set DB__0__DM0, CYREG_PRT12_DM0
.set DB__0__DM1, CYREG_PRT12_DM1
.set DB__0__DM2, CYREG_PRT12_DM2
.set DB__0__DR, CYREG_PRT12_DR
.set DB__0__INP_DIS, CYREG_PRT12_INP_DIS
.set DB__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set DB__0__MASK, 0x10
.set DB__0__PC, CYREG_PRT12_PC4
.set DB__0__PORT, 12
.set DB__0__PRT, CYREG_PRT12_PRT
.set DB__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DB__0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DB__0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DB__0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DB__0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DB__0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DB__0__PS, CYREG_PRT12_PS
.set DB__0__SHIFT, 4
.set DB__0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DB__0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DB__0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DB__0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DB__0__SLW, CYREG_PRT12_SLW
.set DB__1__AG, CYREG_PRT12_AG
.set DB__1__BIE, CYREG_PRT12_BIE
.set DB__1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DB__1__BYP, CYREG_PRT12_BYP
.set DB__1__DM0, CYREG_PRT12_DM0
.set DB__1__DM1, CYREG_PRT12_DM1
.set DB__1__DM2, CYREG_PRT12_DM2
.set DB__1__DR, CYREG_PRT12_DR
.set DB__1__INP_DIS, CYREG_PRT12_INP_DIS
.set DB__1__INTTYPE, CYREG_PICU12_INTTYPE5
.set DB__1__MASK, 0x20
.set DB__1__PC, CYREG_PRT12_PC5
.set DB__1__PORT, 12
.set DB__1__PRT, CYREG_PRT12_PRT
.set DB__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DB__1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DB__1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DB__1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DB__1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DB__1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DB__1__PS, CYREG_PRT12_PS
.set DB__1__SHIFT, 5
.set DB__1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DB__1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DB__1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DB__1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DB__1__SLW, CYREG_PRT12_SLW
.set DB__2__AG, CYREG_PRT6_AG
.set DB__2__AMUX, CYREG_PRT6_AMUX
.set DB__2__BIE, CYREG_PRT6_BIE
.set DB__2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DB__2__BYP, CYREG_PRT6_BYP
.set DB__2__CTL, CYREG_PRT6_CTL
.set DB__2__DM0, CYREG_PRT6_DM0
.set DB__2__DM1, CYREG_PRT6_DM1
.set DB__2__DM2, CYREG_PRT6_DM2
.set DB__2__DR, CYREG_PRT6_DR
.set DB__2__INP_DIS, CYREG_PRT6_INP_DIS
.set DB__2__INTTYPE, CYREG_PICU6_INTTYPE4
.set DB__2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DB__2__LCD_EN, CYREG_PRT6_LCD_EN
.set DB__2__MASK, 0x10
.set DB__2__PC, CYREG_PRT6_PC4
.set DB__2__PORT, 6
.set DB__2__PRT, CYREG_PRT6_PRT
.set DB__2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DB__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DB__2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DB__2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DB__2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DB__2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DB__2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DB__2__PS, CYREG_PRT6_PS
.set DB__2__SHIFT, 4
.set DB__2__SLW, CYREG_PRT6_SLW
.set DB__3__AG, CYREG_PRT6_AG
.set DB__3__AMUX, CYREG_PRT6_AMUX
.set DB__3__BIE, CYREG_PRT6_BIE
.set DB__3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DB__3__BYP, CYREG_PRT6_BYP
.set DB__3__CTL, CYREG_PRT6_CTL
.set DB__3__DM0, CYREG_PRT6_DM0
.set DB__3__DM1, CYREG_PRT6_DM1
.set DB__3__DM2, CYREG_PRT6_DM2
.set DB__3__DR, CYREG_PRT6_DR
.set DB__3__INP_DIS, CYREG_PRT6_INP_DIS
.set DB__3__INTTYPE, CYREG_PICU6_INTTYPE5
.set DB__3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DB__3__LCD_EN, CYREG_PRT6_LCD_EN
.set DB__3__MASK, 0x20
.set DB__3__PC, CYREG_PRT6_PC5
.set DB__3__PORT, 6
.set DB__3__PRT, CYREG_PRT6_PRT
.set DB__3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DB__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DB__3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DB__3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DB__3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DB__3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DB__3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DB__3__PS, CYREG_PRT6_PS
.set DB__3__SHIFT, 5
.set DB__3__SLW, CYREG_PRT6_SLW
.set DB__4__AG, CYREG_PRT6_AG
.set DB__4__AMUX, CYREG_PRT6_AMUX
.set DB__4__BIE, CYREG_PRT6_BIE
.set DB__4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DB__4__BYP, CYREG_PRT6_BYP
.set DB__4__CTL, CYREG_PRT6_CTL
.set DB__4__DM0, CYREG_PRT6_DM0
.set DB__4__DM1, CYREG_PRT6_DM1
.set DB__4__DM2, CYREG_PRT6_DM2
.set DB__4__DR, CYREG_PRT6_DR
.set DB__4__INP_DIS, CYREG_PRT6_INP_DIS
.set DB__4__INTTYPE, CYREG_PICU6_INTTYPE6
.set DB__4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DB__4__LCD_EN, CYREG_PRT6_LCD_EN
.set DB__4__MASK, 0x40
.set DB__4__PC, CYREG_PRT6_PC6
.set DB__4__PORT, 6
.set DB__4__PRT, CYREG_PRT6_PRT
.set DB__4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DB__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DB__4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DB__4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DB__4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DB__4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DB__4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DB__4__PS, CYREG_PRT6_PS
.set DB__4__SHIFT, 6
.set DB__4__SLW, CYREG_PRT6_SLW
.set DB__5__AG, CYREG_PRT6_AG
.set DB__5__AMUX, CYREG_PRT6_AMUX
.set DB__5__BIE, CYREG_PRT6_BIE
.set DB__5__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DB__5__BYP, CYREG_PRT6_BYP
.set DB__5__CTL, CYREG_PRT6_CTL
.set DB__5__DM0, CYREG_PRT6_DM0
.set DB__5__DM1, CYREG_PRT6_DM1
.set DB__5__DM2, CYREG_PRT6_DM2
.set DB__5__DR, CYREG_PRT6_DR
.set DB__5__INP_DIS, CYREG_PRT6_INP_DIS
.set DB__5__INTTYPE, CYREG_PICU6_INTTYPE7
.set DB__5__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DB__5__LCD_EN, CYREG_PRT6_LCD_EN
.set DB__5__MASK, 0x80
.set DB__5__PC, CYREG_PRT6_PC7
.set DB__5__PORT, 6
.set DB__5__PRT, CYREG_PRT6_PRT
.set DB__5__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DB__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DB__5__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DB__5__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DB__5__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DB__5__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DB__5__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DB__5__PS, CYREG_PRT6_PS
.set DB__5__SHIFT, 7
.set DB__5__SLW, CYREG_PRT6_SLW

/* P0 */
.set P0__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set P0__0__MASK, 0x01
.set P0__0__PC, CYREG_PRT0_PC0
.set P0__0__PORT, 0
.set P0__0__SHIFT, 0
.set P0__1__INTTYPE, CYREG_PICU0_INTTYPE1
.set P0__1__MASK, 0x02
.set P0__1__PC, CYREG_PRT0_PC1
.set P0__1__PORT, 0
.set P0__1__SHIFT, 1
.set P0__2__INTTYPE, CYREG_PICU0_INTTYPE2
.set P0__2__MASK, 0x04
.set P0__2__PC, CYREG_PRT0_PC2
.set P0__2__PORT, 0
.set P0__2__SHIFT, 2
.set P0__3__INTTYPE, CYREG_PICU0_INTTYPE3
.set P0__3__MASK, 0x08
.set P0__3__PC, CYREG_PRT0_PC3
.set P0__3__PORT, 0
.set P0__3__SHIFT, 3
.set P0__4__INTTYPE, CYREG_PICU0_INTTYPE4
.set P0__4__MASK, 0x10
.set P0__4__PC, CYREG_PRT0_PC4
.set P0__4__PORT, 0
.set P0__4__SHIFT, 4
.set P0__5__INTTYPE, CYREG_PICU0_INTTYPE5
.set P0__5__MASK, 0x20
.set P0__5__PC, CYREG_PRT0_PC5
.set P0__5__PORT, 0
.set P0__5__SHIFT, 5
.set P0__6__INTTYPE, CYREG_PICU0_INTTYPE6
.set P0__6__MASK, 0x40
.set P0__6__PC, CYREG_PRT0_PC6
.set P0__6__PORT, 0
.set P0__6__SHIFT, 6
.set P0__7__INTTYPE, CYREG_PICU0_INTTYPE7
.set P0__7__MASK, 0x80
.set P0__7__PC, CYREG_PRT0_PC7
.set P0__7__PORT, 0
.set P0__7__SHIFT, 7
.set P0__AG, CYREG_PRT0_AG
.set P0__AMUX, CYREG_PRT0_AMUX
.set P0__BIE, CYREG_PRT0_BIE
.set P0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0__BYP, CYREG_PRT0_BYP
.set P0__CTL, CYREG_PRT0_CTL
.set P0__DM0, CYREG_PRT0_DM0
.set P0__DM1, CYREG_PRT0_DM1
.set P0__DM2, CYREG_PRT0_DM2
.set P0__DR, CYREG_PRT0_DR
.set P0__INP_DIS, CYREG_PRT0_INP_DIS
.set P0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0__LCD_EN, CYREG_PRT0_LCD_EN
.set P0__PORT, 0
.set P0__PRT, CYREG_PRT0_PRT
.set P0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0__PS, CYREG_PRT0_PS
.set P0__SLW, CYREG_PRT0_SLW

/* P3 */
.set P3__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set P3__0__MASK, 0x01
.set P3__0__PC, CYREG_PRT3_PC0
.set P3__0__PORT, 3
.set P3__0__SHIFT, 0
.set P3__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set P3__1__MASK, 0x02
.set P3__1__PC, CYREG_PRT3_PC1
.set P3__1__PORT, 3
.set P3__1__SHIFT, 1
.set P3__2__INTTYPE, CYREG_PICU3_INTTYPE2
.set P3__2__MASK, 0x04
.set P3__2__PC, CYREG_PRT3_PC2
.set P3__2__PORT, 3
.set P3__2__SHIFT, 2
.set P3__3__INTTYPE, CYREG_PICU3_INTTYPE3
.set P3__3__MASK, 0x08
.set P3__3__PC, CYREG_PRT3_PC3
.set P3__3__PORT, 3
.set P3__3__SHIFT, 3
.set P3__4__INTTYPE, CYREG_PICU3_INTTYPE4
.set P3__4__MASK, 0x10
.set P3__4__PC, CYREG_PRT3_PC4
.set P3__4__PORT, 3
.set P3__4__SHIFT, 4
.set P3__5__INTTYPE, CYREG_PICU3_INTTYPE5
.set P3__5__MASK, 0x20
.set P3__5__PC, CYREG_PRT3_PC5
.set P3__5__PORT, 3
.set P3__5__SHIFT, 5
.set P3__6__INTTYPE, CYREG_PICU3_INTTYPE6
.set P3__6__MASK, 0x40
.set P3__6__PC, CYREG_PRT3_PC6
.set P3__6__PORT, 3
.set P3__6__SHIFT, 6
.set P3__7__INTTYPE, CYREG_PICU3_INTTYPE7
.set P3__7__MASK, 0x80
.set P3__7__PC, CYREG_PRT3_PC7
.set P3__7__PORT, 3
.set P3__7__SHIFT, 7
.set P3__AG, CYREG_PRT3_AG
.set P3__AMUX, CYREG_PRT3_AMUX
.set P3__BIE, CYREG_PRT3_BIE
.set P3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3__BYP, CYREG_PRT3_BYP
.set P3__CTL, CYREG_PRT3_CTL
.set P3__DM0, CYREG_PRT3_DM0
.set P3__DM1, CYREG_PRT3_DM1
.set P3__DM2, CYREG_PRT3_DM2
.set P3__DR, CYREG_PRT3_DR
.set P3__INP_DIS, CYREG_PRT3_INP_DIS
.set P3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3__LCD_EN, CYREG_PRT3_LCD_EN
.set P3__PORT, 3
.set P3__PRT, CYREG_PRT3_PRT
.set P3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3__PS, CYREG_PRT3_PS
.set P3__SLW, CYREG_PRT3_SLW

/* P4 */
.set P4__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set P4__0__MASK, 0x01
.set P4__0__PC, CYREG_PRT4_PC0
.set P4__0__PORT, 4
.set P4__0__SHIFT, 0
.set P4__1__INTTYPE, CYREG_PICU4_INTTYPE1
.set P4__1__MASK, 0x02
.set P4__1__PC, CYREG_PRT4_PC1
.set P4__1__PORT, 4
.set P4__1__SHIFT, 1
.set P4__2__INTTYPE, CYREG_PICU4_INTTYPE2
.set P4__2__MASK, 0x04
.set P4__2__PC, CYREG_PRT4_PC2
.set P4__2__PORT, 4
.set P4__2__SHIFT, 2
.set P4__3__INTTYPE, CYREG_PICU4_INTTYPE3
.set P4__3__MASK, 0x08
.set P4__3__PC, CYREG_PRT4_PC3
.set P4__3__PORT, 4
.set P4__3__SHIFT, 3
.set P4__4__INTTYPE, CYREG_PICU4_INTTYPE4
.set P4__4__MASK, 0x10
.set P4__4__PC, CYREG_PRT4_PC4
.set P4__4__PORT, 4
.set P4__4__SHIFT, 4
.set P4__5__INTTYPE, CYREG_PICU4_INTTYPE5
.set P4__5__MASK, 0x20
.set P4__5__PC, CYREG_PRT4_PC5
.set P4__5__PORT, 4
.set P4__5__SHIFT, 5
.set P4__6__INTTYPE, CYREG_PICU4_INTTYPE6
.set P4__6__MASK, 0x40
.set P4__6__PC, CYREG_PRT4_PC6
.set P4__6__PORT, 4
.set P4__6__SHIFT, 6
.set P4__7__INTTYPE, CYREG_PICU4_INTTYPE7
.set P4__7__MASK, 0x80
.set P4__7__PC, CYREG_PRT4_PC7
.set P4__7__PORT, 4
.set P4__7__SHIFT, 7
.set P4__AG, CYREG_PRT4_AG
.set P4__AMUX, CYREG_PRT4_AMUX
.set P4__BIE, CYREG_PRT4_BIE
.set P4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P4__BYP, CYREG_PRT4_BYP
.set P4__CTL, CYREG_PRT4_CTL
.set P4__DM0, CYREG_PRT4_DM0
.set P4__DM1, CYREG_PRT4_DM1
.set P4__DM2, CYREG_PRT4_DM2
.set P4__DR, CYREG_PRT4_DR
.set P4__INP_DIS, CYREG_PRT4_INP_DIS
.set P4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P4__LCD_EN, CYREG_PRT4_LCD_EN
.set P4__PORT, 4
.set P4__PRT, CYREG_PRT4_PRT
.set P4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P4__PS, CYREG_PRT4_PS
.set P4__SLW, CYREG_PRT4_SLW

/* P5 */
.set P5__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set P5__0__MASK, 0x01
.set P5__0__PC, CYREG_PRT5_PC0
.set P5__0__PORT, 5
.set P5__0__SHIFT, 0
.set P5__1__INTTYPE, CYREG_PICU5_INTTYPE1
.set P5__1__MASK, 0x02
.set P5__1__PC, CYREG_PRT5_PC1
.set P5__1__PORT, 5
.set P5__1__SHIFT, 1
.set P5__2__INTTYPE, CYREG_PICU5_INTTYPE2
.set P5__2__MASK, 0x04
.set P5__2__PC, CYREG_PRT5_PC2
.set P5__2__PORT, 5
.set P5__2__SHIFT, 2
.set P5__3__INTTYPE, CYREG_PICU5_INTTYPE3
.set P5__3__MASK, 0x08
.set P5__3__PC, CYREG_PRT5_PC3
.set P5__3__PORT, 5
.set P5__3__SHIFT, 3
.set P5__4__INTTYPE, CYREG_PICU5_INTTYPE4
.set P5__4__MASK, 0x10
.set P5__4__PC, CYREG_PRT5_PC4
.set P5__4__PORT, 5
.set P5__4__SHIFT, 4
.set P5__5__INTTYPE, CYREG_PICU5_INTTYPE5
.set P5__5__MASK, 0x20
.set P5__5__PC, CYREG_PRT5_PC5
.set P5__5__PORT, 5
.set P5__5__SHIFT, 5
.set P5__6__INTTYPE, CYREG_PICU5_INTTYPE6
.set P5__6__MASK, 0x40
.set P5__6__PC, CYREG_PRT5_PC6
.set P5__6__PORT, 5
.set P5__6__SHIFT, 6
.set P5__7__INTTYPE, CYREG_PICU5_INTTYPE7
.set P5__7__MASK, 0x80
.set P5__7__PC, CYREG_PRT5_PC7
.set P5__7__PORT, 5
.set P5__7__SHIFT, 7
.set P5__AG, CYREG_PRT5_AG
.set P5__AMUX, CYREG_PRT5_AMUX
.set P5__BIE, CYREG_PRT5_BIE
.set P5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set P5__BYP, CYREG_PRT5_BYP
.set P5__CTL, CYREG_PRT5_CTL
.set P5__DM0, CYREG_PRT5_DM0
.set P5__DM1, CYREG_PRT5_DM1
.set P5__DM2, CYREG_PRT5_DM2
.set P5__DR, CYREG_PRT5_DR
.set P5__INP_DIS, CYREG_PRT5_INP_DIS
.set P5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set P5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set P5__LCD_EN, CYREG_PRT5_LCD_EN
.set P5__PORT, 5
.set P5__PRT, CYREG_PRT5_PRT
.set P5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set P5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set P5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set P5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set P5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set P5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set P5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set P5__PS, CYREG_PRT5_PS
.set P5__SLW, CYREG_PRT5_SLW

/* ADC_ADC_SAR */
.set ADC_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x04
.set ADC_IRQ__INTC_NUMBER, 2
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__INDEX, 0x02
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_theACLK__PM_ACT_MSK, 0x04
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_theACLK__PM_STBY_MSK, 0x04

/* I2C_Enable */
.set I2C_Enable_Sync_ctrl_reg__0__MASK, 0x01
.set I2C_Enable_Sync_ctrl_reg__0__POS, 0
.set I2C_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set I2C_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set I2C_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set I2C_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set I2C_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set I2C_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set I2C_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set I2C_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set I2C_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set I2C_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set I2C_Enable_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set I2C_Enable_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set I2C_Enable_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB14_CTL
.set I2C_Enable_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set I2C_Enable_Sync_ctrl_reg__MASK, 0x01
.set I2C_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2C_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2C_Enable_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB14_MSK

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* P12 */
.set P12__0__AG, CYREG_PRT12_AG
.set P12__0__BIE, CYREG_PRT12_BIE
.set P12__0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P12__0__BYP, CYREG_PRT12_BYP
.set P12__0__DM0, CYREG_PRT12_DM0
.set P12__0__DM1, CYREG_PRT12_DM1
.set P12__0__DM2, CYREG_PRT12_DM2
.set P12__0__DR, CYREG_PRT12_DR
.set P12__0__INP_DIS, CYREG_PRT12_INP_DIS
.set P12__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set P12__0__MASK, 0x01
.set P12__0__PC, CYREG_PRT12_PC0
.set P12__0__PORT, 12
.set P12__0__PRT, CYREG_PRT12_PRT
.set P12__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P12__0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P12__0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P12__0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P12__0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P12__0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P12__0__PS, CYREG_PRT12_PS
.set P12__0__SHIFT, 0
.set P12__0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P12__0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P12__0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P12__0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P12__0__SLW, CYREG_PRT12_SLW
.set P12__1__AG, CYREG_PRT12_AG
.set P12__1__BIE, CYREG_PRT12_BIE
.set P12__1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P12__1__BYP, CYREG_PRT12_BYP
.set P12__1__DM0, CYREG_PRT12_DM0
.set P12__1__DM1, CYREG_PRT12_DM1
.set P12__1__DM2, CYREG_PRT12_DM2
.set P12__1__DR, CYREG_PRT12_DR
.set P12__1__INP_DIS, CYREG_PRT12_INP_DIS
.set P12__1__INTTYPE, CYREG_PICU12_INTTYPE1
.set P12__1__MASK, 0x02
.set P12__1__PC, CYREG_PRT12_PC1
.set P12__1__PORT, 12
.set P12__1__PRT, CYREG_PRT12_PRT
.set P12__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P12__1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P12__1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P12__1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P12__1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P12__1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P12__1__PS, CYREG_PRT12_PS
.set P12__1__SHIFT, 1
.set P12__1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P12__1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P12__1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P12__1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P12__1__SLW, CYREG_PRT12_SLW
.set P12__2__AG, CYREG_PRT12_AG
.set P12__2__BIE, CYREG_PRT12_BIE
.set P12__2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P12__2__BYP, CYREG_PRT12_BYP
.set P12__2__DM0, CYREG_PRT12_DM0
.set P12__2__DM1, CYREG_PRT12_DM1
.set P12__2__DM2, CYREG_PRT12_DM2
.set P12__2__DR, CYREG_PRT12_DR
.set P12__2__INP_DIS, CYREG_PRT12_INP_DIS
.set P12__2__INTTYPE, CYREG_PICU12_INTTYPE2
.set P12__2__MASK, 0x04
.set P12__2__PC, CYREG_PRT12_PC2
.set P12__2__PORT, 12
.set P12__2__PRT, CYREG_PRT12_PRT
.set P12__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P12__2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P12__2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P12__2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P12__2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P12__2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P12__2__PS, CYREG_PRT12_PS
.set P12__2__SHIFT, 2
.set P12__2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P12__2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P12__2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P12__2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P12__2__SLW, CYREG_PRT12_SLW
.set P12__3__AG, CYREG_PRT12_AG
.set P12__3__BIE, CYREG_PRT12_BIE
.set P12__3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P12__3__BYP, CYREG_PRT12_BYP
.set P12__3__DM0, CYREG_PRT12_DM0
.set P12__3__DM1, CYREG_PRT12_DM1
.set P12__3__DM2, CYREG_PRT12_DM2
.set P12__3__DR, CYREG_PRT12_DR
.set P12__3__INP_DIS, CYREG_PRT12_INP_DIS
.set P12__3__INTTYPE, CYREG_PICU12_INTTYPE3
.set P12__3__MASK, 0x08
.set P12__3__PC, CYREG_PRT12_PC3
.set P12__3__PORT, 12
.set P12__3__PRT, CYREG_PRT12_PRT
.set P12__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P12__3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P12__3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P12__3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P12__3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P12__3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P12__3__PS, CYREG_PRT12_PS
.set P12__3__SHIFT, 3
.set P12__3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P12__3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P12__3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P12__3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P12__3__SLW, CYREG_PRT12_SLW
.set P12__4__AG, CYREG_PRT1_AG
.set P12__4__AMUX, CYREG_PRT1_AMUX
.set P12__4__BIE, CYREG_PRT1_BIE
.set P12__4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set P12__4__BYP, CYREG_PRT1_BYP
.set P12__4__CTL, CYREG_PRT1_CTL
.set P12__4__DM0, CYREG_PRT1_DM0
.set P12__4__DM1, CYREG_PRT1_DM1
.set P12__4__DM2, CYREG_PRT1_DM2
.set P12__4__DR, CYREG_PRT1_DR
.set P12__4__INP_DIS, CYREG_PRT1_INP_DIS
.set P12__4__INTTYPE, CYREG_PICU1_INTTYPE7
.set P12__4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set P12__4__LCD_EN, CYREG_PRT1_LCD_EN
.set P12__4__MASK, 0x80
.set P12__4__PC, CYREG_PRT1_PC7
.set P12__4__PORT, 1
.set P12__4__PRT, CYREG_PRT1_PRT
.set P12__4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set P12__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set P12__4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set P12__4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set P12__4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set P12__4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set P12__4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set P12__4__PS, CYREG_PRT1_PS
.set P12__4__SHIFT, 7
.set P12__4__SLW, CYREG_PRT1_SLW
.set P12__5__AG, CYREG_PRT1_AG
.set P12__5__AMUX, CYREG_PRT1_AMUX
.set P12__5__BIE, CYREG_PRT1_BIE
.set P12__5__BIT_MASK, CYREG_PRT1_BIT_MASK
.set P12__5__BYP, CYREG_PRT1_BYP
.set P12__5__CTL, CYREG_PRT1_CTL
.set P12__5__DM0, CYREG_PRT1_DM0
.set P12__5__DM1, CYREG_PRT1_DM1
.set P12__5__DM2, CYREG_PRT1_DM2
.set P12__5__DR, CYREG_PRT1_DR
.set P12__5__INP_DIS, CYREG_PRT1_INP_DIS
.set P12__5__INTTYPE, CYREG_PICU1_INTTYPE5
.set P12__5__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set P12__5__LCD_EN, CYREG_PRT1_LCD_EN
.set P12__5__MASK, 0x20
.set P12__5__PC, CYREG_PRT1_PC5
.set P12__5__PORT, 1
.set P12__5__PRT, CYREG_PRT1_PRT
.set P12__5__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set P12__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set P12__5__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set P12__5__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set P12__5__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set P12__5__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set P12__5__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set P12__5__PS, CYREG_PRT1_PS
.set P12__5__SHIFT, 5
.set P12__5__SLW, CYREG_PRT1_SLW
.set P12__6__AG, CYREG_PRT12_AG
.set P12__6__BIE, CYREG_PRT12_BIE
.set P12__6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P12__6__BYP, CYREG_PRT12_BYP
.set P12__6__DM0, CYREG_PRT12_DM0
.set P12__6__DM1, CYREG_PRT12_DM1
.set P12__6__DM2, CYREG_PRT12_DM2
.set P12__6__DR, CYREG_PRT12_DR
.set P12__6__INP_DIS, CYREG_PRT12_INP_DIS
.set P12__6__INTTYPE, CYREG_PICU12_INTTYPE6
.set P12__6__MASK, 0x40
.set P12__6__PC, CYREG_PRT12_PC6
.set P12__6__PORT, 12
.set P12__6__PRT, CYREG_PRT12_PRT
.set P12__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P12__6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P12__6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P12__6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P12__6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P12__6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P12__6__PS, CYREG_PRT12_PS
.set P12__6__SHIFT, 6
.set P12__6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P12__6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P12__6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P12__6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P12__6__SLW, CYREG_PRT12_SLW
.set P12__7__AG, CYREG_PRT12_AG
.set P12__7__BIE, CYREG_PRT12_BIE
.set P12__7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P12__7__BYP, CYREG_PRT12_BYP
.set P12__7__DM0, CYREG_PRT12_DM0
.set P12__7__DM1, CYREG_PRT12_DM1
.set P12__7__DM2, CYREG_PRT12_DM2
.set P12__7__DR, CYREG_PRT12_DR
.set P12__7__INP_DIS, CYREG_PRT12_INP_DIS
.set P12__7__INTTYPE, CYREG_PICU12_INTTYPE7
.set P12__7__MASK, 0x80
.set P12__7__PC, CYREG_PRT12_PC7
.set P12__7__PORT, 12
.set P12__7__PRT, CYREG_PRT12_PRT
.set P12__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P12__7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P12__7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P12__7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P12__7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P12__7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P12__7__PS, CYREG_PRT12_PS
.set P12__7__SHIFT, 7
.set P12__7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P12__7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P12__7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P12__7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P12__7__SLW, CYREG_PRT12_SLW

/* PRS */
.set PRS_b0_PRSdp_a__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set PRS_b0_PRSdp_a__A0_REG, CYREG_B1_UDB11_A0
.set PRS_b0_PRSdp_a__A1_REG, CYREG_B1_UDB11_A1
.set PRS_b0_PRSdp_a__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set PRS_b0_PRSdp_a__D0_REG, CYREG_B1_UDB11_D0
.set PRS_b0_PRSdp_a__D1_REG, CYREG_B1_UDB11_D1
.set PRS_b0_PRSdp_a__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PRS_b0_PRSdp_a__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set PRS_b0_PRSdp_a__F0_REG, CYREG_B1_UDB11_F0
.set PRS_b0_PRSdp_a__F1_REG, CYREG_B1_UDB11_F1
.set PRS_b0_PRSdp_a__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PRS_b0_PRSdp_a__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PRS_b0_PRSdp_a_PO__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PRS_b0_PRSdp_a_PO__CONTROL_REG, CYREG_B1_UDB11_CTL
.set PRS_b0_PRSdp_a_PO__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PRS_b0_PRSdp_a_PO__COUNT_REG, CYREG_B1_UDB11_CTL
.set PRS_b0_PRSdp_a_PO__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PRS_b0_PRSdp_a_PO__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PRS_b0_PRSdp_a_PO__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PRS_b0_PRSdp_a_PO__PERIOD_REG, CYREG_B1_UDB11_MSK
.set PRS_ClkSp_CtrlReg__0__MASK, 0x01
.set PRS_ClkSp_CtrlReg__0__POS, 0
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set PRS_ClkSp_CtrlReg__2__MASK, 0x04
.set PRS_ClkSp_CtrlReg__2__POS, 2
.set PRS_ClkSp_CtrlReg__3__MASK, 0x08
.set PRS_ClkSp_CtrlReg__3__POS, 3
.set PRS_ClkSp_CtrlReg__4__MASK, 0x10
.set PRS_ClkSp_CtrlReg__4__POS, 4
.set PRS_ClkSp_CtrlReg__5__MASK, 0x20
.set PRS_ClkSp_CtrlReg__5__POS, 5
.set PRS_ClkSp_CtrlReg__6__MASK, 0x40
.set PRS_ClkSp_CtrlReg__6__POS, 6
.set PRS_ClkSp_CtrlReg__7__MASK, 0x80
.set PRS_ClkSp_CtrlReg__7__POS, 7
.set PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PRS_ClkSp_CtrlReg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set PRS_ClkSp_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set PRS_ClkSp_CtrlReg__COUNT_REG, CYREG_B1_UDB08_CTL
.set PRS_ClkSp_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set PRS_ClkSp_CtrlReg__MASK, 0xFD
.set PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PRS_ClkSp_CtrlReg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set PRS_Sts_StsReg__3__MASK, 0x08
.set PRS_Sts_StsReg__3__POS, 3
.set PRS_Sts_StsReg__4__MASK, 0x10
.set PRS_Sts_StsReg__4__POS, 4
.set PRS_Sts_StsReg__5__MASK, 0x20
.set PRS_Sts_StsReg__5__POS, 5
.set PRS_Sts_StsReg__6__MASK, 0x40
.set PRS_Sts_StsReg__6__POS, 6
.set PRS_Sts_StsReg__7__MASK, 0x80
.set PRS_Sts_StsReg__7__POS, 7
.set PRS_Sts_StsReg__MASK, 0xF8
.set PRS_Sts_StsReg__MASK_REG, CYREG_B1_UDB11_MSK
.set PRS_Sts_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PRS_Sts_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PRS_Sts_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PRS_Sts_StsReg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set PRS_Sts_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set PRS_Sts_StsReg__STATUS_REG, CYREG_B1_UDB11_ST

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB10_ST

/* UART_Clock */
.set UART_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_Clock__CFG2_SRC_SEL_MASK, 0x07
.set UART_Clock__INDEX, 0x00
.set UART_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_Clock__PM_ACT_MSK, 0x01
.set UART_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_Clock__PM_STBY_MSK, 0x01

/* UART_RXInternalInterrupt */
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x08
.set UART_RXInternalInterrupt__INTC_NUMBER, 3
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_TXInternalInterrupt */
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x10
.set UART_TXInternalInterrupt__INTC_NUMBER, 4
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* PWM_2_PWMUDB */
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_2_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_2_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set PWM_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_2_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB09_F1

/* PWM_3_PWMUDB */
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_3_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_3_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_3_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set PWM_3_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_3_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_3_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_3_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_3_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PWM_3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PWM_3_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set PWM_3_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set PWM_3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PWM_3_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set PWM_3_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set PWM_3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PWM_3_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set PWM_3_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB07_F1
.set PWM_3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* HW_INT */
.set HW_INT__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set HW_INT__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set HW_INT__INTC_MASK, 0x40
.set HW_INT__INTC_NUMBER, 6
.set HW_INT__INTC_PRIOR_NUM, 7
.set HW_INT__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set HW_INT__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set HW_INT__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIM_0_BSPIM */
.set SPIM_0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_0_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set SPIM_0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_0_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set SPIM_0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_0_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set SPIM_0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPIM_0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set SPIM_0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set SPIM_0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIM_0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPIM_0_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_0_BSPIM_RxStsReg__4__POS, 4
.set SPIM_0_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_0_BSPIM_RxStsReg__5__POS, 5
.set SPIM_0_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_0_BSPIM_RxStsReg__6__POS, 6
.set SPIM_0_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_0_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set SPIM_0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIM_0_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB07_ST
.set SPIM_0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set SPIM_0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set SPIM_0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set SPIM_0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set SPIM_0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIM_0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set SPIM_0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set SPIM_0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set SPIM_0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB08_A0
.set SPIM_0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB08_A1
.set SPIM_0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set SPIM_0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB08_D0
.set SPIM_0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB08_D1
.set SPIM_0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIM_0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set SPIM_0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB08_F0
.set SPIM_0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB08_F1
.set SPIM_0_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_0_BSPIM_TxStsReg__0__POS, 0
.set SPIM_0_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_0_BSPIM_TxStsReg__1__POS, 1
.set SPIM_0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SPIM_0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set SPIM_0_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_0_BSPIM_TxStsReg__2__POS, 2
.set SPIM_0_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_0_BSPIM_TxStsReg__3__POS, 3
.set SPIM_0_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_0_BSPIM_TxStsReg__4__POS, 4
.set SPIM_0_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set SPIM_0_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPIM_0_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPIM_0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SPIM_0_BSPIM_TxStsReg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set SPIM_0_BSPIM_TxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set SPIM_0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB11_ST

/* SPIM_1_BSPIM */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB14_MSK
.set SPIM_1_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set SPIM_1_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB14_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB00_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB00_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB00_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB00_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB00_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB00_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB01_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB01_ST

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x05
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x20
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x20

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x06
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x40
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x40

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x04
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x10
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x10

/* USBUART_arb_int */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Dm */
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_Dp */
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x20
.set USBUART_ep_1__INTC_NUMBER, 5
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x80
.set USBUART_ep_2__INTC_NUMBER, 7
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x100
.set USBUART_ep_3__INTC_NUMBER, 8
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_USB */
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Clock_12 */
.set Clock_12__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_12__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_12__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_12__CFG2_SRC_SEL_MASK, 0x07
.set Clock_12__INDEX, 0x03
.set Clock_12__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_12__PM_ACT_MSK, 0x08
.set Clock_12__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_12__PM_STBY_MSK, 0x08

/* D10_Ctrl */
.set D10_Ctrl_Sync_ctrl_reg__0__MASK, 0x01
.set D10_Ctrl_Sync_ctrl_reg__0__POS, 0
.set D10_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set D10_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set D10_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set D10_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set D10_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set D10_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set D10_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set D10_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set D10_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set D10_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set D10_Ctrl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set D10_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set D10_Ctrl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set D10_Ctrl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set D10_Ctrl_Sync_ctrl_reg__MASK, 0x01
.set D10_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set D10_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set D10_Ctrl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* D11_Ctrl */
.set D11_Ctrl_Sync_ctrl_reg__0__MASK, 0x01
.set D11_Ctrl_Sync_ctrl_reg__0__POS, 0
.set D11_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set D11_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set D11_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set D11_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set D11_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set D11_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set D11_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set D11_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set D11_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set D11_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set D11_Ctrl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set D11_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set D11_Ctrl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set D11_Ctrl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set D11_Ctrl_Sync_ctrl_reg__MASK, 0x01
.set D11_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set D11_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set D11_Ctrl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* ToneTimer_TimerHW */
.set ToneTimer_TimerHW__CAP0, CYREG_TMR1_CAP0
.set ToneTimer_TimerHW__CAP1, CYREG_TMR1_CAP1
.set ToneTimer_TimerHW__CFG0, CYREG_TMR1_CFG0
.set ToneTimer_TimerHW__CFG1, CYREG_TMR1_CFG1
.set ToneTimer_TimerHW__CFG2, CYREG_TMR1_CFG2
.set ToneTimer_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set ToneTimer_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set ToneTimer_TimerHW__PER0, CYREG_TMR1_PER0
.set ToneTimer_TimerHW__PER1, CYREG_TMR1_PER1
.set ToneTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set ToneTimer_TimerHW__PM_ACT_MSK, 0x02
.set ToneTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set ToneTimer_TimerHW__PM_STBY_MSK, 0x02
.set ToneTimer_TimerHW__RT0, CYREG_TMR1_RT0
.set ToneTimer_TimerHW__RT1, CYREG_TMR1_RT1
.set ToneTimer_TimerHW__SR0, CYREG_TMR1_SR0

/* UserButton */
.set UserButton__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set UserButton__0__MASK, 0x04
.set UserButton__0__PC, CYREG_PRT1_PC2
.set UserButton__0__PORT, 1
.set UserButton__0__SHIFT, 2
.set UserButton__AG, CYREG_PRT1_AG
.set UserButton__AMUX, CYREG_PRT1_AMUX
.set UserButton__BIE, CYREG_PRT1_BIE
.set UserButton__BIT_MASK, CYREG_PRT1_BIT_MASK
.set UserButton__BYP, CYREG_PRT1_BYP
.set UserButton__CTL, CYREG_PRT1_CTL
.set UserButton__DM0, CYREG_PRT1_DM0
.set UserButton__DM1, CYREG_PRT1_DM1
.set UserButton__DM2, CYREG_PRT1_DM2
.set UserButton__DR, CYREG_PRT1_DR
.set UserButton__INP_DIS, CYREG_PRT1_INP_DIS
.set UserButton__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set UserButton__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set UserButton__LCD_EN, CYREG_PRT1_LCD_EN
.set UserButton__MASK, 0x04
.set UserButton__PORT, 1
.set UserButton__PRT, CYREG_PRT1_PRT
.set UserButton__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set UserButton__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set UserButton__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set UserButton__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set UserButton__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set UserButton__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set UserButton__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set UserButton__PS, CYREG_PRT1_PS
.set UserButton__SHIFT, 2
.set UserButton__SLW, CYREG_PRT1_SLW

/* SPI_Clock_In */
.set SPI_Clock_In__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPI_Clock_In__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPI_Clock_In__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPI_Clock_In__CFG2_SRC_SEL_MASK, 0x07
.set SPI_Clock_In__INDEX, 0x01
.set SPI_Clock_In__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_Clock_In__PM_ACT_MSK, 0x02
.set SPI_Clock_In__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_Clock_In__PM_STBY_MSK, 0x02

/* SPI_Mode_Reg */
.set SPI_Mode_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set SPI_Mode_Reg_Sync_ctrl_reg__0__POS, 0
.set SPI_Mode_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set SPI_Mode_Reg_Sync_ctrl_reg__1__POS, 1
.set SPI_Mode_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPI_Mode_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set SPI_Mode_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set SPI_Mode_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB15_CTL
.set SPI_Mode_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set SPI_Mode_Reg_Sync_ctrl_reg__MASK, 0x03
.set SPI_Mode_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPI_Mode_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPI_Mode_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB15_MSK

/* ServoCounter_CounterUDB */
.set ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set ServoCounter_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set ServoCounter_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set ServoCounter_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set ServoCounter_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set ServoCounter_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set ServoCounter_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set ServoCounter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ServoCounter_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set ServoCounter_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set ServoCounter_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set ServoCounter_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set ServoCounter_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set ServoCounter_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set ServoCounter_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set ServoCounter_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set ServoCounter_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set ServoCounter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ServoCounter_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set ServoCounter_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set ServoCounter_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set ServoCounter_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ServoCounter_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ServoCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set ServoCounter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set ServoCounter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set ServoCounter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set ServoCounter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set ServoCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ServoCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set ServoCounter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set ServoCounter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set ServoCounter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set ServoCounter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set ServoCounter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set ServoCounter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set ServoCounter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set ServoCounter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set ServoCounter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ServoCounter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ServoCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ServoCounter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set ServoCounter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set ServoCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB05_ST

/* Micros_Counter_CounterUDB */
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B0_UDB14_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B0_UDB14_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B0_UDB14_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B0_UDB14_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B0_UDB14_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B0_UDB14_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B0_UDB15_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B0_UDB15_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B0_UDB15_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B0_UDB15_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B0_UDB15_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B0_UDB15_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB15_ST

/* Millis_Counter_CounterUDB */
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B0_UDB04_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B0_UDB04_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B0_UDB04_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B0_UDB04_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B0_UDB04_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B0_UDB04_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B0_UDB05_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B0_UDB05_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B0_UDB05_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B0_UDB05_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B0_UDB05_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B0_UDB05_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB02_ST

/* ServoInterrupt */
.set ServoInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ServoInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ServoInterrupt__INTC_MASK, 0x02
.set ServoInterrupt__INTC_NUMBER, 1
.set ServoInterrupt__INTC_PRIOR_NUM, 7
.set ServoInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ServoInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ServoInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Tone_Interrupt */
.set Tone_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Tone_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Tone_Interrupt__INTC_MASK, 0x40000
.set Tone_Interrupt__INTC_NUMBER, 18
.set Tone_Interrupt__INTC_PRIOR_NUM, 7
.set Tone_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set Tone_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Tone_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BootloaderResetTimer_TimerHW */
.set BootloaderResetTimer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set BootloaderResetTimer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set BootloaderResetTimer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set BootloaderResetTimer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set BootloaderResetTimer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set BootloaderResetTimer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set BootloaderResetTimer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set BootloaderResetTimer_TimerHW__PER0, CYREG_TMR0_PER0
.set BootloaderResetTimer_TimerHW__PER1, CYREG_TMR0_PER1
.set BootloaderResetTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set BootloaderResetTimer_TimerHW__PM_ACT_MSK, 0x01
.set BootloaderResetTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set BootloaderResetTimer_TimerHW__PM_STBY_MSK, 0x01
.set BootloaderResetTimer_TimerHW__RT0, CYREG_TMR0_RT0
.set BootloaderResetTimer_TimerHW__RT1, CYREG_TMR0_RT1
.set BootloaderResetTimer_TimerHW__SR0, CYREG_TMR0_SR0

/* BootloaderResetInterrupt */
.set BootloaderResetInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set BootloaderResetInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set BootloaderResetInterrupt__INTC_MASK, 0x01
.set BootloaderResetInterrupt__INTC_NUMBER, 0
.set BootloaderResetInterrupt__INTC_PRIOR_NUM, 7
.set BootloaderResetInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set BootloaderResetInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set BootloaderResetInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x4000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000801E
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
