Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 01:51:25 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.841        0.000                      0                  137        0.176        0.000                      0                  137        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.841        0.000                      0                  137        0.176        0.000                      0                  137        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 M_input_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_mem_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 0.580ns (8.296%)  route 6.411ns (91.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.549     5.133    clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  M_input_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  M_input_controller_q_reg[0]/Q
                         net (fo=122, routed)         4.691    10.281    M_input_controller_q[0]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.124    10.405 r  M_a_mem_q[15]_i_1/O
                         net (fo=16, routed)          1.720    12.125    M_a_mem_q[15]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  M_a_mem_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.506    14.911    clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  M_a_mem_q_reg[10]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.966    M_a_mem_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 M_input_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_mem_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 0.580ns (8.296%)  route 6.411ns (91.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.549     5.133    clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  M_input_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  M_input_controller_q_reg[0]/Q
                         net (fo=122, routed)         4.691    10.281    M_input_controller_q[0]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.124    10.405 r  M_a_mem_q[15]_i_1/O
                         net (fo=16, routed)          1.720    12.125    M_a_mem_q[15]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  M_a_mem_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.506    14.911    clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  M_a_mem_q_reg[13]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.966    M_a_mem_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 M_input_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_mem_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 0.580ns (8.468%)  route 6.269ns (91.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.549     5.133    clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  M_input_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  M_input_controller_q_reg[0]/Q
                         net (fo=122, routed)         4.691    10.281    M_input_controller_q[0]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.124    10.405 r  M_a_mem_q[15]_i_1/O
                         net (fo=16, routed)          1.578    11.983    M_a_mem_q[15]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  M_a_mem_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.912    clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  M_a_mem_q_reg[6]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y19         FDRE (Setup_fdre_C_CE)      -0.169    14.967    M_a_mem_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.983    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 M_input_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_mem_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.580ns (9.057%)  route 5.824ns (90.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.549     5.133    clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  M_input_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  M_input_controller_q_reg[0]/Q
                         net (fo=122, routed)         4.691    10.281    M_input_controller_q[0]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.124    10.405 r  M_a_mem_q[15]_i_1/O
                         net (fo=16, routed)          1.132    11.537    M_a_mem_q[15]_i_1_n_0
    SLICE_X60Y20         FDRE                                         r  M_a_mem_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.912    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  M_a_mem_q_reg[9]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.967    M_a_mem_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 M_input_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_b_mem_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.580ns (9.159%)  route 5.752ns (90.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.549     5.133    clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  M_input_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  M_input_controller_q_reg[1]/Q
                         net (fo=122, routed)         4.818    10.407    M_input_controller_q[1]
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.124    10.531 r  M_b_mem_q[15]_i_1/O
                         net (fo=16, routed)          0.934    11.466    M_b_mem_q[15]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  M_b_mem_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.912    clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  M_b_mem_q_reg[0]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X61Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.931    M_b_mem_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 M_input_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_b_mem_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 0.580ns (9.286%)  route 5.666ns (90.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.549     5.133    clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  M_input_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  M_input_controller_q_reg[1]/Q
                         net (fo=122, routed)         4.818    10.407    M_input_controller_q[1]
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.124    10.531 r  M_b_mem_q[15]_i_1/O
                         net (fo=16, routed)          0.848    11.379    M_b_mem_q[15]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  M_b_mem_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.504    14.909    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  M_b_mem_q_reg[8]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X61Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.928    M_b_mem_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 M_input_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_mem_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.580ns (9.293%)  route 5.662ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.549     5.133    clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  M_input_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  M_input_controller_q_reg[0]/Q
                         net (fo=122, routed)         4.691    10.281    M_input_controller_q[0]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.124    10.405 r  M_a_mem_q[15]_i_1/O
                         net (fo=16, routed)          0.970    11.375    M_a_mem_q[15]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  M_a_mem_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.913    clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  M_a_mem_q_reg[11]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X64Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.968    M_a_mem_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 M_input_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_mem_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.580ns (9.293%)  route 5.662ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.549     5.133    clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  M_input_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  M_input_controller_q_reg[0]/Q
                         net (fo=122, routed)         4.691    10.281    M_input_controller_q[0]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.124    10.405 r  M_a_mem_q[15]_i_1/O
                         net (fo=16, routed)          0.970    11.375    M_a_mem_q[15]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  M_a_mem_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.913    clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  M_a_mem_q_reg[12]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X64Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.968    M_a_mem_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 M_input_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_mem_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.580ns (9.293%)  route 5.661ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.549     5.133    clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  M_input_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  M_input_controller_q_reg[0]/Q
                         net (fo=122, routed)         4.691    10.281    M_input_controller_q[0]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.124    10.405 r  M_a_mem_q[15]_i_1/O
                         net (fo=16, routed)          0.970    11.375    M_a_mem_q[15]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  M_a_mem_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.913    clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  M_a_mem_q_reg[14]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X60Y18         FDRE (Setup_fdre_C_CE)      -0.169    14.968    M_a_mem_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 M_input_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_mem_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.580ns (9.293%)  route 5.661ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.549     5.133    clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  M_input_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  M_input_controller_q_reg[0]/Q
                         net (fo=122, routed)         4.691    10.281    M_input_controller_q[0]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.124    10.405 r  M_a_mem_q[15]_i_1/O
                         net (fo=16, routed)          0.970    11.375    M_a_mem_q[15]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  M_a_mem_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.913    clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  M_a_mem_q_reg[15]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X60Y18         FDRE (Setup_fdre_C_CE)      -0.169    14.968    M_a_mem_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  3.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.553     1.497    buttoncond_gen_0[4].buttoncond/sync/CLK
    SLICE_X42Y27         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.116     1.777    buttoncond_gen_0[4].buttoncond/sync/M_pipe_d__3[1]
    SLICE_X47Y27         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.821     2.011    buttoncond_gen_0[4].buttoncond/sync/CLK
    SLICE_X47Y27         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.070     1.601    buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.552     1.496    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y26         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X46Y26         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.819     2.009    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y26         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.134     1.630    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.554     1.498    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y27         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.127     1.788    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X46Y27         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.821     2.011    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y27         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.134     1.632    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.551     1.495    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y24         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.785    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X46Y24         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.818     2.008    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y24         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.134     1.629    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.047%)  route 0.220ns (60.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.553     1.497    reset_cond/CLK
    SLICE_X43Y21         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.220     1.858    reset_cond/M_stage_d[3]
    SLICE_X43Y21         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.821     2.011    reset_cond/CLK
    SLICE_X43Y21         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X43Y21         FDSE (Hold_fdse_C_D)         0.061     1.558    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.552     1.496    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y26         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.932 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X46Y26         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.819     2.009    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y26         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.134     1.630    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.551     1.495    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y24         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.785    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.931 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X46Y24         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.818     2.008    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y24         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.134     1.629    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.554     1.498    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y27         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.127     1.788    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.934 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X46Y27         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.821     2.011    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X46Y27         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.134     1.632    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.370%)  route 0.192ns (57.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.553     1.497    reset_cond/CLK
    SLICE_X43Y21         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=20, routed)          0.192     1.829    seg/ctr/SR[0]
    SLICE_X42Y21         FDRE                                         r  seg/ctr/M_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.821     2.011    seg/ctr/CLK
    SLICE_X42Y21         FDRE                                         r  seg/ctr/M_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y21         FDRE (Hold_fdre_C_R)         0.009     1.519    seg/ctr/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.370%)  route 0.192ns (57.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.553     1.497    reset_cond/CLK
    SLICE_X43Y21         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=20, routed)          0.192     1.829    seg/ctr/SR[0]
    SLICE_X42Y21         FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.821     2.011    seg/ctr/CLK
    SLICE_X42Y21         FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/C
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y21         FDRE (Hold_fdre_C_R)         0.009     1.519    seg/ctr/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   M_a_mem_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   M_a_mem_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   M_a_mem_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   M_a_mem_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   M_a_mem_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   M_a_mem_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   M_a_mem_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   M_a_mem_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   M_a_mem_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y27   buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y21   seg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y21   seg/ctr/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y21   seg/ctr/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y21   seg/ctr/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   M_a_mem_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   M_a_mem_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   M_a_mem_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   M_a_mem_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   M_a_mem_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   M_b_mem_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   M_b_mem_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   M_b_mem_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   M_input_controller_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   M_input_controller_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[0]/C



