# Verilog Language

## Basic
- Inverter: Inverter.v
- AND gate: ANDgate.v
- NOR gate: NORgate.v
- XNOR gate: XNORgate.v
- Declarinng Wires: WIREdecl.v
- 7458 chip: 7458chip.v

## Vectors
- Vectors: Vectors.v
- Vectors in more detail: Vectors1.v
- Vector part select: Vectors2.v
- Bitwise operators: Vectorgates.v
- Four-input Gates: Gates4.v
- Vector concatenation operator: Vectors3.v
- Vector Reversal: Vectorr.v
- Replication Operator: Vectors4.v
- More replication: Vectors5.v