
Modbus_Rtu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005250  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080053e8  080053e8  000063e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005418  08005418  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  08005418  08005418  00006418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005420  08005420  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005420  08005420  00006420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005424  08005424  00006424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08005428  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000738  2000005c  08005484  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000794  08005484  00007794  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6e7  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002822  00000000  00000000  00013773  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  00015f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007fd  00000000  00000000  00016a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001690f  00000000  00000000  00017235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e8e9  00000000  00000000  0002db44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086f28  00000000  00000000  0003c42d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c3355  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ca8  00000000  00000000  000c3398  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000c6040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000005c 	.word	0x2000005c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080053d0 	.word	0x080053d0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000060 	.word	0x20000060
 80001d4:	080053d0 	.word	0x080053d0

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96a 	b.w	80004c4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	460c      	mov	r4, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14e      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000214:	4694      	mov	ip, r2
 8000216:	458c      	cmp	ip, r1
 8000218:	4686      	mov	lr, r0
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	d962      	bls.n	80002e6 <__udivmoddi4+0xde>
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0320 	rsb	r3, r2, #32
 8000226:	4091      	lsls	r1, r2
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000230:	4319      	orrs	r1, r3
 8000232:	fa00 fe02 	lsl.w	lr, r0, r2
 8000236:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800023a:	fa1f f68c 	uxth.w	r6, ip
 800023e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000242:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000246:	fb07 1114 	mls	r1, r7, r4, r1
 800024a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024e:	fb04 f106 	mul.w	r1, r4, r6
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f104 30ff 	add.w	r0, r4, #4294967295
 800025e:	f080 8112 	bcs.w	8000486 <__udivmoddi4+0x27e>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 810f 	bls.w	8000486 <__udivmoddi4+0x27e>
 8000268:	3c02      	subs	r4, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a59      	subs	r1, r3, r1
 800026e:	fa1f f38e 	uxth.w	r3, lr
 8000272:	fbb1 f0f7 	udiv	r0, r1, r7
 8000276:	fb07 1110 	mls	r1, r7, r0, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb00 f606 	mul.w	r6, r0, r6
 8000282:	429e      	cmp	r6, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x94>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f100 31ff 	add.w	r1, r0, #4294967295
 800028e:	f080 80fc 	bcs.w	800048a <__udivmoddi4+0x282>
 8000292:	429e      	cmp	r6, r3
 8000294:	f240 80f9 	bls.w	800048a <__udivmoddi4+0x282>
 8000298:	4463      	add	r3, ip
 800029a:	3802      	subs	r0, #2
 800029c:	1b9b      	subs	r3, r3, r6
 800029e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa6>
 80002a6:	40d3      	lsrs	r3, r2
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xba>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb4>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa6>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x150>
 80002ca:	42a3      	cmp	r3, r4
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xcc>
 80002ce:	4290      	cmp	r0, r2
 80002d0:	f0c0 80f0 	bcc.w	80004b4 <__udivmoddi4+0x2ac>
 80002d4:	1a86      	subs	r6, r0, r2
 80002d6:	eb64 0303 	sbc.w	r3, r4, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	2d00      	cmp	r5, #0
 80002de:	d0e6      	beq.n	80002ae <__udivmoddi4+0xa6>
 80002e0:	e9c5 6300 	strd	r6, r3, [r5]
 80002e4:	e7e3      	b.n	80002ae <__udivmoddi4+0xa6>
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	f040 8090 	bne.w	800040c <__udivmoddi4+0x204>
 80002ec:	eba1 040c 	sub.w	r4, r1, ip
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	fa1f f78c 	uxth.w	r7, ip
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000302:	fb08 4416 	mls	r4, r8, r6, r4
 8000306:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800030a:	fb07 f006 	mul.w	r0, r7, r6
 800030e:	4298      	cmp	r0, r3
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x11c>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f106 34ff 	add.w	r4, r6, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x11a>
 800031c:	4298      	cmp	r0, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 8000322:	4626      	mov	r6, r4
 8000324:	1a1c      	subs	r4, r3, r0
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb4 f0f8 	udiv	r0, r4, r8
 800032e:	fb08 4410 	mls	r4, r8, r0, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb00 f707 	mul.w	r7, r0, r7
 800033a:	429f      	cmp	r7, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x148>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 34ff 	add.w	r4, r0, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x146>
 8000348:	429f      	cmp	r7, r3
 800034a:	f200 80b0 	bhi.w	80004ae <__udivmoddi4+0x2a6>
 800034e:	4620      	mov	r0, r4
 8000350:	1bdb      	subs	r3, r3, r7
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x9c>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa20 fc06 	lsr.w	ip, r0, r6
 8000368:	fa04 f301 	lsl.w	r3, r4, r1
 800036c:	ea43 030c 	orr.w	r3, r3, ip
 8000370:	40f4      	lsrs	r4, r6
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	0c38      	lsrs	r0, r7, #16
 8000378:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800037c:	fbb4 fef0 	udiv	lr, r4, r0
 8000380:	fa1f fc87 	uxth.w	ip, r7
 8000384:	fb00 441e 	mls	r4, r0, lr, r4
 8000388:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800038c:	fb0e f90c 	mul.w	r9, lr, ip
 8000390:	45a1      	cmp	r9, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d90a      	bls.n	80003ae <__udivmoddi4+0x1a6>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800039e:	f080 8084 	bcs.w	80004aa <__udivmoddi4+0x2a2>
 80003a2:	45a1      	cmp	r9, r4
 80003a4:	f240 8081 	bls.w	80004aa <__udivmoddi4+0x2a2>
 80003a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ac:	443c      	add	r4, r7
 80003ae:	eba4 0409 	sub.w	r4, r4, r9
 80003b2:	fa1f f983 	uxth.w	r9, r3
 80003b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ba:	fb00 4413 	mls	r4, r0, r3, r4
 80003be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d907      	bls.n	80003da <__udivmoddi4+0x1d2>
 80003ca:	193c      	adds	r4, r7, r4
 80003cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d0:	d267      	bcs.n	80004a2 <__udivmoddi4+0x29a>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0x29a>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003de:	fba0 9302 	umull	r9, r3, r0, r2
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	429c      	cmp	r4, r3
 80003e8:	46ce      	mov	lr, r9
 80003ea:	469c      	mov	ip, r3
 80003ec:	d351      	bcc.n	8000492 <__udivmoddi4+0x28a>
 80003ee:	d04e      	beq.n	800048e <__udivmoddi4+0x286>
 80003f0:	b155      	cbz	r5, 8000408 <__udivmoddi4+0x200>
 80003f2:	ebb8 030e 	subs.w	r3, r8, lr
 80003f6:	eb64 040c 	sbc.w	r4, r4, ip
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	40cb      	lsrs	r3, r1
 8000400:	431e      	orrs	r6, r3
 8000402:	40cc      	lsrs	r4, r1
 8000404:	e9c5 6400 	strd	r6, r4, [r5]
 8000408:	2100      	movs	r1, #0
 800040a:	e750      	b.n	80002ae <__udivmoddi4+0xa6>
 800040c:	f1c2 0320 	rsb	r3, r2, #32
 8000410:	fa20 f103 	lsr.w	r1, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	fa24 f303 	lsr.w	r3, r4, r3
 800041c:	4094      	lsls	r4, r2
 800041e:	430c      	orrs	r4, r1
 8000420:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000424:	fa00 fe02 	lsl.w	lr, r0, r2
 8000428:	fa1f f78c 	uxth.w	r7, ip
 800042c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000430:	fb08 3110 	mls	r1, r8, r0, r3
 8000434:	0c23      	lsrs	r3, r4, #16
 8000436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043a:	fb00 f107 	mul.w	r1, r0, r7
 800043e:	4299      	cmp	r1, r3
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x24c>
 8000442:	eb1c 0303 	adds.w	r3, ip, r3
 8000446:	f100 36ff 	add.w	r6, r0, #4294967295
 800044a:	d22c      	bcs.n	80004a6 <__udivmoddi4+0x29e>
 800044c:	4299      	cmp	r1, r3
 800044e:	d92a      	bls.n	80004a6 <__udivmoddi4+0x29e>
 8000450:	3802      	subs	r0, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a5b      	subs	r3, r3, r1
 8000456:	b2a4      	uxth	r4, r4
 8000458:	fbb3 f1f8 	udiv	r1, r3, r8
 800045c:	fb08 3311 	mls	r3, r8, r1, r3
 8000460:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000464:	fb01 f307 	mul.w	r3, r1, r7
 8000468:	42a3      	cmp	r3, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x276>
 800046c:	eb1c 0404 	adds.w	r4, ip, r4
 8000470:	f101 36ff 	add.w	r6, r1, #4294967295
 8000474:	d213      	bcs.n	800049e <__udivmoddi4+0x296>
 8000476:	42a3      	cmp	r3, r4
 8000478:	d911      	bls.n	800049e <__udivmoddi4+0x296>
 800047a:	3902      	subs	r1, #2
 800047c:	4464      	add	r4, ip
 800047e:	1ae4      	subs	r4, r4, r3
 8000480:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000484:	e739      	b.n	80002fa <__udivmoddi4+0xf2>
 8000486:	4604      	mov	r4, r0
 8000488:	e6f0      	b.n	800026c <__udivmoddi4+0x64>
 800048a:	4608      	mov	r0, r1
 800048c:	e706      	b.n	800029c <__udivmoddi4+0x94>
 800048e:	45c8      	cmp	r8, r9
 8000490:	d2ae      	bcs.n	80003f0 <__udivmoddi4+0x1e8>
 8000492:	ebb9 0e02 	subs.w	lr, r9, r2
 8000496:	eb63 0c07 	sbc.w	ip, r3, r7
 800049a:	3801      	subs	r0, #1
 800049c:	e7a8      	b.n	80003f0 <__udivmoddi4+0x1e8>
 800049e:	4631      	mov	r1, r6
 80004a0:	e7ed      	b.n	800047e <__udivmoddi4+0x276>
 80004a2:	4603      	mov	r3, r0
 80004a4:	e799      	b.n	80003da <__udivmoddi4+0x1d2>
 80004a6:	4630      	mov	r0, r6
 80004a8:	e7d4      	b.n	8000454 <__udivmoddi4+0x24c>
 80004aa:	46d6      	mov	lr, sl
 80004ac:	e77f      	b.n	80003ae <__udivmoddi4+0x1a6>
 80004ae:	4463      	add	r3, ip
 80004b0:	3802      	subs	r0, #2
 80004b2:	e74d      	b.n	8000350 <__udivmoddi4+0x148>
 80004b4:	4606      	mov	r6, r0
 80004b6:	4623      	mov	r3, r4
 80004b8:	4608      	mov	r0, r1
 80004ba:	e70f      	b.n	80002dc <__udivmoddi4+0xd4>
 80004bc:	3e02      	subs	r6, #2
 80004be:	4463      	add	r3, ip
 80004c0:	e730      	b.n	8000324 <__udivmoddi4+0x11c>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <UART1_RxEventCallback>:
UART_HandleTypeDef *uart;

HoldingRegs_t *Hregs;
InputRegs_t *Iregs;

void UART1_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80004c8:	b480      	push	{r7}
 80004ca:	b083      	sub	sp, #12
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	460b      	mov	r3, r1
 80004d2:	807b      	strh	r3, [r7, #2]
	MB.RX_LEN = Size;
 80004d4:	4a04      	ldr	r2, [pc, #16]	@ (80004e8 <UART1_RxEventCallback+0x20>)
 80004d6:	887b      	ldrh	r3, [r7, #2]
 80004d8:	8653      	strh	r3, [r2, #50]	@ 0x32
}
 80004da:	bf00      	nop
 80004dc:	370c      	adds	r7, #12
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	20000078 	.word	0x20000078

080004ec <UART1_TxCpltCallback>:

void UART1_TxCpltCallback(UART_HandleTypeDef *huart) {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
	MB_Slave_TX_Complete(&MB);
 80004f4:	4803      	ldr	r0, [pc, #12]	@ (8000504 <UART1_TxCpltCallback+0x18>)
 80004f6:	f001 fb63 	bl	8001bc0 <MB_Slave_TX_Complete>
}
 80004fa:	bf00      	nop
 80004fc:	3708      	adds	r7, #8
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	20000078 	.word	0x20000078

08000508 <UART1_ErrorCallback>:

void UART1_ErrorCallback(UART_HandleTypeDef *huart) {
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
	MB.hw_interface.MB_StartListening();
 8000510:	4b03      	ldr	r3, [pc, #12]	@ (8000520 <UART1_ErrorCallback+0x18>)
 8000512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000514:	4798      	blx	r3
}
 8000516:	bf00      	nop
 8000518:	3708      	adds	r7, #8
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	20000078 	.word	0x20000078

08000524 <MB_Transmit_Data>:

// Wrapper function to transmit data over UART1
MB_Status_t MB_Transmit_Data(uint8_t *data, uint16_t Len) {
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	460b      	mov	r3, r1
 800052e:	807b      	strh	r3, [r7, #2]
	return HAL_UART_Transmit_DMA(uart, data, Len) == HAL_OK ?
 8000530:	4b08      	ldr	r3, [pc, #32]	@ (8000554 <MB_Transmit_Data+0x30>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	887a      	ldrh	r2, [r7, #2]
 8000536:	6879      	ldr	r1, [r7, #4]
 8000538:	4618      	mov	r0, r3
 800053a:	f003 fd27 	bl	8003f8c <HAL_UART_Transmit_DMA>
 800053e:	4603      	mov	r3, r0
			MB_STAT_OK : MB_TX_ERR_HW;
 8000540:	2b00      	cmp	r3, #0
 8000542:	d101      	bne.n	8000548 <MB_Transmit_Data+0x24>
 8000544:	2300      	movs	r3, #0
 8000546:	e000      	b.n	800054a <MB_Transmit_Data+0x26>
 8000548:	2307      	movs	r3, #7
}
 800054a:	4618      	mov	r0, r3
 800054c:	3708      	adds	r7, #8
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	200000e0 	.word	0x200000e0

08000558 <MB_Activate_TX>:

// Wrapper function to switch the system to transmit mode (necessary for RS485 2-wire mode)
MB_Status_t MB_Activate_TX(uint8_t TXON) {
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	71fb      	strb	r3, [r7, #7]
	// Control the RS485 TX enable pin (if applicable)
	// Not used because we use RS232
	// HAL_GPIO_WritePin(MODBUS_TXEN_GPIO_Port, MODBUS_TXEN_Pin, TXON ? GPIO_PIN_SET : GPIO_PIN_RESET);
	return MB_STAT_OK;
 8000562:	2300      	movs	r3, #0
}
 8000564:	4618      	mov	r0, r3
 8000566:	370c      	adds	r7, #12
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr

08000570 <MB_StartListening>:

// Wrapper function used to start listening to the UART1 bus
MB_Status_t MB_StartListening() {
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	// Start receiving data either until the buffer is filled or the data stream is finished (data line returns to idle)
	HAL_UARTEx_ReceiveToIdle_IT(uart, MB.RxBuffer, MB.TX_RX_Buffer_Size);
 8000574:	4b05      	ldr	r3, [pc, #20]	@ (800058c <MB_StartListening+0x1c>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a05      	ldr	r2, [pc, #20]	@ (8000590 <MB_StartListening+0x20>)
 800057a:	6891      	ldr	r1, [r2, #8]
 800057c:	4a04      	ldr	r2, [pc, #16]	@ (8000590 <MB_StartListening+0x20>)
 800057e:	8992      	ldrh	r2, [r2, #12]
 8000580:	4618      	mov	r0, r3
 8000582:	f003 fd73 	bl	800406c <HAL_UARTEx_ReceiveToIdle_IT>
	return MB_STAT_OK;
 8000586:	2300      	movs	r3, #0
}
 8000588:	4618      	mov	r0, r3
 800058a:	bd80      	pop	{r7, pc}
 800058c:	200000e0 	.word	0x200000e0
 8000590:	20000078 	.word	0x20000078

08000594 <MB_Request_Recieved>:

// Callback function when a master sends a request (to read or write data)
// The user can implement custom logic here. After the function exits, the Modbus reply will be automatically issued.
// Callback function when a master sends a request (to read or write data)
MB_Status_t MB_Request_Recieved(void *ptr) {
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
	MB_Slave_t *mb = (MB_Slave_t*) ptr;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	60fb      	str	r3, [r7, #12]



	return MB_STAT_OK;
 80005a0:	2300      	movs	r3, #0
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	3714      	adds	r7, #20
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
	...

080005b0 <MB_Init_UART1>:

// Initialize Modbus for UART1

MB_Status_t MB_Init_UART1(UART_HandleTypeDef *huart, uint8_t SLA) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	460b      	mov	r3, r1
 80005ba:	70fb      	strb	r3, [r7, #3]
	uart = huart;
 80005bc:	4a28      	ldr	r2, [pc, #160]	@ (8000660 <MB_Init_UART1+0xb0>)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	6013      	str	r3, [r2, #0]

	// Register the UART1 callbacks
	HAL_UART_RegisterRxEventCallback(huart, UART1_RxEventCallback);
 80005c2:	4928      	ldr	r1, [pc, #160]	@ (8000664 <MB_Init_UART1+0xb4>)
 80005c4:	6878      	ldr	r0, [r7, #4]
 80005c6:	f003 fca7 	bl	8003f18 <HAL_UART_RegisterRxEventCallback>
	HAL_UART_RegisterCallback(huart, HAL_UART_TX_COMPLETE_CB_ID,
 80005ca:	4a27      	ldr	r2, [pc, #156]	@ (8000668 <MB_Init_UART1+0xb8>)
 80005cc:	2101      	movs	r1, #1
 80005ce:	6878      	ldr	r0, [r7, #4]
 80005d0:	f003 fc0a 	bl	8003de8 <HAL_UART_RegisterCallback>
			UART1_TxCpltCallback);
	HAL_UART_RegisterCallback(huart, HAL_UART_ERROR_CB_ID, UART1_ErrorCallback);
 80005d4:	4a25      	ldr	r2, [pc, #148]	@ (800066c <MB_Init_UART1+0xbc>)
 80005d6:	2104      	movs	r1, #4
 80005d8:	6878      	ldr	r0, [r7, #4]
 80005da:	f003 fc05 	bl	8003de8 <HAL_UART_RegisterCallback>

	// Set buffer size
	MB.TX_RX_Buffer_Size = 256; // Set the buffer size to 256 bytes
 80005de:	4b24      	ldr	r3, [pc, #144]	@ (8000670 <MB_Init_UART1+0xc0>)
 80005e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005e4:	819a      	strh	r2, [r3, #12]

	// Set the size of holding and input registers
	MB.HoldingRegSize = HoldingRegsSize;  // size from Modbuse reg map
 80005e6:	4b22      	ldr	r3, [pc, #136]	@ (8000670 <MB_Init_UART1+0xc0>)
 80005e8:	2282      	movs	r2, #130	@ 0x82
 80005ea:	821a      	strh	r2, [r3, #16]
	MB.InputRegSize = InputRegsSize;    // size from Modbuse reg map
 80005ec:	4b20      	ldr	r3, [pc, #128]	@ (8000670 <MB_Init_UART1+0xc0>)
 80005ee:	2224      	movs	r2, #36	@ 0x24
 80005f0:	835a      	strh	r2, [r3, #26]


	// Set the size of input bits and coil bits
	MB.InputBitsSize = 2;    // 2 bytes for input bits (16 bits)
 80005f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000670 <MB_Init_UART1+0xc0>)
 80005f4:	2202      	movs	r2, #2
 80005f6:	845a      	strh	r2, [r3, #34]	@ 0x22
	MB.CoilBitsSize = 2;     // 2 bytes for coil bits (16 bits)
 80005f8:	4b1d      	ldr	r3, [pc, #116]	@ (8000670 <MB_Init_UART1+0xc0>)
 80005fa:	2202      	movs	r2, #2
 80005fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

	// Assign the function pointers
	MB.hw_interface.MB_Activate_TX = &MB_Activate_TX;
 80005fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000670 <MB_Init_UART1+0xc0>)
 8000600:	4a1c      	ldr	r2, [pc, #112]	@ (8000674 <MB_Init_UART1+0xc4>)
 8000602:	641a      	str	r2, [r3, #64]	@ 0x40
	MB.hw_interface.MB_Transmit = &MB_Transmit_Data;
 8000604:	4b1a      	ldr	r3, [pc, #104]	@ (8000670 <MB_Init_UART1+0xc0>)
 8000606:	4a1c      	ldr	r2, [pc, #112]	@ (8000678 <MB_Init_UART1+0xc8>)
 8000608:	639a      	str	r2, [r3, #56]	@ 0x38
	MB.hw_interface.MB_StartListening = &MB_StartListening;
 800060a:	4b19      	ldr	r3, [pc, #100]	@ (8000670 <MB_Init_UART1+0xc0>)
 800060c:	4a1b      	ldr	r2, [pc, #108]	@ (800067c <MB_Init_UART1+0xcc>)
 800060e:	63da      	str	r2, [r3, #60]	@ 0x3c
	MB.hw_interface.MB_Request_Recieved = &MB_Request_Recieved; // Corrected to use MB_Request_Recieved
 8000610:	4b17      	ldr	r3, [pc, #92]	@ (8000670 <MB_Init_UART1+0xc0>)
 8000612:	4a1b      	ldr	r2, [pc, #108]	@ (8000680 <MB_Init_UART1+0xd0>)
 8000614:	645a      	str	r2, [r3, #68]	@ 0x44

	// Set the slave address
	MB.SLA = SLA;
 8000616:	4a16      	ldr	r2, [pc, #88]	@ (8000670 <MB_Init_UART1+0xc0>)
 8000618:	78fb      	ldrb	r3, [r7, #3]
 800061a:	7013      	strb	r3, [r2, #0]

	// Configure transmission and reception settings
	MB.TX_Automplete = 1; // Disable auto-complete for TX (manual control)
 800061c:	4a14      	ldr	r2, [pc, #80]	@ (8000670 <MB_Init_UART1+0xc0>)
 800061e:	f892 3048 	ldrb.w	r3, [r2, #72]	@ 0x48
 8000622:	f043 0301 	orr.w	r3, r3, #1
 8000626:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
	MB.RX_Silent_Interval_MS = 2; // Silent interval between messages (2 ms)
 800062a:	4b11      	ldr	r3, [pc, #68]	@ (8000670 <MB_Init_UART1+0xc0>)
 800062c:	2202      	movs	r2, #2
 800062e:	869a      	strh	r2, [r3, #52]	@ 0x34
	MB.RX_Timeout = 100; // Timeout for receiving messages (100 ms)
 8000630:	4b0f      	ldr	r3, [pc, #60]	@ (8000670 <MB_Init_UART1+0xc0>)
 8000632:	2264      	movs	r2, #100	@ 0x64
 8000634:	86da      	strh	r2, [r3, #54]	@ 0x36



	// Switch to listen mode
	MB.hw_interface.MB_Activate_TX(0);
 8000636:	4b0e      	ldr	r3, [pc, #56]	@ (8000670 <MB_Init_UART1+0xc0>)
 8000638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063a:	2000      	movs	r0, #0
 800063c:	4798      	blx	r3

	// Initialize the Modbus slave
	MB_Slave_Init(&MB);
 800063e:	480c      	ldr	r0, [pc, #48]	@ (8000670 <MB_Init_UART1+0xc0>)
 8000640:	f000 fee3 	bl	800140a <MB_Slave_Init>


	Hregs=(HoldingRegs_t*)MB.HoldingRegs;
 8000644:	4b0a      	ldr	r3, [pc, #40]	@ (8000670 <MB_Init_UART1+0xc0>)
 8000646:	695b      	ldr	r3, [r3, #20]
 8000648:	4a0e      	ldr	r2, [pc, #56]	@ (8000684 <MB_Init_UART1+0xd4>)
 800064a:	6013      	str	r3, [r2, #0]
	Iregs=(InputRegs_t*)MB.InputRegs;
 800064c:	4b08      	ldr	r3, [pc, #32]	@ (8000670 <MB_Init_UART1+0xc0>)
 800064e:	69db      	ldr	r3, [r3, #28]
 8000650:	4a0d      	ldr	r2, [pc, #52]	@ (8000688 <MB_Init_UART1+0xd8>)
 8000652:	6013      	str	r3, [r2, #0]

	return MB_STAT_OK;
 8000654:	2300      	movs	r3, #0

}
 8000656:	4618      	mov	r0, r3
 8000658:	3708      	adds	r7, #8
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	200000e0 	.word	0x200000e0
 8000664:	080004c9 	.word	0x080004c9
 8000668:	080004ed 	.word	0x080004ed
 800066c:	08000509 	.word	0x08000509
 8000670:	20000078 	.word	0x20000078
 8000674:	08000559 	.word	0x08000559
 8000678:	08000525 	.word	0x08000525
 800067c:	08000571 	.word	0x08000571
 8000680:	08000595 	.word	0x08000595
 8000684:	200000e4 	.word	0x200000e4
 8000688:	200000e8 	.word	0x200000e8

0800068c <EEPROM_Process_Area_HWIN>:
#include "Hardware_Interface.h"



void EEPROM_Process_Area_HWIN(uint8_t Address, uint8_t *Data, uint8_t Length,
		bool R_W) {
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6039      	str	r1, [r7, #0]
 8000694:	4611      	mov	r1, r2
 8000696:	461a      	mov	r2, r3
 8000698:	4603      	mov	r3, r0
 800069a:	71fb      	strb	r3, [r7, #7]
 800069c:	460b      	mov	r3, r1
 800069e:	71bb      	strb	r3, [r7, #6]
 80006a0:	4613      	mov	r3, r2
 80006a2:	717b      	strb	r3, [r7, #5]
	EEPROM_Process_Area(Address, Data, Length, R_W);
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	b298      	uxth	r0, r3
 80006a8:	79bb      	ldrb	r3, [r7, #6]
 80006aa:	b29a      	uxth	r2, r3
 80006ac:	797b      	ldrb	r3, [r7, #5]
 80006ae:	6839      	ldr	r1, [r7, #0]
 80006b0:	f000 fb67 	bl	8000d82 <EEPROM_Process_Area>
}
 80006b4:	bf00      	nop
 80006b6:	3708      	adds	r7, #8
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <R_W_HoldingReq>:


void R_W_HoldingReq()
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0

    // Set sInitSize to the current Size value on the first run.


    // Save NV variables if requested
    if (MB_Parse_Bit(MB.CoilBits, MB_Coil_Save_NV_Variables))
 80006c2:	4b46      	ldr	r3, [pc, #280]	@ (80007dc <R_W_HoldingReq+0x120>)
 80006c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006c6:	2105      	movs	r1, #5
 80006c8:	4618      	mov	r0, r3
 80006ca:	f000 fd3f 	bl	800114c <MB_Parse_Bit>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d02b      	beq.n	800072c <R_W_HoldingReq+0x70>
    {
        // Compute checksum over the unique data (exclude the last 2 bytes reserved for checksum)
        uint16_t Checksum = 0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	81fb      	strh	r3, [r7, #14]
        for (uint16_t x = 0; x < Size - 6; x++) {
 80006d8:	2300      	movs	r3, #0
 80006da:	81bb      	strh	r3, [r7, #12]
 80006dc:	e00c      	b.n	80006f8 <R_W_HoldingReq+0x3c>
            Checksum += ((uint8_t*)&Hregs->sParams)[x];
 80006de:	4b40      	ldr	r3, [pc, #256]	@ (80007e0 <R_W_HoldingReq+0x124>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	461a      	mov	r2, r3
 80006e4:	89bb      	ldrh	r3, [r7, #12]
 80006e6:	4413      	add	r3, r2
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	461a      	mov	r2, r3
 80006ec:	89fb      	ldrh	r3, [r7, #14]
 80006ee:	4413      	add	r3, r2
 80006f0:	81fb      	strh	r3, [r7, #14]
        for (uint16_t x = 0; x < Size - 6; x++) {
 80006f2:	89bb      	ldrh	r3, [r7, #12]
 80006f4:	3301      	adds	r3, #1
 80006f6:	81bb      	strh	r3, [r7, #12]
 80006f8:	89bb      	ldrh	r3, [r7, #12]
 80006fa:	2b49      	cmp	r3, #73	@ 0x49
 80006fc:	d9ef      	bls.n	80006de <R_W_HoldingReq+0x22>
        }
        Hregs->sParams.Checksum = Checksum;
 80006fe:	4b38      	ldr	r3, [pc, #224]	@ (80007e0 <R_W_HoldingReq+0x124>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	89fa      	ldrh	r2, [r7, #14]
 8000704:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
        // Write only one copy to EEPROM
        EEPROM_Process_Area_HWIN(0, (uint8_t*)&Hregs->sParams, Size, Write);
 8000708:	4b35      	ldr	r3, [pc, #212]	@ (80007e0 <R_W_HoldingReq+0x124>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4619      	mov	r1, r3
 800070e:	2300      	movs	r3, #0
 8000710:	2250      	movs	r2, #80	@ 0x50
 8000712:	2000      	movs	r0, #0
 8000714:	f7ff ffba 	bl	800068c <EEPROM_Process_Area_HWIN>

        // Clear the save command bit
        MB_Encode_Bit(MB.CoilBits, MB_Coil_Save_NV_Variables, 0);
 8000718:	4b30      	ldr	r3, [pc, #192]	@ (80007dc <R_W_HoldingReq+0x120>)
 800071a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800071c:	2200      	movs	r2, #0
 800071e:	2105      	movs	r1, #5
 8000720:	4618      	mov	r0, r3
 8000722:	f000 fdb7 	bl	8001294 <MB_Encode_Bit>

        // Update status to indicate NV variables have been saved
        eeStatus = MB_COIL_NV_NOTSAVED;
 8000726:	2300      	movs	r3, #0
 8000728:	71fb      	strb	r3, [r7, #7]
    else if (MB_Parse_Bit(MB.CoilBits, MB_Coil_Reset_Chip))
    {
        HAL_NVIC_SystemReset();
    }

}
 800072a:	e052      	b.n	80007d2 <R_W_HoldingReq+0x116>
    else if (MB_Parse_Bit(MB.CoilBits, MB_Coil_Load_NV_Variables))
 800072c:	4b2b      	ldr	r3, [pc, #172]	@ (80007dc <R_W_HoldingReq+0x120>)
 800072e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000730:	2106      	movs	r1, #6
 8000732:	4618      	mov	r0, r3
 8000734:	f000 fd0a 	bl	800114c <MB_Parse_Bit>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d03e      	beq.n	80007bc <R_W_HoldingReq+0x100>
        MB_Encode_Bit(MB.InputBits, MB_Input_Error_Checksum, 0);
 800073e:	4b27      	ldr	r3, [pc, #156]	@ (80007dc <R_W_HoldingReq+0x120>)
 8000740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000742:	2200      	movs	r2, #0
 8000744:	2103      	movs	r1, #3
 8000746:	4618      	mov	r0, r3
 8000748:	f000 fda4 	bl	8001294 <MB_Encode_Bit>
        EEPROM_Process_Area_HWIN(0, (uint8_t*)&Hregs->sParams, Size, Read);
 800074c:	4b24      	ldr	r3, [pc, #144]	@ (80007e0 <R_W_HoldingReq+0x124>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	2301      	movs	r3, #1
 8000754:	2250      	movs	r2, #80	@ 0x50
 8000756:	2000      	movs	r0, #0
 8000758:	f7ff ff98 	bl	800068c <EEPROM_Process_Area_HWIN>
        uint16_t Checksum = 0;
 800075c:	2300      	movs	r3, #0
 800075e:	817b      	strh	r3, [r7, #10]
        for (uint16_t x = 0; x < Size - 6; x++) {
 8000760:	2300      	movs	r3, #0
 8000762:	813b      	strh	r3, [r7, #8]
 8000764:	e00c      	b.n	8000780 <R_W_HoldingReq+0xc4>
            Checksum += ((uint8_t*)&Hregs->sParams)[x];
 8000766:	4b1e      	ldr	r3, [pc, #120]	@ (80007e0 <R_W_HoldingReq+0x124>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	461a      	mov	r2, r3
 800076c:	893b      	ldrh	r3, [r7, #8]
 800076e:	4413      	add	r3, r2
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	461a      	mov	r2, r3
 8000774:	897b      	ldrh	r3, [r7, #10]
 8000776:	4413      	add	r3, r2
 8000778:	817b      	strh	r3, [r7, #10]
        for (uint16_t x = 0; x < Size - 6; x++) {
 800077a:	893b      	ldrh	r3, [r7, #8]
 800077c:	3301      	adds	r3, #1
 800077e:	813b      	strh	r3, [r7, #8]
 8000780:	893b      	ldrh	r3, [r7, #8]
 8000782:	2b49      	cmp	r3, #73	@ 0x49
 8000784:	d9ef      	bls.n	8000766 <R_W_HoldingReq+0xaa>
        if (Hregs->sParams.Checksum != Checksum)
 8000786:	4b16      	ldr	r3, [pc, #88]	@ (80007e0 <R_W_HoldingReq+0x124>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 800078e:	897a      	ldrh	r2, [r7, #10]
 8000790:	429a      	cmp	r2, r3
 8000792:	d009      	beq.n	80007a8 <R_W_HoldingReq+0xec>
            MB_Encode_Bit(MB.InputBits, MB_Input_Error_Checksum, 1);
 8000794:	4b11      	ldr	r3, [pc, #68]	@ (80007dc <R_W_HoldingReq+0x120>)
 8000796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000798:	2201      	movs	r2, #1
 800079a:	2103      	movs	r1, #3
 800079c:	4618      	mov	r0, r3
 800079e:	f000 fd79 	bl	8001294 <MB_Encode_Bit>
            eeStatus = MB_INPUT_ERROR_CHECKSUM;
 80007a2:	2302      	movs	r3, #2
 80007a4:	71fb      	strb	r3, [r7, #7]
 80007a6:	e001      	b.n	80007ac <R_W_HoldingReq+0xf0>
            eeStatus = MB_COIL_NV_NOTLOADED;
 80007a8:	2301      	movs	r3, #1
 80007aa:	71fb      	strb	r3, [r7, #7]
        MB_Encode_Bit(MB.CoilBits, MB_Coil_Load_NV_Variables, 0);
 80007ac:	4b0b      	ldr	r3, [pc, #44]	@ (80007dc <R_W_HoldingReq+0x120>)
 80007ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007b0:	2200      	movs	r2, #0
 80007b2:	2106      	movs	r1, #6
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 fd6d 	bl	8001294 <MB_Encode_Bit>
}
 80007ba:	e00a      	b.n	80007d2 <R_W_HoldingReq+0x116>
    else if (MB_Parse_Bit(MB.CoilBits, MB_Coil_Reset_Chip))
 80007bc:	4b07      	ldr	r3, [pc, #28]	@ (80007dc <R_W_HoldingReq+0x120>)
 80007be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007c0:	2107      	movs	r1, #7
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 fcc2 	bl	800114c <MB_Parse_Bit>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <R_W_HoldingReq+0x116>
        HAL_NVIC_SystemReset();
 80007ce:	f001 fdbc 	bl	800234a <HAL_NVIC_SystemReset>
}
 80007d2:	bf00      	nop
 80007d4:	3710      	adds	r7, #16
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000078 	.word	0x20000078
 80007e0:	200000e4 	.word	0x200000e4

080007e4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80007e8:	f001 fc22 	bl	8002030 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80007ec:	f000 f81a 	bl	8000824 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80007f0:	f000 f8d2 	bl	8000998 <MX_GPIO_Init>
	MX_DMA_Init();
 80007f4:	f000 f8a8 	bl	8000948 <MX_DMA_Init>
	MX_USART1_UART_Init();
 80007f8:	f000 f87c 	bl	80008f4 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	MB_Init_UART1(&huart1, 0x1);
 80007fc:	2101      	movs	r1, #1
 80007fe:	4807      	ldr	r0, [pc, #28]	@ (800081c <main+0x38>)
 8000800:	f7ff fed6 	bl	80005b0 <MB_Init_UART1>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		MB_Slave_Routine(&MB, HAL_GetTick());
 8000804:	f001 fc7a 	bl	80020fc <HAL_GetTick>
 8000808:	4603      	mov	r3, r0
 800080a:	4619      	mov	r1, r3
 800080c:	4804      	ldr	r0, [pc, #16]	@ (8000820 <main+0x3c>)
 800080e:	f000 fea5 	bl	800155c <MB_Slave_Routine>
		//to test the saving t=of data into the EMuated EEPROM
		R_W_HoldingReq();
 8000812:	f7ff ff53 	bl	80006bc <R_W_HoldingReq>
		MB_Slave_Routine(&MB, HAL_GetTick());
 8000816:	bf00      	nop
 8000818:	e7f4      	b.n	8000804 <main+0x20>
 800081a:	bf00      	nop
 800081c:	200000ec 	.word	0x200000ec
 8000820:	20000078 	.word	0x20000078

08000824 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b094      	sub	sp, #80	@ 0x50
 8000828:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800082a:	f107 0320 	add.w	r3, r7, #32
 800082e:	2230      	movs	r2, #48	@ 0x30
 8000830:	2100      	movs	r1, #0
 8000832:	4618      	mov	r0, r3
 8000834:	f004 fd7a 	bl	800532c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000848:	2300      	movs	r3, #0
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	4b27      	ldr	r3, [pc, #156]	@ (80008ec <SystemClock_Config+0xc8>)
 800084e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000850:	4a26      	ldr	r2, [pc, #152]	@ (80008ec <SystemClock_Config+0xc8>)
 8000852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000856:	6413      	str	r3, [r2, #64]	@ 0x40
 8000858:	4b24      	ldr	r3, [pc, #144]	@ (80008ec <SystemClock_Config+0xc8>)
 800085a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000860:	60bb      	str	r3, [r7, #8]
 8000862:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000864:	2300      	movs	r3, #0
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	4b21      	ldr	r3, [pc, #132]	@ (80008f0 <SystemClock_Config+0xcc>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a20      	ldr	r2, [pc, #128]	@ (80008f0 <SystemClock_Config+0xcc>)
 800086e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000872:	6013      	str	r3, [r2, #0]
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <SystemClock_Config+0xcc>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000880:	2302      	movs	r3, #2
 8000882:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000884:	2301      	movs	r3, #1
 8000886:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000888:	2310      	movs	r3, #16
 800088a:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800088c:	2302      	movs	r3, #2
 800088e:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000890:	2300      	movs	r3, #0
 8000892:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000894:	2308      	movs	r3, #8
 8000896:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 84;
 8000898:	2354      	movs	r3, #84	@ 0x54
 800089a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800089c:	2302      	movs	r3, #2
 800089e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80008a0:	2304      	movs	r3, #4
 80008a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80008a4:	f107 0320 	add.w	r3, r7, #32
 80008a8:	4618      	mov	r0, r3
 80008aa:	f002 fde7 	bl	800347c <HAL_RCC_OscConfig>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <SystemClock_Config+0x94>
		Error_Handler();
 80008b4:	f000 f8c2 	bl	8000a3c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80008b8:	230f      	movs	r3, #15
 80008ba:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008bc:	2302      	movs	r3, #2
 80008be:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008c8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80008ce:	f107 030c 	add.w	r3, r7, #12
 80008d2:	2102      	movs	r1, #2
 80008d4:	4618      	mov	r0, r3
 80008d6:	f003 f849 	bl	800396c <HAL_RCC_ClockConfig>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <SystemClock_Config+0xc0>
		Error_Handler();
 80008e0:	f000 f8ac 	bl	8000a3c <Error_Handler>
	}
}
 80008e4:	bf00      	nop
 80008e6:	3750      	adds	r7, #80	@ 0x50
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40007000 	.word	0x40007000

080008f4 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80008f8:	4b11      	ldr	r3, [pc, #68]	@ (8000940 <MX_USART1_UART_Init+0x4c>)
 80008fa:	4a12      	ldr	r2, [pc, #72]	@ (8000944 <MX_USART1_UART_Init+0x50>)
 80008fc:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80008fe:	4b10      	ldr	r3, [pc, #64]	@ (8000940 <MX_USART1_UART_Init+0x4c>)
 8000900:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000904:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000906:	4b0e      	ldr	r3, [pc, #56]	@ (8000940 <MX_USART1_UART_Init+0x4c>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800090c:	4b0c      	ldr	r3, [pc, #48]	@ (8000940 <MX_USART1_UART_Init+0x4c>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000912:	4b0b      	ldr	r3, [pc, #44]	@ (8000940 <MX_USART1_UART_Init+0x4c>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000918:	4b09      	ldr	r3, [pc, #36]	@ (8000940 <MX_USART1_UART_Init+0x4c>)
 800091a:	220c      	movs	r2, #12
 800091c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091e:	4b08      	ldr	r3, [pc, #32]	@ (8000940 <MX_USART1_UART_Init+0x4c>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000924:	4b06      	ldr	r3, [pc, #24]	@ (8000940 <MX_USART1_UART_Init+0x4c>)
 8000926:	2200      	movs	r2, #0
 8000928:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 800092a:	4805      	ldr	r0, [pc, #20]	@ (8000940 <MX_USART1_UART_Init+0x4c>)
 800092c:	f003 f9fe 	bl	8003d2c <HAL_UART_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8000936:	f000 f881 	bl	8000a3c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200000ec 	.word	0x200000ec
 8000944:	40011000 	.word	0x40011000

08000948 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	607b      	str	r3, [r7, #4]
 8000952:	4b10      	ldr	r3, [pc, #64]	@ (8000994 <MX_DMA_Init+0x4c>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	4a0f      	ldr	r2, [pc, #60]	@ (8000994 <MX_DMA_Init+0x4c>)
 8000958:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800095c:	6313      	str	r3, [r2, #48]	@ 0x30
 800095e:	4b0d      	ldr	r3, [pc, #52]	@ (8000994 <MX_DMA_Init+0x4c>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000962:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800096a:	2200      	movs	r2, #0
 800096c:	2100      	movs	r1, #0
 800096e:	203a      	movs	r0, #58	@ 0x3a
 8000970:	f001 fcc1 	bl	80022f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000974:	203a      	movs	r0, #58	@ 0x3a
 8000976:	f001 fcda 	bl	800232e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800097a:	2200      	movs	r2, #0
 800097c:	2100      	movs	r1, #0
 800097e:	2046      	movs	r0, #70	@ 0x46
 8000980:	f001 fcb9 	bl	80022f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000984:	2046      	movs	r0, #70	@ 0x46
 8000986:	f001 fcd2 	bl	800232e <HAL_NVIC_EnableIRQ>

}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800

08000998 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000998:	b580      	push	{r7, lr}
 800099a:	b088      	sub	sp, #32
 800099c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800099e:	f107 030c 	add.w	r3, r7, #12
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
 80009aa:	60da      	str	r2, [r3, #12]
 80009ac:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	60bb      	str	r3, [r7, #8]
 80009b2:	4b20      	ldr	r3, [pc, #128]	@ (8000a34 <MX_GPIO_Init+0x9c>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	4a1f      	ldr	r2, [pc, #124]	@ (8000a34 <MX_GPIO_Init+0x9c>)
 80009b8:	f043 0304 	orr.w	r3, r3, #4
 80009bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009be:	4b1d      	ldr	r3, [pc, #116]	@ (8000a34 <MX_GPIO_Init+0x9c>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	f003 0304 	and.w	r3, r3, #4
 80009c6:	60bb      	str	r3, [r7, #8]
 80009c8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	607b      	str	r3, [r7, #4]
 80009ce:	4b19      	ldr	r3, [pc, #100]	@ (8000a34 <MX_GPIO_Init+0x9c>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	4a18      	ldr	r2, [pc, #96]	@ (8000a34 <MX_GPIO_Init+0x9c>)
 80009d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009da:	4b16      	ldr	r3, [pc, #88]	@ (8000a34 <MX_GPIO_Init+0x9c>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009e2:	607b      	str	r3, [r7, #4]
 80009e4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80009e6:	2300      	movs	r3, #0
 80009e8:	603b      	str	r3, [r7, #0]
 80009ea:	4b12      	ldr	r3, [pc, #72]	@ (8000a34 <MX_GPIO_Init+0x9c>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	4a11      	ldr	r2, [pc, #68]	@ (8000a34 <MX_GPIO_Init+0x9c>)
 80009f0:	f043 0301 	orr.w	r3, r3, #1
 80009f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a34 <MX_GPIO_Init+0x9c>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fa:	f003 0301 	and.w	r3, r3, #1
 80009fe:	603b      	str	r3, [r7, #0]
 8000a00:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000a02:	2200      	movs	r2, #0
 8000a04:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a08:	480b      	ldr	r0, [pc, #44]	@ (8000a38 <MX_GPIO_Init+0xa0>)
 8000a0a:	f002 fd1d 	bl	8003448 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a12:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a14:	2301      	movs	r3, #1
 8000a16:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a20:	f107 030c 	add.w	r3, r7, #12
 8000a24:	4619      	mov	r1, r3
 8000a26:	4804      	ldr	r0, [pc, #16]	@ (8000a38 <MX_GPIO_Init+0xa0>)
 8000a28:	f002 fb8a 	bl	8003140 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000a2c:	bf00      	nop
 8000a2e:	3720      	adds	r7, #32
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40023800 	.word	0x40023800
 8000a38:	40020800 	.word	0x40020800

08000a3c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a40:	b672      	cpsid	i
}
 8000a42:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000a44:	bf00      	nop
 8000a46:	e7fd      	b.n	8000a44 <Error_Handler+0x8>

08000a48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	607b      	str	r3, [r7, #4]
 8000a52:	4b10      	ldr	r3, [pc, #64]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a56:	4a0f      	ldr	r2, [pc, #60]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	603b      	str	r3, [r7, #0]
 8000a6e:	4b09      	ldr	r3, [pc, #36]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a72:	4a08      	ldr	r2, [pc, #32]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a78:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a7a:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a82:	603b      	str	r3, [r7, #0]
 8000a84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a86:	bf00      	nop
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	40023800 	.word	0x40023800

08000a98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08a      	sub	sp, #40	@ 0x28
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a4c      	ldr	r2, [pc, #304]	@ (8000be8 <HAL_UART_MspInit+0x150>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	f040 8091 	bne.w	8000bde <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000abc:	2300      	movs	r3, #0
 8000abe:	613b      	str	r3, [r7, #16]
 8000ac0:	4b4a      	ldr	r3, [pc, #296]	@ (8000bec <HAL_UART_MspInit+0x154>)
 8000ac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ac4:	4a49      	ldr	r2, [pc, #292]	@ (8000bec <HAL_UART_MspInit+0x154>)
 8000ac6:	f043 0310 	orr.w	r3, r3, #16
 8000aca:	6453      	str	r3, [r2, #68]	@ 0x44
 8000acc:	4b47      	ldr	r3, [pc, #284]	@ (8000bec <HAL_UART_MspInit+0x154>)
 8000ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ad0:	f003 0310 	and.w	r3, r3, #16
 8000ad4:	613b      	str	r3, [r7, #16]
 8000ad6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	4b43      	ldr	r3, [pc, #268]	@ (8000bec <HAL_UART_MspInit+0x154>)
 8000ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae0:	4a42      	ldr	r2, [pc, #264]	@ (8000bec <HAL_UART_MspInit+0x154>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae8:	4b40      	ldr	r3, [pc, #256]	@ (8000bec <HAL_UART_MspInit+0x154>)
 8000aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000af4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afa:	2302      	movs	r3, #2
 8000afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afe:	2300      	movs	r3, #0
 8000b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b02:	2303      	movs	r3, #3
 8000b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b06:	2307      	movs	r3, #7
 8000b08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0a:	f107 0314 	add.w	r3, r7, #20
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4837      	ldr	r0, [pc, #220]	@ (8000bf0 <HAL_UART_MspInit+0x158>)
 8000b12:	f002 fb15 	bl	8003140 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8000b16:	4b37      	ldr	r3, [pc, #220]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b18:	4a37      	ldr	r2, [pc, #220]	@ (8000bf8 <HAL_UART_MspInit+0x160>)
 8000b1a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8000b1c:	4b35      	ldr	r3, [pc, #212]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b1e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000b22:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b24:	4b33      	ldr	r3, [pc, #204]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b2a:	4b32      	ldr	r3, [pc, #200]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b30:	4b30      	ldr	r3, [pc, #192]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b36:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b38:	4b2e      	ldr	r3, [pc, #184]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b3e:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000b44:	4b2b      	ldr	r3, [pc, #172]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b50:	4b28      	ldr	r3, [pc, #160]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000b56:	4827      	ldr	r0, [pc, #156]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b58:	f001 fc08 	bl	800236c <HAL_DMA_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8000b62:	f7ff ff6b 	bl	8000a3c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4a22      	ldr	r2, [pc, #136]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b6a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b6c:	4a21      	ldr	r2, [pc, #132]	@ (8000bf4 <HAL_UART_MspInit+0x15c>)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8000b72:	4b22      	ldr	r3, [pc, #136]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000b74:	4a22      	ldr	r2, [pc, #136]	@ (8000c00 <HAL_UART_MspInit+0x168>)
 8000b76:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8000b78:	4b20      	ldr	r3, [pc, #128]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000b7a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000b7e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b80:	4b1e      	ldr	r3, [pc, #120]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000b82:	2240      	movs	r2, #64	@ 0x40
 8000b84:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b86:	4b1d      	ldr	r3, [pc, #116]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000b8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b92:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b94:	4b19      	ldr	r3, [pc, #100]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b9a:	4b18      	ldr	r3, [pc, #96]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000ba0:	4b16      	ldr	r3, [pc, #88]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ba6:	4b15      	ldr	r3, [pc, #84]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000bac:	4b13      	ldr	r3, [pc, #76]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000bb2:	4812      	ldr	r0, [pc, #72]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000bb4:	f001 fbda 	bl	800236c <HAL_DMA_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8000bbe:	f7ff ff3d 	bl	8000a3c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000bc6:	639a      	str	r2, [r3, #56]	@ 0x38
 8000bc8:	4a0c      	ldr	r2, [pc, #48]	@ (8000bfc <HAL_UART_MspInit+0x164>)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2025      	movs	r0, #37	@ 0x25
 8000bd4:	f001 fb8f 	bl	80022f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000bd8:	2025      	movs	r0, #37	@ 0x25
 8000bda:	f001 fba8 	bl	800232e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000bde:	bf00      	nop
 8000be0:	3728      	adds	r7, #40	@ 0x28
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40011000 	.word	0x40011000
 8000bec:	40023800 	.word	0x40023800
 8000bf0:	40020000 	.word	0x40020000
 8000bf4:	20000164 	.word	0x20000164
 8000bf8:	40026440 	.word	0x40026440
 8000bfc:	200001c4 	.word	0x200001c4
 8000c00:	400264b8 	.word	0x400264b8

08000c04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <NMI_Handler+0x4>

08000c0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <HardFault_Handler+0x4>

08000c14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <MemManage_Handler+0x4>

08000c1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <BusFault_Handler+0x4>

08000c24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c28:	bf00      	nop
 8000c2a:	e7fd      	b.n	8000c28 <UsageFault_Handler+0x4>

08000c2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr

08000c3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c5a:	f001 fa3b 	bl	80020d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c68:	4802      	ldr	r0, [pc, #8]	@ (8000c74 <USART1_IRQHandler+0x10>)
 8000c6a:	f003 fa5d 	bl	8004128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	200000ec 	.word	0x200000ec

08000c78 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000c7c:	4802      	ldr	r0, [pc, #8]	@ (8000c88 <DMA2_Stream2_IRQHandler+0x10>)
 8000c7e:	f001 fd0d 	bl	800269c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	20000164 	.word	0x20000164

08000c8c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000c90:	4802      	ldr	r0, [pc, #8]	@ (8000c9c <DMA2_Stream7_IRQHandler+0x10>)
 8000c92:	f001 fd03 	bl	800269c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	200001c4 	.word	0x200001c4

08000ca0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ca8:	4a14      	ldr	r2, [pc, #80]	@ (8000cfc <_sbrk+0x5c>)
 8000caa:	4b15      	ldr	r3, [pc, #84]	@ (8000d00 <_sbrk+0x60>)
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cb4:	4b13      	ldr	r3, [pc, #76]	@ (8000d04 <_sbrk+0x64>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d102      	bne.n	8000cc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cbc:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <_sbrk+0x64>)
 8000cbe:	4a12      	ldr	r2, [pc, #72]	@ (8000d08 <_sbrk+0x68>)
 8000cc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cc2:	4b10      	ldr	r3, [pc, #64]	@ (8000d04 <_sbrk+0x64>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d207      	bcs.n	8000ce0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cd0:	f004 fb44 	bl	800535c <__errno>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	220c      	movs	r2, #12
 8000cd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cda:	f04f 33ff 	mov.w	r3, #4294967295
 8000cde:	e009      	b.n	8000cf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ce0:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <_sbrk+0x64>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ce6:	4b07      	ldr	r3, [pc, #28]	@ (8000d04 <_sbrk+0x64>)
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4413      	add	r3, r2
 8000cee:	4a05      	ldr	r2, [pc, #20]	@ (8000d04 <_sbrk+0x64>)
 8000cf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3718      	adds	r7, #24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	20020000 	.word	0x20020000
 8000d00:	00000400 	.word	0x00000400
 8000d04:	20000224 	.word	0x20000224
 8000d08:	20000798 	.word	0x20000798

08000d0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d10:	4b06      	ldr	r3, [pc, #24]	@ (8000d2c <SystemInit+0x20>)
 8000d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d16:	4a05      	ldr	r2, [pc, #20]	@ (8000d2c <SystemInit+0x20>)
 8000d18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000ed00 	.word	0xe000ed00

08000d30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d68 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d34:	f7ff ffea 	bl	8000d0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d38:	480c      	ldr	r0, [pc, #48]	@ (8000d6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d3a:	490d      	ldr	r1, [pc, #52]	@ (8000d70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d40:	e002      	b.n	8000d48 <LoopCopyDataInit>

08000d42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d46:	3304      	adds	r3, #4

08000d48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d4c:	d3f9      	bcc.n	8000d42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d50:	4c0a      	ldr	r4, [pc, #40]	@ (8000d7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d54:	e001      	b.n	8000d5a <LoopFillZerobss>

08000d56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d58:	3204      	adds	r2, #4

08000d5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d5c:	d3fb      	bcc.n	8000d56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d5e:	f004 fb03 	bl	8005368 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d62:	f7ff fd3f 	bl	80007e4 <main>
  bx  lr    
 8000d66:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d70:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000d74:	08005428 	.word	0x08005428
  ldr r2, =_sbss
 8000d78:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000d7c:	20000794 	.word	0x20000794

08000d80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d80:	e7fe      	b.n	8000d80 <ADC_IRQHandler>

08000d82 <EEPROM_Process_Area>:
		*Value = EE_Buffer[0] | (EE_Buffer[1] << 8) | (EE_Buffer[2] << 16)
				| (EE_Buffer[3] << 24);
	}
}

void EEPROM_Process_Area(uint16_t Add, uint8_t *Val, uint16_t Len, bool R_W) {
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b084      	sub	sp, #16
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	4611      	mov	r1, r2
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	4603      	mov	r3, r0
 8000d90:	81fb      	strh	r3, [r7, #14]
 8000d92:	460b      	mov	r3, r1
 8000d94:	81bb      	strh	r3, [r7, #12]
 8000d96:	4613      	mov	r3, r2
 8000d98:	71fb      	strb	r3, [r7, #7]
	if (!R_W) {
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	f083 0301 	eor.w	r3, r3, #1
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d008      	beq.n	8000db8 <EEPROM_Process_Area+0x36>
		//ee_write(Add, Len, Val);
		ee_writeToRam(Add, Len, Val);
 8000da6:	89fb      	ldrh	r3, [r7, #14]
 8000da8:	89b9      	ldrh	r1, [r7, #12]
 8000daa:	68ba      	ldr	r2, [r7, #8]
 8000dac:	4618      	mov	r0, r3
 8000dae:	f000 f94b 	bl	8001048 <ee_writeToRam>
		ee_commit();
 8000db2:	f000 f96b 	bl	800108c <ee_commit>

	} else {
		ee_read(Add, Len, Val);
	}
}
 8000db6:	e005      	b.n	8000dc4 <EEPROM_Process_Area+0x42>
		ee_read(Add, Len, Val);
 8000db8:	89fb      	ldrh	r3, [r7, #14]
 8000dba:	89b9      	ldrh	r1, [r7, #12]
 8000dbc:	68ba      	ldr	r2, [r7, #8]
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f000 f840 	bl	8000e44 <ee_read>
}
 8000dc4:	bf00      	nop
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <ee_format>:
  return true;
#endif
}
//##########################################################################################################
bool ee_format(bool keepRamData)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b088      	sub	sp, #32
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71fb      	strb	r3, [r7, #7]
  uint32_t error;
  HAL_FLASH_Unlock();
 8000dd6:	f001 ff1f 	bl	8002c18 <HAL_FLASH_Unlock>
#if _EE_PAGE_OR_SECTOR == PAGE
	flashErase.NbPages = 1;
  flashErase.PageAddress = _EE_ADDR_INUSE;
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
#elif _EE_PAGE_OR_SECTOR == SECTOR
  flashErase.NbSectors = 1;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	617b      	str	r3, [r7, #20]
  flashErase.Sector =  _EE_USE_FLASH_PAGE_OR_SECTOR;
 8000dde:	2305      	movs	r3, #5
 8000de0:	613b      	str	r3, [r7, #16]
  flashErase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000de2:	2300      	movs	r3, #0
 8000de4:	60bb      	str	r3, [r7, #8]
  flashErase.NbPages = 1;
  flashErase.Page = _EE_USE_FLASH_PAGE_OR_SECTOR;
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
#endif
#ifdef _EE_FLASH_BANK
  flashErase.Banks = _EE_FLASH_BANK;
 8000de6:	2301      	movs	r3, #1
 8000de8:	60fb      	str	r3, [r7, #12]
#endif
#ifdef _EE_VOLTAGE_RANGE
  flashErase.VoltageRange = _EE_VOLTAGE_RANGE;
 8000dea:	2302      	movs	r3, #2
 8000dec:	61bb      	str	r3, [r7, #24]
#endif
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 8000dee:	f107 021c 	add.w	r2, r7, #28
 8000df2:	f107 0308 	add.w	r3, r7, #8
 8000df6:	4611      	mov	r1, r2
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f002 f87f 	bl	8002efc <HAL_FLASHEx_Erase>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d115      	bne.n	8000e30 <ee_format+0x64>
  {
    HAL_FLASH_Lock();
 8000e04:	f001 ff2a 	bl	8002c5c <HAL_FLASH_Lock>
    if (error != 0xFFFFFFFF)
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e0e:	d001      	beq.n	8000e14 <ee_format+0x48>
    {
#if _EE_ICACHE_CTRL == 1
    HAL_ICACHE_Enable();
#endif
    	return false;
 8000e10:	2300      	movs	r3, #0
 8000e12:	e010      	b.n	8000e36 <ee_format+0x6a>
    }
    else
    {
#if (_EE_USE_RAM_BYTE > 0)
      if (keepRamData == false)
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	f083 0301 	eor.w	r3, r3, #1
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d005      	beq.n	8000e2c <ee_format+0x60>
        memset(ee_ram, 0xFF, _EE_USE_RAM_BYTE);
 8000e20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e24:	21ff      	movs	r1, #255	@ 0xff
 8000e26:	4806      	ldr	r0, [pc, #24]	@ (8000e40 <ee_format+0x74>)
 8000e28:	f004 fa80 	bl	800532c <memset>
#endif
#if _EE_ICACHE_CTRL == 1
      HAL_ICACHE_Enable();
#endif
      return true;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e002      	b.n	8000e36 <ee_format+0x6a>
    }
  }
  HAL_FLASH_Lock();
 8000e30:	f001 ff14 	bl	8002c5c <HAL_FLASH_Lock>
#if _EE_ICACHE_CTRL == 1
  HAL_ICACHE_Enable();
#endif
  return false;
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3720      	adds	r7, #32
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	20000228 	.word	0x20000228

08000e44 <ee_read>:
//##########################################################################################################
bool ee_read(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b087      	sub	sp, #28
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
  if ((startVirtualAddress + len) > _EE_SIZE)
 8000e50:	68fa      	ldr	r2, [r7, #12]
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	4413      	add	r3, r2
 8000e56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000e5a:	d901      	bls.n	8000e60 <ee_read+0x1c>
    return false;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	e02b      	b.n	8000eb8 <ee_read+0x74>
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	e021      	b.n	8000eaa <ee_read+0x66>
  {
    if (data != NULL)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d00b      	beq.n	8000e84 <ee_read+0x40>
    {
      *data = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8000e72:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	701a      	strb	r2, [r3, #0]
      data++;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	3301      	adds	r3, #1
 8000e82:	607b      	str	r3, [r7, #4]
    }
#if (_EE_USE_RAM_BYTE > 0)
    if (i < _EE_USE_RAM_BYTE)
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e8a:	d20b      	bcs.n	8000ea4 <ee_read+0x60>
      ee_ram[i] = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8000e92:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	b2d9      	uxtb	r1, r3
 8000e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec4 <ee_read+0x80>)
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	4413      	add	r3, r2
 8000ea0:	460a      	mov	r2, r1
 8000ea2:	701a      	strb	r2, [r3, #0]
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	617b      	str	r3, [r7, #20]
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	4413      	add	r3, r2
 8000eb0:	697a      	ldr	r2, [r7, #20]
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	d3d7      	bcc.n	8000e66 <ee_read+0x22>
#endif
  }
  return true;
 8000eb6:	2301      	movs	r3, #1
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	371c      	adds	r7, #28
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	20000228 	.word	0x20000228

08000ec8 <ee_write>:
//##########################################################################################################
bool ee_write(uint32_t startVirtualAddress, uint32_t len, uint8_t *data)
{
 8000ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000ecc:	b08a      	sub	sp, #40	@ 0x28
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	60f8      	str	r0, [r7, #12]
 8000ed2:	60b9      	str	r1, [r7, #8]
 8000ed4:	607a      	str	r2, [r7, #4]
  if ((startVirtualAddress + len) > _EE_SIZE)
 8000ed6:	68fa      	ldr	r2, [r7, #12]
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	4413      	add	r3, r2
 8000edc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000ee0:	d901      	bls.n	8000ee6 <ee_write+0x1e>
    return false;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	e0ab      	b.n	800103e <ee_write+0x176>
  if (data == NULL)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d101      	bne.n	8000ef0 <ee_write+0x28>
    return false;
 8000eec:	2300      	movs	r3, #0
 8000eee:	e0a6      	b.n	800103e <ee_write+0x176>
  HAL_FLASH_Unlock();
 8000ef0:	f001 fe92 	bl	8002c18 <HAL_FLASH_Unlock>
#if _EE_ICACHE_CTRL == 1
  HAL_ICACHE_Disable();
#endif
#ifdef FLASH_TYPEPROGRAM_BYTE
  for (uint32_t i = 0; i < len ; i++)
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ef8:	e01d      	b.n	8000f36 <ee_write+0x6e>
  {		
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, (uint64_t)(data[i])) != HAL_OK)
 8000efa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	4413      	add	r3, r2
 8000f00:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 8000f04:	f501 3100 	add.w	r1, r1, #131072	@ 0x20000
 8000f08:	687a      	ldr	r2, [r7, #4]
 8000f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f0c:	4413      	add	r3, r2
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2200      	movs	r2, #0
 8000f14:	469a      	mov	sl, r3
 8000f16:	4693      	mov	fp, r2
 8000f18:	4652      	mov	r2, sl
 8000f1a:	465b      	mov	r3, fp
 8000f1c:	2000      	movs	r0, #0
 8000f1e:	f001 fe27 	bl	8002b70 <HAL_FLASH_Program>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d003      	beq.n	8000f30 <ee_write+0x68>
    {
      HAL_FLASH_Lock();
 8000f28:	f001 fe98 	bl	8002c5c <HAL_FLASH_Lock>
#if _EE_ICACHE_CTRL == 1
      HAL_ICACHE_Enable();
#endif
      return false;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	e086      	b.n	800103e <ee_write+0x176>
  for (uint32_t i = 0; i < len ; i++)
 8000f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f32:	3301      	adds	r3, #1
 8000f34:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d3dd      	bcc.n	8000efa <ee_write+0x32>
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_HALFWORD
  for (uint32_t i = 0; i < len ; i+=2)
 8000f3e:	2300      	movs	r3, #0
 8000f40:	623b      	str	r3, [r7, #32]
 8000f42:	e024      	b.n	8000f8e <ee_write+0xc6>
  {		
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, (uint64_t)(data[i] | (data[i+1] << 8))) != HAL_OK)
 8000f44:	6a3a      	ldr	r2, [r7, #32]
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4413      	add	r3, r2
 8000f4a:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 8000f4e:	f501 3100 	add.w	r1, r1, #131072	@ 0x20000
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	6a3b      	ldr	r3, [r7, #32]
 8000f56:	4413      	add	r3, r2
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	6a3b      	ldr	r3, [r7, #32]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	4413      	add	r3, r2
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	021b      	lsls	r3, r3, #8
 8000f68:	4303      	orrs	r3, r0
 8000f6a:	17da      	asrs	r2, r3, #31
 8000f6c:	4698      	mov	r8, r3
 8000f6e:	4691      	mov	r9, r2
 8000f70:	4642      	mov	r2, r8
 8000f72:	464b      	mov	r3, r9
 8000f74:	2001      	movs	r0, #1
 8000f76:	f001 fdfb 	bl	8002b70 <HAL_FLASH_Program>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d003      	beq.n	8000f88 <ee_write+0xc0>
    {
      HAL_FLASH_Lock();
 8000f80:	f001 fe6c 	bl	8002c5c <HAL_FLASH_Lock>
#if _EE_ICACHE_CTRL == 1
      HAL_ICACHE_Enable();
#endif
      return false;
 8000f84:	2300      	movs	r3, #0
 8000f86:	e05a      	b.n	800103e <ee_write+0x176>
  for (uint32_t i = 0; i < len ; i+=2)
 8000f88:	6a3b      	ldr	r3, [r7, #32]
 8000f8a:	3302      	adds	r3, #2
 8000f8c:	623b      	str	r3, [r7, #32]
 8000f8e:	6a3a      	ldr	r2, [r7, #32]
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d3d6      	bcc.n	8000f44 <ee_write+0x7c>
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_DOUBLEWORD
  for (uint32_t i = 0; i < len; i += 8)
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
 8000f9a:	e049      	b.n	8001030 <ee_write+0x168>
  {
  	uint8_t DoubleWord[8] =
		{
			data[i + 0], data[i + 1], data[i + 2], data[i + 3], data[i + 4],\
 8000f9c:	687a      	ldr	r2, [r7, #4]
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	781b      	ldrb	r3, [r3, #0]
  	uint8_t DoubleWord[8] =
 8000fa4:	753b      	strb	r3, [r7, #20]
			data[i + 0], data[i + 1], data[i + 2], data[i + 3], data[i + 4],\
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	4413      	add	r3, r2
 8000fae:	781b      	ldrb	r3, [r3, #0]
  	uint8_t DoubleWord[8] =
 8000fb0:	757b      	strb	r3, [r7, #21]
			data[i + 0], data[i + 1], data[i + 2], data[i + 3], data[i + 4],\
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	687a      	ldr	r2, [r7, #4]
 8000fb8:	4413      	add	r3, r2
 8000fba:	781b      	ldrb	r3, [r3, #0]
  	uint8_t DoubleWord[8] =
 8000fbc:	75bb      	strb	r3, [r7, #22]
			data[i + 0], data[i + 1], data[i + 2], data[i + 3], data[i + 4],\
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	3303      	adds	r3, #3
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	781b      	ldrb	r3, [r3, #0]
  	uint8_t DoubleWord[8] =
 8000fc8:	75fb      	strb	r3, [r7, #23]
			data[i + 0], data[i + 1], data[i + 2], data[i + 3], data[i + 4],\
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	3304      	adds	r3, #4
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	781b      	ldrb	r3, [r3, #0]
  	uint8_t DoubleWord[8] =
 8000fd4:	763b      	strb	r3, [r7, #24]
			data[i + 5], data[i + 6], data[i + 7]
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3305      	adds	r3, #5
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	781b      	ldrb	r3, [r3, #0]
  	uint8_t DoubleWord[8] =
 8000fe0:	767b      	strb	r3, [r7, #25]
			data[i + 5], data[i + 6], data[i + 7]
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	3306      	adds	r3, #6
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	4413      	add	r3, r2
 8000fea:	781b      	ldrb	r3, [r3, #0]
  	uint8_t DoubleWord[8] =
 8000fec:	76bb      	strb	r3, [r7, #26]
			data[i + 5], data[i + 6], data[i + 7]
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	3307      	adds	r3, #7
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	781b      	ldrb	r3, [r3, #0]
  	uint8_t DoubleWord[8] =
 8000ff8:	76fb      	strb	r3, [r7, #27]
		};
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, (uint32_t)DoubleWord) != HAL_OK)
 8000ffa:	69fa      	ldr	r2, [r7, #28]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	4413      	add	r3, r2
 8001000:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 8001004:	f501 3100 	add.w	r1, r1, #131072	@ 0x20000
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	2200      	movs	r2, #0
 800100e:	461c      	mov	r4, r3
 8001010:	4615      	mov	r5, r2
 8001012:	4622      	mov	r2, r4
 8001014:	462b      	mov	r3, r5
 8001016:	2003      	movs	r0, #3
 8001018:	f001 fdaa 	bl	8002b70 <HAL_FLASH_Program>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <ee_write+0x162>
    {
      HAL_FLASH_Lock();
 8001022:	f001 fe1b 	bl	8002c5c <HAL_FLASH_Lock>
#if _EE_ICACHE_CTRL == 1
      HAL_ICACHE_Enable();
#endif
      return false;
 8001026:	2300      	movs	r3, #0
 8001028:	e009      	b.n	800103e <ee_write+0x176>
  for (uint32_t i = 0; i < len; i += 8)
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	3308      	adds	r3, #8
 800102e:	61fb      	str	r3, [r7, #28]
 8001030:	69fa      	ldr	r2, [r7, #28]
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	429a      	cmp	r2, r3
 8001036:	d3b1      	bcc.n	8000f9c <ee_write+0xd4>
#endif
      return false;
    }
  }
#endif
  HAL_FLASH_Lock();
 8001038:	f001 fe10 	bl	8002c5c <HAL_FLASH_Lock>
#if _EE_ICACHE_CTRL == 1
  HAL_ICACHE_Enable();
#endif
  return true;
 800103c:	2301      	movs	r3, #1
}
 800103e:	4618      	mov	r0, r3
 8001040:	3728      	adds	r7, #40	@ 0x28
 8001042:	46bd      	mov	sp, r7
 8001044:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001048 <ee_writeToRam>:
//##########################################################################################################
bool ee_writeToRam(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	607a      	str	r2, [r7, #4]
#if (_EE_USE_RAM_BYTE > 0)
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8001054:	68fa      	ldr	r2, [r7, #12]
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	4413      	add	r3, r2
 800105a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800105e:	d901      	bls.n	8001064 <ee_writeToRam+0x1c>
    return false;
 8001060:	2300      	movs	r3, #0
 8001062:	e00d      	b.n	8001080 <ee_writeToRam+0x38>
  if (data == NULL)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d101      	bne.n	800106e <ee_writeToRam+0x26>
    return false;
 800106a:	2300      	movs	r3, #0
 800106c:	e008      	b.n	8001080 <ee_writeToRam+0x38>
  memcpy(&ee_ram[startVirtualAddress], data, len);
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	4a05      	ldr	r2, [pc, #20]	@ (8001088 <ee_writeToRam+0x40>)
 8001072:	4413      	add	r3, r2
 8001074:	68ba      	ldr	r2, [r7, #8]
 8001076:	6879      	ldr	r1, [r7, #4]
 8001078:	4618      	mov	r0, r3
 800107a:	f004 f99b 	bl	80053b4 <memcpy>
  return true;
 800107e:	2301      	movs	r3, #1
#else
  return false;
#endif
}
 8001080:	4618      	mov	r0, r3
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000228 	.word	0x20000228

0800108c <ee_commit>:
//##########################################################################################################
bool  ee_commit(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
#if (_EE_USE_RAM_BYTE > 0)
  if (ee_format(true) == false)
 8001090:	2001      	movs	r0, #1
 8001092:	f7ff fe9b 	bl	8000dcc <ee_format>
 8001096:	4603      	mov	r3, r0
 8001098:	f083 0301 	eor.w	r3, r3, #1
 800109c:	b2db      	uxtb	r3, r3
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <ee_commit+0x1a>
    return false;
 80010a2:	2300      	movs	r3, #0
 80010a4:	e006      	b.n	80010b4 <ee_commit+0x28>
  return ee_write(0, _EE_USE_RAM_BYTE, ee_ram);
 80010a6:	4a04      	ldr	r2, [pc, #16]	@ (80010b8 <ee_commit+0x2c>)
 80010a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010ac:	2000      	movs	r0, #0
 80010ae:	f7ff ff0b 	bl	8000ec8 <ee_write>
 80010b2:	4603      	mov	r3, r0
#else
  return false;
#endif
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20000228 	.word	0x20000228

080010bc <crc16>:
	return (crc_hi | crc_lo << 8);
}

#else
uint16_t crc16(uint8_t *data, uint16_t length)
{
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80010c8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010cc:	81fb      	strh	r3, [r7, #14]

	for (uint16_t i = 0; i < length; i++)
 80010ce:	2300      	movs	r3, #0
 80010d0:	81bb      	strh	r3, [r7, #12]
 80010d2:	e026      	b.n	8001122 <crc16+0x66>
	{
		crc ^= data[i];
 80010d4:	89bb      	ldrh	r3, [r7, #12]
 80010d6:	687a      	ldr	r2, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	89fb      	ldrh	r3, [r7, #14]
 80010e0:	4053      	eors	r3, r2
 80010e2:	81fb      	strh	r3, [r7, #14]

		for (uint8_t j = 0; j < 8; j++)
 80010e4:	2300      	movs	r3, #0
 80010e6:	72fb      	strb	r3, [r7, #11]
 80010e8:	e015      	b.n	8001116 <crc16+0x5a>
		{
			if (crc & 0x0001)
 80010ea:	89fb      	ldrh	r3, [r7, #14]
 80010ec:	f003 0301 	and.w	r3, r3, #1
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d00a      	beq.n	800110a <crc16+0x4e>
			{
				crc >>= 1;
 80010f4:	89fb      	ldrh	r3, [r7, #14]
 80010f6:	085b      	lsrs	r3, r3, #1
 80010f8:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001;
 80010fa:	89fb      	ldrh	r3, [r7, #14]
 80010fc:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8001100:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8001104:	43db      	mvns	r3, r3
 8001106:	81fb      	strh	r3, [r7, #14]
 8001108:	e002      	b.n	8001110 <crc16+0x54>
			}
			else
			{
				crc >>= 1;
 800110a:	89fb      	ldrh	r3, [r7, #14]
 800110c:	085b      	lsrs	r3, r3, #1
 800110e:	81fb      	strh	r3, [r7, #14]
		for (uint8_t j = 0; j < 8; j++)
 8001110:	7afb      	ldrb	r3, [r7, #11]
 8001112:	3301      	adds	r3, #1
 8001114:	72fb      	strb	r3, [r7, #11]
 8001116:	7afb      	ldrb	r3, [r7, #11]
 8001118:	2b07      	cmp	r3, #7
 800111a:	d9e6      	bls.n	80010ea <crc16+0x2e>
	for (uint16_t i = 0; i < length; i++)
 800111c:	89bb      	ldrh	r3, [r7, #12]
 800111e:	3301      	adds	r3, #1
 8001120:	81bb      	strh	r3, [r7, #12]
 8001122:	89ba      	ldrh	r2, [r7, #12]
 8001124:	887b      	ldrh	r3, [r7, #2]
 8001126:	429a      	cmp	r2, r3
 8001128:	d3d4      	bcc.n	80010d4 <crc16+0x18>
			}
		}
	}
	return (crc >> 8) | (crc << 8);
 800112a:	89fb      	ldrh	r3, [r7, #14]
 800112c:	0a1b      	lsrs	r3, r3, #8
 800112e:	b29b      	uxth	r3, r3
 8001130:	b21a      	sxth	r2, r3
 8001132:	89fb      	ldrh	r3, [r7, #14]
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	b21b      	sxth	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	b21b      	sxth	r3, r3
 800113c:	b29b      	uxth	r3, r3
}
 800113e:	4618      	mov	r0, r3
 8001140:	3714      	adds	r7, #20
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
	...

0800114c <MB_Parse_Bit>:

//decoding functions

//to be mostly used with write coils
bool MB_Parse_Bit(uint8_t *data, uint16_t Address)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	807b      	strh	r3, [r7, #2]
	return (data[Address / 8] & BitMasks[Address % 8]) ? 1 : 0;
 8001158:	887b      	ldrh	r3, [r7, #2]
 800115a:	08db      	lsrs	r3, r3, #3
 800115c:	b29b      	uxth	r3, r3
 800115e:	461a      	mov	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4413      	add	r3, r2
 8001164:	781a      	ldrb	r2, [r3, #0]
 8001166:	887b      	ldrh	r3, [r7, #2]
 8001168:	f003 0307 	and.w	r3, r3, #7
 800116c:	4907      	ldr	r1, [pc, #28]	@ (800118c <MB_Parse_Bit+0x40>)
 800116e:	5ccb      	ldrb	r3, [r1, r3]
 8001170:	4013      	ands	r3, r2
 8001172:	b2db      	uxtb	r3, r3
 8001174:	2b00      	cmp	r3, #0
 8001176:	bf14      	ite	ne
 8001178:	2301      	movne	r3, #1
 800117a:	2300      	moveq	r3, #0
 800117c:	b2db      	uxtb	r3, r3
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	08005400 	.word	0x08005400

08001190 <MB_Parse_Coils>:
void MB_Parse_Coils(uint8_t *data, uint16_t Offset, uint8_t *Output, uint16_t Length)
{
 8001190:	b490      	push	{r4, r7}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	607a      	str	r2, [r7, #4]
 800119a:	461a      	mov	r2, r3
 800119c:	460b      	mov	r3, r1
 800119e:	817b      	strh	r3, [r7, #10]
 80011a0:	4613      	mov	r3, r2
 80011a2:	813b      	strh	r3, [r7, #8]
	for (uint8_t x = 0; x < Length; x++)
 80011a4:	2300      	movs	r3, #0
 80011a6:	75fb      	strb	r3, [r7, #23]
 80011a8:	e03f      	b.n	800122a <MB_Parse_Coils+0x9a>
	{
		uint16_t idx = Offset + x;
 80011aa:	7dfb      	ldrb	r3, [r7, #23]
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	897b      	ldrh	r3, [r7, #10]
 80011b0:	4413      	add	r3, r2
 80011b2:	82bb      	strh	r3, [r7, #20]
		//erase the designated area
		Output[idx / 8] &= NbitMasks[idx % 8];
 80011b4:	8abb      	ldrh	r3, [r7, #20]
 80011b6:	08db      	lsrs	r3, r3, #3
 80011b8:	b298      	uxth	r0, r3
 80011ba:	4602      	mov	r2, r0
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	4413      	add	r3, r2
 80011c0:	7819      	ldrb	r1, [r3, #0]
 80011c2:	8abb      	ldrh	r3, [r7, #20]
 80011c4:	f003 0307 	and.w	r3, r3, #7
 80011c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001240 <MB_Parse_Coils+0xb0>)
 80011ca:	5cd2      	ldrb	r2, [r2, r3]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	4403      	add	r3, r0
 80011d0:	400a      	ands	r2, r1
 80011d2:	b2d2      	uxtb	r2, r2
 80011d4:	701a      	strb	r2, [r3, #0]
		//write the designated area
		Output[idx / 8] |= (data[x / 8] & BitMasks[x % 8]) ? BitMasks[idx % 8] : 0;
 80011d6:	8abb      	ldrh	r3, [r7, #20]
 80011d8:	08db      	lsrs	r3, r3, #3
 80011da:	b29c      	uxth	r4, r3
 80011dc:	4622      	mov	r2, r4
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b25a      	sxtb	r2, r3
 80011e6:	7dfb      	ldrb	r3, [r7, #23]
 80011e8:	08db      	lsrs	r3, r3, #3
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	4619      	mov	r1, r3
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	440b      	add	r3, r1
 80011f2:	7819      	ldrb	r1, [r3, #0]
 80011f4:	7dfb      	ldrb	r3, [r7, #23]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	4812      	ldr	r0, [pc, #72]	@ (8001244 <MB_Parse_Coils+0xb4>)
 80011fc:	5cc3      	ldrb	r3, [r0, r3]
 80011fe:	400b      	ands	r3, r1
 8001200:	b2db      	uxtb	r3, r3
 8001202:	2b00      	cmp	r3, #0
 8001204:	d006      	beq.n	8001214 <MB_Parse_Coils+0x84>
 8001206:	8abb      	ldrh	r3, [r7, #20]
 8001208:	f003 0307 	and.w	r3, r3, #7
 800120c:	490d      	ldr	r1, [pc, #52]	@ (8001244 <MB_Parse_Coils+0xb4>)
 800120e:	5ccb      	ldrb	r3, [r1, r3]
 8001210:	b25b      	sxtb	r3, r3
 8001212:	e000      	b.n	8001216 <MB_Parse_Coils+0x86>
 8001214:	2300      	movs	r3, #0
 8001216:	4313      	orrs	r3, r2
 8001218:	b25a      	sxtb	r2, r3
 800121a:	4621      	mov	r1, r4
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	440b      	add	r3, r1
 8001220:	b2d2      	uxtb	r2, r2
 8001222:	701a      	strb	r2, [r3, #0]
	for (uint8_t x = 0; x < Length; x++)
 8001224:	7dfb      	ldrb	r3, [r7, #23]
 8001226:	3301      	adds	r3, #1
 8001228:	75fb      	strb	r3, [r7, #23]
 800122a:	7dfb      	ldrb	r3, [r7, #23]
 800122c:	b29b      	uxth	r3, r3
 800122e:	893a      	ldrh	r2, [r7, #8]
 8001230:	429a      	cmp	r2, r3
 8001232:	d8ba      	bhi.n	80011aa <MB_Parse_Coils+0x1a>
	}
}
 8001234:	bf00      	nop
 8001236:	bf00      	nop
 8001238:	3718      	adds	r7, #24
 800123a:	46bd      	mov	sp, r7
 800123c:	bc90      	pop	{r4, r7}
 800123e:	4770      	bx	lr
 8001240:	08005408 	.word	0x08005408
 8001244:	08005400 	.word	0x08005400

08001248 <MB_Parse_UInt16>:
{
	*Output = data[(*offset)];
	*offset += 1;
}
void MB_Parse_UInt16(uint8_t *data, uint16_t *offset, uint16_t *Output)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
	*Output = data[(*offset)] << 8 | (uint16_t) data[(*offset) + 1];
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	881b      	ldrh	r3, [r3, #0]
 8001258:	461a      	mov	r2, r3
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	4413      	add	r3, r2
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	021b      	lsls	r3, r3, #8
 8001262:	b21a      	sxth	r2, r3
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	3301      	adds	r3, #1
 800126a:	68f9      	ldr	r1, [r7, #12]
 800126c:	440b      	add	r3, r1
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	b21b      	sxth	r3, r3
 8001272:	4313      	orrs	r3, r2
 8001274:	b21b      	sxth	r3, r3
 8001276:	b29a      	uxth	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	801a      	strh	r2, [r3, #0]
	*offset += 2;
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	881b      	ldrh	r3, [r3, #0]
 8001280:	3302      	adds	r3, #2
 8001282:	b29a      	uxth	r2, r3
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	801a      	strh	r2, [r3, #0]
}
 8001288:	bf00      	nop
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <MB_Encode_Bit>:
	*offset += 4;
}

//encoding functions
void MB_Encode_Bit(uint8_t *data, uint16_t Address, bool bit)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	807b      	strh	r3, [r7, #2]
 80012a0:	4613      	mov	r3, r2
 80012a2:	707b      	strb	r3, [r7, #1]
	if (bit)
 80012a4:	787b      	ldrb	r3, [r7, #1]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d011      	beq.n	80012ce <MB_Encode_Bit+0x3a>
	{
		data[Address / 8] |= BitMasks[Address % 8];
 80012aa:	887b      	ldrh	r3, [r7, #2]
 80012ac:	08db      	lsrs	r3, r3, #3
 80012ae:	b298      	uxth	r0, r3
 80012b0:	4602      	mov	r2, r0
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4413      	add	r3, r2
 80012b6:	7819      	ldrb	r1, [r3, #0]
 80012b8:	887b      	ldrh	r3, [r7, #2]
 80012ba:	f003 0307 	and.w	r3, r3, #7
 80012be:	4a0f      	ldr	r2, [pc, #60]	@ (80012fc <MB_Encode_Bit+0x68>)
 80012c0:	5cd2      	ldrb	r2, [r2, r3]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4403      	add	r3, r0
 80012c6:	430a      	orrs	r2, r1
 80012c8:	b2d2      	uxtb	r2, r2
 80012ca:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		data[Address / 8] &= NbitMasks[Address % 8];
	}
}
 80012cc:	e010      	b.n	80012f0 <MB_Encode_Bit+0x5c>
		data[Address / 8] &= NbitMasks[Address % 8];
 80012ce:	887b      	ldrh	r3, [r7, #2]
 80012d0:	08db      	lsrs	r3, r3, #3
 80012d2:	b298      	uxth	r0, r3
 80012d4:	4602      	mov	r2, r0
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	7819      	ldrb	r1, [r3, #0]
 80012dc:	887b      	ldrh	r3, [r7, #2]
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	4a07      	ldr	r2, [pc, #28]	@ (8001300 <MB_Encode_Bit+0x6c>)
 80012e4:	5cd2      	ldrb	r2, [r2, r3]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4403      	add	r3, r0
 80012ea:	400a      	ands	r2, r1
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	701a      	strb	r2, [r3, #0]
}
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	08005400 	.word	0x08005400
 8001300:	08005408 	.word	0x08005408

08001304 <MB_Encode_Coils>:
void MB_Encode_Coils(uint8_t *data, uint16_t Offset, uint8_t *Output, uint16_t Length)
{
 8001304:	b590      	push	{r4, r7, lr}
 8001306:	b087      	sub	sp, #28
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	607a      	str	r2, [r7, #4]
 800130e:	461a      	mov	r2, r3
 8001310:	460b      	mov	r3, r1
 8001312:	817b      	strh	r3, [r7, #10]
 8001314:	4613      	mov	r3, r2
 8001316:	813b      	strh	r3, [r7, #8]

	//erase the buffer area
	memset(Output, 0, (Length / 8) + ((Length % 8) ? 1 : 0));
 8001318:	893b      	ldrh	r3, [r7, #8]
 800131a:	08db      	lsrs	r3, r3, #3
 800131c:	b29b      	uxth	r3, r3
 800131e:	461a      	mov	r2, r3
 8001320:	893b      	ldrh	r3, [r7, #8]
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	b29b      	uxth	r3, r3
 8001328:	2b00      	cmp	r3, #0
 800132a:	bf14      	ite	ne
 800132c:	2301      	movne	r3, #1
 800132e:	2300      	moveq	r3, #0
 8001330:	b2db      	uxtb	r3, r3
 8001332:	4413      	add	r3, r2
 8001334:	461a      	mov	r2, r3
 8001336:	2100      	movs	r1, #0
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f003 fff7 	bl	800532c <memset>

	for (uint8_t x = 0; x < Length; x++)
 800133e:	2300      	movs	r3, #0
 8001340:	75fb      	strb	r3, [r7, #23]
 8001342:	e02e      	b.n	80013a2 <MB_Encode_Coils+0x9e>
	{
		uint16_t idx = Offset + x;
 8001344:	7dfb      	ldrb	r3, [r7, #23]
 8001346:	b29a      	uxth	r2, r3
 8001348:	897b      	ldrh	r3, [r7, #10]
 800134a:	4413      	add	r3, r2
 800134c:	82bb      	strh	r3, [r7, #20]
		//write the designated area
		Output[x / 8] |= (data[idx / 8] & BitMasks[idx % 8]) ? BitMasks[x % 8] : 0;
 800134e:	7dfb      	ldrb	r3, [r7, #23]
 8001350:	08db      	lsrs	r3, r3, #3
 8001352:	b2dc      	uxtb	r4, r3
 8001354:	4622      	mov	r2, r4
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4413      	add	r3, r2
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	b25a      	sxtb	r2, r3
 800135e:	8abb      	ldrh	r3, [r7, #20]
 8001360:	08db      	lsrs	r3, r3, #3
 8001362:	b29b      	uxth	r3, r3
 8001364:	4619      	mov	r1, r3
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	440b      	add	r3, r1
 800136a:	7819      	ldrb	r1, [r3, #0]
 800136c:	8abb      	ldrh	r3, [r7, #20]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	4811      	ldr	r0, [pc, #68]	@ (80013b8 <MB_Encode_Coils+0xb4>)
 8001374:	5cc3      	ldrb	r3, [r0, r3]
 8001376:	400b      	ands	r3, r1
 8001378:	b2db      	uxtb	r3, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	d006      	beq.n	800138c <MB_Encode_Coils+0x88>
 800137e:	7dfb      	ldrb	r3, [r7, #23]
 8001380:	f003 0307 	and.w	r3, r3, #7
 8001384:	490c      	ldr	r1, [pc, #48]	@ (80013b8 <MB_Encode_Coils+0xb4>)
 8001386:	5ccb      	ldrb	r3, [r1, r3]
 8001388:	b25b      	sxtb	r3, r3
 800138a:	e000      	b.n	800138e <MB_Encode_Coils+0x8a>
 800138c:	2300      	movs	r3, #0
 800138e:	4313      	orrs	r3, r2
 8001390:	b25a      	sxtb	r2, r3
 8001392:	4621      	mov	r1, r4
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	440b      	add	r3, r1
 8001398:	b2d2      	uxtb	r2, r2
 800139a:	701a      	strb	r2, [r3, #0]
	for (uint8_t x = 0; x < Length; x++)
 800139c:	7dfb      	ldrb	r3, [r7, #23]
 800139e:	3301      	adds	r3, #1
 80013a0:	75fb      	strb	r3, [r7, #23]
 80013a2:	7dfb      	ldrb	r3, [r7, #23]
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	893a      	ldrh	r2, [r7, #8]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d8cb      	bhi.n	8001344 <MB_Encode_Coils+0x40>
	}
}
 80013ac:	bf00      	nop
 80013ae:	bf00      	nop
 80013b0:	371c      	adds	r7, #28
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd90      	pop	{r4, r7, pc}
 80013b6:	bf00      	nop
 80013b8:	08005400 	.word	0x08005400

080013bc <MB_Encode_UInt16>:
void MB_Encode_Int8(uint8_t *data, int8_t Input, uint16_t *Offset)
{
	data[(*Offset)++] = (uint8_t) (Input);
}
void MB_Encode_UInt16(uint8_t *data, uint16_t Input, uint16_t *Offset)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	460b      	mov	r3, r1
 80013c6:	607a      	str	r2, [r7, #4]
 80013c8:	817b      	strh	r3, [r7, #10]
	data[(*Offset)++] = (uint8_t) (Input >> 8);
 80013ca:	897b      	ldrh	r3, [r7, #10]
 80013cc:	0a1b      	lsrs	r3, r3, #8
 80013ce:	b299      	uxth	r1, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	881b      	ldrh	r3, [r3, #0]
 80013d4:	1c5a      	adds	r2, r3, #1
 80013d6:	b290      	uxth	r0, r2
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	8010      	strh	r0, [r2, #0]
 80013dc:	461a      	mov	r2, r3
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	4413      	add	r3, r2
 80013e2:	b2ca      	uxtb	r2, r1
 80013e4:	701a      	strb	r2, [r3, #0]
	data[(*Offset)++] = (uint8_t) (Input);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	1c5a      	adds	r2, r3, #1
 80013ec:	b291      	uxth	r1, r2
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	8011      	strh	r1, [r2, #0]
 80013f2:	461a      	mov	r2, r3
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	4413      	add	r3, r2
 80013f8:	897a      	ldrh	r2, [r7, #10]
 80013fa:	b2d2      	uxtb	r2, r2
 80013fc:	701a      	strb	r2, [r3, #0]
}
 80013fe:	bf00      	nop
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr

0800140a <MB_Slave_Init>:
void MB_Slave_ProcessMessage(MB_Slave_t *MB);

// Initialize the modbus
// IPs: Modbus instance with all parameters
MB_Status_t MB_Slave_Init(MB_Slave_t *MB)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b082      	sub	sp, #8
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
	MB->IsInitialized = 0;
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	f892 3048 	ldrb.w	r3, [r2, #72]	@ 0x48
 8001418:	f36f 0341 	bfc	r3, #1, #1
 800141c:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48

	// allocate the TX and RX Buffers
	MB->TxBuffer = malloc(MB->TX_RX_Buffer_Size);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	899b      	ldrh	r3, [r3, #12]
 8001424:	4618      	mov	r0, r3
 8001426:	f003 fecb 	bl	80051c0 <malloc>
 800142a:	4603      	mov	r3, r0
 800142c:	461a      	mov	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	605a      	str	r2, [r3, #4]
	MB->RxBuffer = malloc(MB->TX_RX_Buffer_Size);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	899b      	ldrh	r3, [r3, #12]
 8001436:	4618      	mov	r0, r3
 8001438:	f003 fec2 	bl	80051c0 <malloc>
 800143c:	4603      	mov	r3, r0
 800143e:	461a      	mov	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	609a      	str	r2, [r3, #8]

	// allocate the MODBUS memory area to be accessed by the master
	MB->HoldingRegs = malloc(MB->HoldingRegSize * sizeof(uint16_t));
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	8a1b      	ldrh	r3, [r3, #16]
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	4618      	mov	r0, r3
 800144c:	f003 feb8 	bl	80051c0 <malloc>
 8001450:	4603      	mov	r3, r0
 8001452:	461a      	mov	r2, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	615a      	str	r2, [r3, #20]
	MB->InputRegs = malloc(MB->InputRegSize * sizeof(uint16_t));
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	8b5b      	ldrh	r3, [r3, #26]
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	4618      	mov	r0, r3
 8001460:	f003 feae 	bl	80051c0 <malloc>
 8001464:	4603      	mov	r3, r0
 8001466:	461a      	mov	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	61da      	str	r2, [r3, #28]

	memset(MB->HoldingRegs, 0, MB->HoldingRegSize * sizeof(uint16_t));
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6958      	ldr	r0, [r3, #20]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	8a1b      	ldrh	r3, [r3, #16]
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	461a      	mov	r2, r3
 8001478:	2100      	movs	r1, #0
 800147a:	f003 ff57 	bl	800532c <memset>
	memset(MB->InputRegs, 0, MB->InputRegSize * sizeof(uint16_t));
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	69d8      	ldr	r0, [r3, #28]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	8b5b      	ldrh	r3, [r3, #26]
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	461a      	mov	r2, r3
 800148a:	2100      	movs	r1, #0
 800148c:	f003 ff4e 	bl	800532c <memset>

	MB->InputBits = malloc(sizeof(MB->InputBitsSize));
 8001490:	2002      	movs	r0, #2
 8001492:	f003 fe95 	bl	80051c0 <malloc>
 8001496:	4603      	mov	r3, r0
 8001498:	461a      	mov	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	625a      	str	r2, [r3, #36]	@ 0x24
	MB->CoilBits = malloc(sizeof(MB->CoilBitsSize));
 800149e:	2002      	movs	r0, #2
 80014a0:	f003 fe8e 	bl	80051c0 <malloc>
 80014a4:	4603      	mov	r3, r0
 80014a6:	461a      	mov	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	62da      	str	r2, [r3, #44]	@ 0x2c

	memset(MB->CoilBits, 0, MB->CoilBitsSize * sizeof(uint8_t));
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80014b4:	461a      	mov	r2, r3
 80014b6:	2100      	movs	r1, #0
 80014b8:	f003 ff38 	bl	800532c <memset>
	memset(MB->InputBits, 0, MB->InputBitsSize * sizeof(uint8_t));
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80014c4:	461a      	mov	r2, r3
 80014c6:	2100      	movs	r1, #0
 80014c8:	f003 ff30 	bl	800532c <memset>

	if (MB->SLA == 0)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d101      	bne.n	80014d8 <MB_Slave_Init+0xce>
	{
		return MB_INIT_ERR_INVALID_SLA;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e03d      	b.n	8001554 <MB_Slave_Init+0x14a>
	}

	// check the buffers
	if (!MB->TxBuffer || !MB->RxBuffer || !MB->HoldingRegs || !MB->InputRegs || !MB->CoilBits || !MB->InputBits)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d013      	beq.n	8001508 <MB_Slave_Init+0xfe>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d00f      	beq.n	8001508 <MB_Slave_Init+0xfe>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	695b      	ldr	r3, [r3, #20]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d00b      	beq.n	8001508 <MB_Slave_Init+0xfe>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	69db      	ldr	r3, [r3, #28]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d007      	beq.n	8001508 <MB_Slave_Init+0xfe>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d003      	beq.n	8001508 <MB_Slave_Init+0xfe>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001504:	2b00      	cmp	r3, #0
 8001506:	d101      	bne.n	800150c <MB_Slave_Init+0x102>
	{
		return MB_INIT_ERR_MEM_ALLOC;
 8001508:	2304      	movs	r3, #4
 800150a:	e023      	b.n	8001554 <MB_Slave_Init+0x14a>
	}

	// check the function pointers to be called by the MB library
	else if (!MB->hw_interface.MB_Activate_TX || !MB->hw_interface.MB_StartListening || !MB->hw_interface.MB_Transmit || !MB->hw_interface.MB_Request_Recieved)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001510:	2b00      	cmp	r3, #0
 8001512:	d00b      	beq.n	800152c <MB_Slave_Init+0x122>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001518:	2b00      	cmp	r3, #0
 800151a:	d007      	beq.n	800152c <MB_Slave_Init+0x122>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001520:	2b00      	cmp	r3, #0
 8001522:	d003      	beq.n	800152c <MB_Slave_Init+0x122>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001528:	2b00      	cmp	r3, #0
 800152a:	d101      	bne.n	8001530 <MB_Slave_Init+0x126>
	{
		return MB_INIT_ERR_FN_PTR;
 800152c:	2305      	movs	r3, #5
 800152e:	e011      	b.n	8001554 <MB_Slave_Init+0x14a>
	}

	MB->IsInitialized = 1;
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	f892 3048 	ldrb.w	r3, [r2, #72]	@ 0x48
 8001536:	f043 0302 	orr.w	r3, r3, #2
 800153a:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
	MB->Seq = 0;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	MB->MB_Stat = MB_INIT_OK;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2201      	movs	r2, #1
 800154a:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	return MB->MB_Stat;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
}
 8001554:	4618      	mov	r0, r3
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <MB_Slave_Routine>:

// to be called periodicaly to check for incoming messages
void MB_Slave_Routine(MB_Slave_t *MB, uint32_t Ticks)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
	if (!MB->IsInitialized)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800156c:	f003 0302 	and.w	r3, r3, #2
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b00      	cmp	r3, #0
 8001574:	f000 8316 	beq.w	8001ba4 <MB_Slave_Routine+0x648>
	{
		return;
	}
	switch (MB->Seq)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800157e:	2b28      	cmp	r3, #40	@ 0x28
 8001580:	f200 830b 	bhi.w	8001b9a <MB_Slave_Routine+0x63e>
 8001584:	a201      	add	r2, pc, #4	@ (adr r2, 800158c <MB_Slave_Routine+0x30>)
 8001586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158a:	bf00      	nop
 800158c:	08001631 	.word	0x08001631
 8001590:	08001b9b 	.word	0x08001b9b
 8001594:	08001b9b 	.word	0x08001b9b
 8001598:	08001b9b 	.word	0x08001b9b
 800159c:	08001b9b 	.word	0x08001b9b
 80015a0:	08001657 	.word	0x08001657
 80015a4:	08001b9b 	.word	0x08001b9b
 80015a8:	08001b9b 	.word	0x08001b9b
 80015ac:	08001b9b 	.word	0x08001b9b
 80015b0:	08001b9b 	.word	0x08001b9b
 80015b4:	08001679 	.word	0x08001679
 80015b8:	08001b9b 	.word	0x08001b9b
 80015bc:	08001b9b 	.word	0x08001b9b
 80015c0:	08001b9b 	.word	0x08001b9b
 80015c4:	08001b9b 	.word	0x08001b9b
 80015c8:	08001b9b 	.word	0x08001b9b
 80015cc:	08001b9b 	.word	0x08001b9b
 80015d0:	08001b9b 	.word	0x08001b9b
 80015d4:	08001b9b 	.word	0x08001b9b
 80015d8:	08001b9b 	.word	0x08001b9b
 80015dc:	08001a73 	.word	0x08001a73
 80015e0:	08001b9b 	.word	0x08001b9b
 80015e4:	08001b9b 	.word	0x08001b9b
 80015e8:	08001b9b 	.word	0x08001b9b
 80015ec:	08001b9b 	.word	0x08001b9b
 80015f0:	08001b9b 	.word	0x08001b9b
 80015f4:	08001b9b 	.word	0x08001b9b
 80015f8:	08001b9b 	.word	0x08001b9b
 80015fc:	08001b9b 	.word	0x08001b9b
 8001600:	08001b9b 	.word	0x08001b9b
 8001604:	08001b0f 	.word	0x08001b0f
 8001608:	08001b9b 	.word	0x08001b9b
 800160c:	08001b9b 	.word	0x08001b9b
 8001610:	08001b9b 	.word	0x08001b9b
 8001614:	08001b9b 	.word	0x08001b9b
 8001618:	08001b9b 	.word	0x08001b9b
 800161c:	08001b9b 	.word	0x08001b9b
 8001620:	08001b9b 	.word	0x08001b9b
 8001624:	08001b9b 	.word	0x08001b9b
 8001628:	08001b9b 	.word	0x08001b9b
 800162c:	08001b69 	.word	0x08001b69
	{
		// start the receiving sequence
		case 0:
			MB->TX_MSG_LEN = 0;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
			MB->RX_LEN = 0;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	865a      	strh	r2, [r3, #50]	@ 0x32
			MB->hw_interface.MB_Activate_TX(0);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001642:	2000      	movs	r0, #0
 8001644:	4798      	blx	r3
			MB->hw_interface.MB_StartListening();
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800164a:	4798      	blx	r3
			MB->Seq = 5;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2205      	movs	r2, #5
 8001650:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			break;
 8001654:	e2b1      	b.n	8001bba <MB_Slave_Routine+0x65e>

			// start of the potential frame
		case 5:
			if (MB->RX_LEN > 0)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800165a:	2b00      	cmp	r3, #0
 800165c:	f000 82a4 	beq.w	8001ba8 <MB_Slave_Routine+0x64c>
			{
				MB->Ticks = Ticks + MB->RX_Timeout;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001664:	461a      	mov	r2, r3
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	441a      	add	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	64da      	str	r2, [r3, #76]	@ 0x4c
				MB->Seq = 10;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	220a      	movs	r2, #10
 8001672:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			}
			break;
 8001676:	e297      	b.n	8001ba8 <MB_Slave_Routine+0x64c>
			// waiting for the first 6 bytes in the message
			// SLA, FCN, reg address, and num of registers
		case 10:
			// check for timeout
			if (Ticks > MB->Ticks)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	429a      	cmp	r2, r3
 8001680:	d907      	bls.n	8001692 <MB_Slave_Routine+0x136>
			{
				MB->RX_LEN = 0;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	865a      	strh	r2, [r3, #50]	@ 0x32
				MB->Seq = 5;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2205      	movs	r2, #5
 800168c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
				{
					// jump to the next step
					MB->Seq = 20;
				}
			}
			break;
 8001690:	e28c      	b.n	8001bac <MB_Slave_Routine+0x650>
			else if ((MB->RX_LEN > 6 && (MB->RxBuffer[1] != MB_PRST_READ_MUL_REGS)) || (MB->RX_LEN > 10 && (MB->RxBuffer[1] == MB_PRST_READ_MUL_REGS)))
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001696:	2b06      	cmp	r3, #6
 8001698:	d905      	bls.n	80016a6 <MB_Slave_Routine+0x14a>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	3301      	adds	r3, #1
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	2b17      	cmp	r3, #23
 80016a4:	d10b      	bne.n	80016be <MB_Slave_Routine+0x162>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80016aa:	2b0a      	cmp	r3, #10
 80016ac:	f240 827e 	bls.w	8001bac <MB_Slave_Routine+0x650>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	3301      	adds	r3, #1
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b17      	cmp	r3, #23
 80016ba:	f040 8277 	bne.w	8001bac <MB_Slave_Routine+0x650>
				MB->RX_SLA = MB->RxBuffer[0];
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	781a      	ldrb	r2, [r3, #0]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
				MB->Fcn = MB->RxBuffer[1];
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	3301      	adds	r3, #1
 80016d0:	781a      	ldrb	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
				MB->Reg_Address = (MB->RxBuffer[2] << 8) | MB->RxBuffer[3];
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	3302      	adds	r3, #2
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	021b      	lsls	r3, r3, #8
 80016e2:	b21a      	sxth	r2, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	3303      	adds	r3, #3
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	b21b      	sxth	r3, r3
 80016ee:	4313      	orrs	r3, r2
 80016f0:	b21b      	sxth	r3, r3
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
				MB->NumOfRegisters = (MB->RxBuffer[4] << 8) | MB->RxBuffer[5];
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	3304      	adds	r3, #4
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	021b      	lsls	r3, r3, #8
 8001704:	b21a      	sxth	r2, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	3305      	adds	r3, #5
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	b21b      	sxth	r3, r3
 8001710:	4313      	orrs	r3, r2
 8001712:	b21b      	sxth	r3, r3
 8001714:	b29a      	uxth	r2, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
				switch (MB->Fcn)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 8001722:	3b01      	subs	r3, #1
 8001724:	2b16      	cmp	r3, #22
 8001726:	f200 8163 	bhi.w	80019f0 <MB_Slave_Routine+0x494>
 800172a:	a201      	add	r2, pc, #4	@ (adr r2, 8001730 <MB_Slave_Routine+0x1d4>)
 800172c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001730:	0800178d 	.word	0x0800178d
 8001734:	0800178d 	.word	0x0800178d
 8001738:	0800180b 	.word	0x0800180b
 800173c:	0800180b 	.word	0x0800180b
 8001740:	08001867 	.word	0x08001867
 8001744:	08001867 	.word	0x08001867
 8001748:	080019f1 	.word	0x080019f1
 800174c:	080019f1 	.word	0x080019f1
 8001750:	080019f1 	.word	0x080019f1
 8001754:	080019f1 	.word	0x080019f1
 8001758:	080019f1 	.word	0x080019f1
 800175c:	080019f1 	.word	0x080019f1
 8001760:	080019f1 	.word	0x080019f1
 8001764:	080019f1 	.word	0x080019f1
 8001768:	080018c3 	.word	0x080018c3
 800176c:	0800191d 	.word	0x0800191d
 8001770:	080019f1 	.word	0x080019f1
 8001774:	080019f1 	.word	0x080019f1
 8001778:	080019f1 	.word	0x080019f1
 800177c:	080019f1 	.word	0x080019f1
 8001780:	080019f1 	.word	0x080019f1
 8001784:	080019f1 	.word	0x080019f1
 8001788:	08001959 	.word	0x08001959
						MB->RX_MSG_LEN = 8;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2208      	movs	r2, #8
 8001790:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
						MB->TX_MSG_LEN = 5 + (MB->NumOfRegisters / 8) + (MB->NumOfRegisters % 8 ? 1 : 0);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800179a:	08db      	lsrs	r3, r3, #3
 800179c:	b29b      	uxth	r3, r3
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	f8b2 205a 	ldrh.w	r2, [r2, #90]	@ 0x5a
 80017a4:	f002 0207 	and.w	r2, r2, #7
 80017a8:	b292      	uxth	r2, r2
 80017aa:	2a00      	cmp	r2, #0
 80017ac:	bf14      	ite	ne
 80017ae:	2201      	movne	r2, #1
 80017b0:	2200      	moveq	r2, #0
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	4413      	add	r3, r2
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	3305      	adds	r3, #5
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
						MB->Target_MEM_Start = MB->Fcn == MB_READ_COIL ? MB->CoilBitsStart : MB->InputBitsStart;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d102      	bne.n	80017d2 <MB_Slave_Routine+0x276>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017d0:	e001      	b.n	80017d6 <MB_Slave_Routine+0x27a>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	8c1b      	ldrh	r3, [r3, #32]
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	f8a2 3062 	strh.w	r3, [r2, #98]	@ 0x62
						MB->Target_MEM_End = MB->Target_MEM_Start + (MB->Fcn == MB_READ_COIL ? MB->CoilBitsSize * 8 : MB->InputBitsSize * 8);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d104      	bne.n	80017f6 <MB_Slave_Routine+0x29a>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017f0:	00db      	lsls	r3, r3, #3
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	e003      	b.n	80017fe <MB_Slave_Routine+0x2a2>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	4413      	add	r3, r2
 8001800:	b29a      	uxth	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
						break;
 8001808:	e0f2      	b.n	80019f0 <MB_Slave_Routine+0x494>
						MB->RX_MSG_LEN = 8;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2208      	movs	r2, #8
 800180e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
						MB->TX_MSG_LEN = 5 + (MB->NumOfRegisters * 2);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	b29b      	uxth	r3, r3
 800181c:	3305      	adds	r3, #5
 800181e:	b29a      	uxth	r2, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
						MB->Target_MEM_Start = MB->Fcn == MB_READ_MUL_HLD_REG ? MB->HoldingRegStart : MB->InputRegsStart;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 800182c:	2b03      	cmp	r3, #3
 800182e:	d102      	bne.n	8001836 <MB_Slave_Routine+0x2da>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	89db      	ldrh	r3, [r3, #14]
 8001834:	e001      	b.n	800183a <MB_Slave_Routine+0x2de>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	8b1b      	ldrh	r3, [r3, #24]
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	f8a2 3062 	strh.w	r3, [r2, #98]	@ 0x62
						MB->Target_MEM_End = MB->Target_MEM_Start + (MB->Fcn == MB_READ_MUL_HLD_REG ? MB->HoldingRegSize : MB->InputRegSize);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 800184c:	2b03      	cmp	r3, #3
 800184e:	d102      	bne.n	8001856 <MB_Slave_Routine+0x2fa>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	8a1b      	ldrh	r3, [r3, #16]
 8001854:	e001      	b.n	800185a <MB_Slave_Routine+0x2fe>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	8b5b      	ldrh	r3, [r3, #26]
 800185a:	4413      	add	r3, r2
 800185c:	b29a      	uxth	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
						break;
 8001864:	e0c4      	b.n	80019f0 <MB_Slave_Routine+0x494>
						MB->NumOfRegisters = 1;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2201      	movs	r2, #1
 800186a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
						MB->RX_MSG_LEN = 8;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2208      	movs	r2, #8
 8001872:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
						MB->TX_MSG_LEN = 8;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2208      	movs	r2, #8
 800187a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
						MB->Target_MEM_Start = MB->Fcn == MB_FRC_SNG_COIL ? MB->CoilBitsStart : MB->HoldingRegStart;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 8001884:	2b05      	cmp	r3, #5
 8001886:	d102      	bne.n	800188e <MB_Slave_Routine+0x332>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800188c:	e001      	b.n	8001892 <MB_Slave_Routine+0x336>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	89db      	ldrh	r3, [r3, #14]
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	f8a2 3062 	strh.w	r3, [r2, #98]	@ 0x62
						MB->Target_MEM_End = MB->Target_MEM_Start + (MB->Fcn == MB_FRC_SNG_COIL ? MB->CoilBitsSize * 8 : MB->HoldingRegSize);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 80018a4:	2b05      	cmp	r3, #5
 80018a6:	d104      	bne.n	80018b2 <MB_Slave_Routine+0x356>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	e001      	b.n	80018b6 <MB_Slave_Routine+0x35a>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	8a1b      	ldrh	r3, [r3, #16]
 80018b6:	4413      	add	r3, r2
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
						break;
 80018c0:	e096      	b.n	80019f0 <MB_Slave_Routine+0x494>
						MB->RX_MSG_LEN = 9 + (MB->NumOfRegisters / 8) + (MB->NumOfRegisters % 8 ? 1 : 0);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80018c8:	08db      	lsrs	r3, r3, #3
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	f8b2 205a 	ldrh.w	r2, [r2, #90]	@ 0x5a
 80018d2:	f002 0207 	and.w	r2, r2, #7
 80018d6:	b292      	uxth	r2, r2
 80018d8:	2a00      	cmp	r2, #0
 80018da:	bf14      	ite	ne
 80018dc:	2201      	movne	r2, #1
 80018de:	2200      	moveq	r2, #0
 80018e0:	b2d2      	uxtb	r2, r2
 80018e2:	4413      	add	r3, r2
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	3309      	adds	r3, #9
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
						MB->TX_MSG_LEN = 8;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2208      	movs	r2, #8
 80018f4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
						MB->Target_MEM_Start = MB->CoilBitsStart;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
						MB->Target_MEM_End = MB->Target_MEM_Start + (MB->CoilBitsSize * 8);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800190c:	00db      	lsls	r3, r3, #3
 800190e:	b29b      	uxth	r3, r3
 8001910:	4413      	add	r3, r2
 8001912:	b29a      	uxth	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
						break;
 800191a:	e069      	b.n	80019f0 <MB_Slave_Routine+0x494>
						MB->RX_MSG_LEN = 9 + (MB->NumOfRegisters * 2);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	b29b      	uxth	r3, r3
 8001926:	3309      	adds	r3, #9
 8001928:	b29a      	uxth	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
						MB->TX_MSG_LEN = 8;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2208      	movs	r2, #8
 8001934:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
						MB->Target_MEM_Start = MB->HoldingRegStart;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	89da      	ldrh	r2, [r3, #14]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
						MB->Target_MEM_End = MB->Target_MEM_Start + (MB->HoldingRegSize);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	8a1b      	ldrh	r3, [r3, #16]
 800194c:	4413      	add	r3, r2
 800194e:	b29a      	uxth	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
						break;
 8001956:	e04b      	b.n	80019f0 <MB_Slave_Routine+0x494>
						MB->Reg_Address_W = (MB->RxBuffer[6] << 8) | MB->RxBuffer[7];
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	3306      	adds	r3, #6
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	021b      	lsls	r3, r3, #8
 8001962:	b21a      	sxth	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	3307      	adds	r3, #7
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	b21b      	sxth	r3, r3
 800196e:	4313      	orrs	r3, r2
 8001970:	b21b      	sxth	r3, r3
 8001972:	b29a      	uxth	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
						MB->NumOfW_Regs = (MB->RxBuffer[8] << 8) | MB->RxBuffer[9];
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	3308      	adds	r3, #8
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	021b      	lsls	r3, r3, #8
 8001984:	b21a      	sxth	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	3309      	adds	r3, #9
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	b21b      	sxth	r3, r3
 8001990:	4313      	orrs	r3, r2
 8001992:	b21b      	sxth	r3, r3
 8001994:	b29a      	uxth	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
						MB->ByteCount = MB->RxBuffer[10];
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	7a9a      	ldrb	r2, [r3, #10]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
						MB->RX_MSG_LEN = 13 + (2 * MB->NumOfW_Regs);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	330d      	adds	r3, #13
 80019b4:	b29a      	uxth	r2, r3
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
						MB->TX_MSG_LEN = 5 + (2 * MB->NumOfRegisters);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	3305      	adds	r3, #5
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
						MB->Target_MEM_Start = MB->HoldingRegStart;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	89da      	ldrh	r2, [r3, #14]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
						MB->Target_MEM_End = MB->Target_MEM_Start + (MB->HoldingRegSize);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	8a1b      	ldrh	r3, [r3, #16]
 80019e4:	4413      	add	r3, r2
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
						break;
 80019ee:	bf00      	nop
				if (MB->RX_LEN >= MB->RX_MSG_LEN)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d334      	bcc.n	8001a68 <MB_Slave_Routine+0x50c>
					MB->MB_Stat = MB_STAT_OK;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
					MB_Slave_ProcessMessage(MB);
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f000 f914 	bl	8001c34 <MB_Slave_ProcessMessage>
					if (MB->RX_Silent_Interval_MS == 0)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d11d      	bne.n	8001a50 <MB_Slave_Routine+0x4f4>
						MB->hw_interface.MB_Activate_TX(1); // activate transmitter
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a18:	2001      	movs	r0, #1
 8001a1a:	4798      	blx	r3
						MB->hw_interface.MB_Transmit(MB->TxBuffer, MB->TX_MSG_LEN);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	6850      	ldr	r0, [r2, #4]
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	f8b2 2050 	ldrh.w	r2, [r2, #80]	@ 0x50
 8001a2a:	4611      	mov	r1, r2
 8001a2c:	4798      	blx	r3
						if (MB->TX_Automplete)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001a34:	f003 0301 	and.w	r3, r3, #1
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d003      	beq.n	8001a46 <MB_Slave_Routine+0x4ea>
							MB->hw_interface.MB_Activate_TX(0);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a42:	2000      	movs	r0, #0
 8001a44:	4798      	blx	r3
						MB->Seq = 40;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2228      	movs	r2, #40	@ 0x28
 8001a4a:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			break;
 8001a4e:	e0ad      	b.n	8001bac <MB_Slave_Routine+0x650>
						MB->Ticks = Ticks + MB->RX_Silent_Interval_MS;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001a54:	461a      	mov	r2, r3
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	441a      	add	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	64da      	str	r2, [r3, #76]	@ 0x4c
						MB->Seq = 30;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	221e      	movs	r2, #30
 8001a62:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			break;
 8001a66:	e0a1      	b.n	8001bac <MB_Slave_Routine+0x650>
					MB->Seq = 20;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2214      	movs	r2, #20
 8001a6c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			break;
 8001a70:	e09c      	b.n	8001bac <MB_Slave_Routine+0x650>

			// wait for the rest of the message
		case 20:
			if (MB->RX_LEN >= MB->RX_MSG_LEN)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d334      	bcc.n	8001aea <MB_Slave_Routine+0x58e>
			{
				MB->MB_Stat = MB_STAT_OK;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				MB_Slave_ProcessMessage(MB);
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f000 f8d3 	bl	8001c34 <MB_Slave_ProcessMessage>
				// for a zero wait state interfae (like modbus over USB)
				if (MB->RX_Silent_Interval_MS == 0)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d11d      	bne.n	8001ad2 <MB_Slave_Routine+0x576>
				{
					MB->hw_interface.MB_Activate_TX(1); // activate transmitter
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9a:	2001      	movs	r0, #1
 8001a9c:	4798      	blx	r3
					MB->hw_interface.MB_Transmit(MB->TxBuffer, MB->TX_MSG_LEN);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	6850      	ldr	r0, [r2, #4]
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	f8b2 2050 	ldrh.w	r2, [r2, #80]	@ 0x50
 8001aac:	4611      	mov	r1, r2
 8001aae:	4798      	blx	r3
					// disable TX mode in case of autocomplete (non blocking call)
					if (MB->TX_Automplete)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d003      	beq.n	8001ac8 <MB_Slave_Routine+0x56c>
					{
						MB->hw_interface.MB_Activate_TX(0);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac4:	2000      	movs	r0, #0
 8001ac6:	4798      	blx	r3
					}
					MB->Seq = 40;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2228      	movs	r2, #40	@ 0x28
 8001acc:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
				MB->MB_Stat = MB_RX_TIMEOUT;
				MB->hw_interface.MB_Request_Recieved(MB);
				MB->Seq = 0;
				return;
			}
			break;
 8001ad0:	e06e      	b.n	8001bb0 <MB_Slave_Routine+0x654>
					MB->Ticks = Ticks + MB->RX_Silent_Interval_MS;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	441a      	add	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	64da      	str	r2, [r3, #76]	@ 0x4c
					MB->Seq = 30;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	221e      	movs	r2, #30
 8001ae4:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			break;
 8001ae8:	e062      	b.n	8001bb0 <MB_Slave_Routine+0x654>
			else if (Ticks > MB->Ticks)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d95d      	bls.n	8001bb0 <MB_Slave_Routine+0x654>
				MB->MB_Stat = MB_RX_TIMEOUT;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	220f      	movs	r2, #15
 8001af8:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				MB->hw_interface.MB_Request_Recieved(MB);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	4798      	blx	r3
				MB->Seq = 0;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
				return;
 8001b0c:	e055      	b.n	8001bba <MB_Slave_Routine+0x65e>

			// transmit the reply if needed
		case 30:
			if (MB->MB_Stat == MB_STAT_OK)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d122      	bne.n	8001b5e <MB_Slave_Routine+0x602>
			{
				// wait for silent interval to finish
				if (Ticks > MB->Ticks)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d948      	bls.n	8001bb4 <MB_Slave_Routine+0x658>
				{
					MB->hw_interface.MB_Activate_TX(1); // activate transmitter
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b26:	2001      	movs	r0, #1
 8001b28:	4798      	blx	r3
					MB->hw_interface.MB_Transmit(MB->TxBuffer, MB->TX_MSG_LEN);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	6850      	ldr	r0, [r2, #4]
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	f8b2 2050 	ldrh.w	r2, [r2, #80]	@ 0x50
 8001b38:	4611      	mov	r1, r2
 8001b3a:	4798      	blx	r3
					// disable TX mode in case of autocomplete (non blocking call)
					if (MB->TX_Automplete)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d003      	beq.n	8001b54 <MB_Slave_Routine+0x5f8>
					{
						MB->hw_interface.MB_Activate_TX(0);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b50:	2000      	movs	r0, #0
 8001b52:	4798      	blx	r3
					}
					MB->Seq = 40;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2228      	movs	r2, #40	@ 0x28
 8001b58:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			}
			else
			{
				MB->Seq = 0;
			}
			break;
 8001b5c:	e02a      	b.n	8001bb4 <MB_Slave_Routine+0x658>
				MB->Seq = 0;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			break;
 8001b66:	e025      	b.n	8001bb4 <MB_Slave_Routine+0x658>

			// wait till tx is complete
		case 40:
			if (MB->TX_Complete || MB->TX_Automplete)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001b6e:	f003 0304 	and.w	r3, r3, #4
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d107      	bne.n	8001b88 <MB_Slave_Routine+0x62c>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d017      	beq.n	8001bb8 <MB_Slave_Routine+0x65c>
			{
				MB->MB_Stat = MB_STAT_OK;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				MB->Seq = 0;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2200      	movs	r2, #0
 8001b94:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			}
			break;
 8001b98:	e00e      	b.n	8001bb8 <MB_Slave_Routine+0x65c>

		default:
			MB->Seq = 0;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			break;
 8001ba2:	e00a      	b.n	8001bba <MB_Slave_Routine+0x65e>
		return;
 8001ba4:	bf00      	nop
 8001ba6:	e008      	b.n	8001bba <MB_Slave_Routine+0x65e>
			break;
 8001ba8:	bf00      	nop
 8001baa:	e006      	b.n	8001bba <MB_Slave_Routine+0x65e>
			break;
 8001bac:	bf00      	nop
 8001bae:	e004      	b.n	8001bba <MB_Slave_Routine+0x65e>
			break;
 8001bb0:	bf00      	nop
 8001bb2:	e002      	b.n	8001bba <MB_Slave_Routine+0x65e>
			break;
 8001bb4:	bf00      	nop
 8001bb6:	e000      	b.n	8001bba <MB_Slave_Routine+0x65e>
			break;
 8001bb8:	bf00      	nop
	}
}
 8001bba:	3708      	adds	r7, #8
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <MB_Slave_TX_Complete>:
 }*/

// These functions are called from the user program
// used to signal the library that the TX operation s complete
void MB_Slave_TX_Complete(MB_Slave_t *MB)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
	MB->TX_Complete = 1;
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	f892 3048 	ldrb.w	r3, [r2, #72]	@ 0x48
 8001bce:	f043 0304 	orr.w	r3, r3, #4
 8001bd2:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
	MB->hw_interface.MB_Activate_TX(0);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	2000      	movs	r0, #0
 8001bdc:	4798      	blx	r3
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <MB_Slave_Prepare_Exception>:
	}
}

/// @brief (internal only) prepares an exception reply to be issed to the master
void MB_Slave_Prepare_Exception(MB_Slave_t *MB, MB_EXC_CODE C)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b083      	sub	sp, #12
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
 8001bee:	460b      	mov	r3, r1
 8001bf0:	70fb      	strb	r3, [r7, #3]
	MB->TX_MSG_LEN = 5;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2205      	movs	r2, #5
 8001bf6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
	MB->TxBuffer[0] = MB->RxBuffer[0];
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	7812      	ldrb	r2, [r2, #0]
 8001c04:	701a      	strb	r2, [r3, #0]
	MB->TxBuffer[1] = MB->RxBuffer[1] | 0x80;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	781a      	ldrb	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	3301      	adds	r3, #1
 8001c14:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001c18:	b2d2      	uxtb	r2, r2
 8001c1a:	701a      	strb	r2, [r3, #0]
	MB->TxBuffer[2] = C;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	3302      	adds	r3, #2
 8001c22:	78fa      	ldrb	r2, [r7, #3]
 8001c24:	701a      	strb	r2, [r3, #0]
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
	...

08001c34 <MB_Slave_ProcessMessage>:
/// @fn void MB_Slave_ProcessMessage(MB_Slave_t*)
/// @brief internal api function
/// this is where the message is processed,
/// @param MB ptr to the Modbus slave struct
void MB_Slave_ProcessMessage(MB_Slave_t *MB)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b088      	sub	sp, #32
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
	// return MB_OK;
	// check the message integrity
	uint16_t crc = crc16(MB->RxBuffer, MB->RX_LEN - 2);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001c44:	3b02      	subs	r3, #2
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4610      	mov	r0, r2
 8001c4c:	f7ff fa36 	bl	80010bc <crc16>
 8001c50:	4603      	mov	r3, r0
 8001c52:	82fb      	strh	r3, [r7, #22]
	uint16_t crc_data = MB->RxBuffer[MB->RX_LEN - 1] | (MB->RxBuffer[MB->RX_LEN - 2] << 8);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689a      	ldr	r2, [r3, #8]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	b21a      	sxth	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6899      	ldr	r1, [r3, #8]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001c6c:	3b02      	subs	r3, #2
 8001c6e:	440b      	add	r3, r1
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	021b      	lsls	r3, r3, #8
 8001c74:	b21b      	sxth	r3, r3
 8001c76:	4313      	orrs	r3, r2
 8001c78:	b21b      	sxth	r3, r3
 8001c7a:	82bb      	strh	r3, [r7, #20]

	// check the CRC
	if (crc != crc_data)
 8001c7c:	8afa      	ldrh	r2, [r7, #22]
 8001c7e:	8abb      	ldrh	r3, [r7, #20]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d004      	beq.n	8001c8e <MB_Slave_ProcessMessage+0x5a>
	{
		// return CRC error
		MB->MB_Stat = MB_RX_ERR_CRC;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	220d      	movs	r2, #13
 8001c88:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
		return;
 8001c8c:	e1cd      	b.n	800202a <MB_Slave_ProcessMessage+0x3f6>
	}
	else if (MB->SLA != MB->RX_SLA)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	781a      	ldrb	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d004      	beq.n	8001ca6 <MB_Slave_ProcessMessage+0x72>
	{
		MB->MB_Stat = MB_RX_ERR_ADD;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	220b      	movs	r2, #11
 8001ca0:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
		return;
 8001ca4:	e1c1      	b.n	800202a <MB_Slave_ProcessMessage+0x3f6>
	}

	// used for internal operations
	uint16_t Off = 0;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	81fb      	strh	r3, [r7, #14]
	uint16_t *ptr;

	// check for a valid address and data length
	if (MB->Target_MEM_Start > MB->Reg_Address || (MB->Reg_Address + MB->NumOfRegisters) > MB->Target_MEM_End)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d80c      	bhi.n	8001cd4 <MB_Slave_ProcessMessage+0xa0>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001cc8:	4413      	add	r3, r2
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	f8b2 2064 	ldrh.w	r2, [r2, #100]	@ 0x64
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	dd04      	ble.n	8001cde <MB_Slave_ProcessMessage+0xaa>
	{
		MB_Slave_Prepare_Exception(MB, MB_ILLEGAL_DATA_ADDRESS);
 8001cd4:	2102      	movs	r1, #2
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f7ff ff85 	bl	8001be6 <MB_Slave_Prepare_Exception>
 8001cdc:	e174      	b.n	8001fc8 <MB_Slave_ProcessMessage+0x394>
	}
	else
	{
		// get the function code
		switch (MB->Fcn)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	2b16      	cmp	r3, #22
 8001ce8:	f200 8169 	bhi.w	8001fbe <MB_Slave_ProcessMessage+0x38a>
 8001cec:	a201      	add	r2, pc, #4	@ (adr r2, 8001cf4 <MB_Slave_ProcessMessage+0xc0>)
 8001cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf2:	bf00      	nop
 8001cf4:	08001d51 	.word	0x08001d51
 8001cf8:	08001d51 	.word	0x08001d51
 8001cfc:	08001dc3 	.word	0x08001dc3
 8001d00:	08001dc3 	.word	0x08001dc3
 8001d04:	08001e3f 	.word	0x08001e3f
 8001d08:	08001e3f 	.word	0x08001e3f
 8001d0c:	08001fbf 	.word	0x08001fbf
 8001d10:	08001fbf 	.word	0x08001fbf
 8001d14:	08001fbf 	.word	0x08001fbf
 8001d18:	08001fbf 	.word	0x08001fbf
 8001d1c:	08001fbf 	.word	0x08001fbf
 8001d20:	08001fbf 	.word	0x08001fbf
 8001d24:	08001fbf 	.word	0x08001fbf
 8001d28:	08001fbf 	.word	0x08001fbf
 8001d2c:	08001e99 	.word	0x08001e99
 8001d30:	08001e99 	.word	0x08001e99
 8001d34:	08001fbf 	.word	0x08001fbf
 8001d38:	08001fbf 	.word	0x08001fbf
 8001d3c:	08001fbf 	.word	0x08001fbf
 8001d40:	08001fbf 	.word	0x08001fbf
 8001d44:	08001fbf 	.word	0x08001fbf
 8001d48:	08001fbf 	.word	0x08001fbf
 8001d4c:	08001f13 	.word	0x08001f13
		{
			case MB_READ_COIL:
			case MB_READ_INPUT_STAT:
				// callback is issued before preparing the reply
				MB->hw_interface.MB_Request_Recieved(MB);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	4798      	blx	r3
				// encode the bits to be acquirted into the message
				MB_Encode_Coils(MB->Fcn == MB_READ_COIL ? MB->CoilBits : MB->InputBits, MB->Reg_Address, MB->TxBuffer + 3, MB->NumOfRegisters);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d102      	bne.n	8001d68 <MB_Slave_ProcessMessage+0x134>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8001d66:	e001      	b.n	8001d6c <MB_Slave_ProcessMessage+0x138>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f8b3 1056 	ldrh.w	r1, [r3, #86]	@ 0x56
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	1cda      	adds	r2, r3, #3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001d7e:	f7ff fac1 	bl	8001304 <MB_Encode_Coils>
				MB->TxBuffer[2] = (MB->NumOfRegisters / 8) + (MB->NumOfRegisters % 8 ? 1 : 0);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001d88:	08db      	lsrs	r3, r3, #3
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001d94:	f003 0307 	and.w	r3, r3, #7
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	bf14      	ite	ne
 8001d9e:	2301      	movne	r3, #1
 8001da0:	2300      	moveq	r3, #0
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	4619      	mov	r1, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	3302      	adds	r3, #2
 8001dac:	440a      	add	r2, r1
 8001dae:	b2d2      	uxtb	r2, r2
 8001db0:	701a      	strb	r2, [r3, #0]
				memcpy(MB->TxBuffer, MB->RxBuffer, 2);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	6892      	ldr	r2, [r2, #8]
 8001dba:	8812      	ldrh	r2, [r2, #0]
 8001dbc:	b292      	uxth	r2, r2
 8001dbe:	801a      	strh	r2, [r3, #0]
				break;
 8001dc0:	e102      	b.n	8001fc8 <MB_Slave_ProcessMessage+0x394>

				// for read multiple holding registers.
			case MB_READ_MUL_HLD_REG:
			case MB_READ_INPUT_REG:
				// callback is issued before preparing the reply
				MB->hw_interface.MB_Request_Recieved(MB);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	4798      	blx	r3
				ptr = MB->Fcn == MB_READ_INPUT_REG ? MB->InputRegs : MB->HoldingRegs;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 8001dd0:	2b04      	cmp	r3, #4
 8001dd2:	d102      	bne.n	8001dda <MB_Slave_ProcessMessage+0x1a6>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	69db      	ldr	r3, [r3, #28]
 8001dd8:	e001      	b.n	8001dde <MB_Slave_ProcessMessage+0x1aa>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	613b      	str	r3, [r7, #16]
				// encode the registers
				for (uint16_t x = 0; x < MB->NumOfRegisters; x++)
 8001de0:	2300      	movs	r3, #0
 8001de2:	83fb      	strh	r3, [r7, #30]
 8001de4:	e013      	b.n	8001e0e <MB_Slave_ProcessMessage+0x1da>
				{
					MB_Encode_UInt16(MB->TxBuffer + 3, ptr[x + MB->Reg_Address], &Off);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	1cd8      	adds	r0, r3, #3
 8001dec:	8bfb      	ldrh	r3, [r7, #30]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	f8b2 2056 	ldrh.w	r2, [r2, #86]	@ 0x56
 8001df4:	4413      	add	r3, r2
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	f107 020e 	add.w	r2, r7, #14
 8001e02:	4619      	mov	r1, r3
 8001e04:	f7ff fada 	bl	80013bc <MB_Encode_UInt16>
				for (uint16_t x = 0; x < MB->NumOfRegisters; x++)
 8001e08:	8bfb      	ldrh	r3, [r7, #30]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	83fb      	strh	r3, [r7, #30]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001e14:	8bfa      	ldrh	r2, [r7, #30]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d3e5      	bcc.n	8001de6 <MB_Slave_ProcessMessage+0x1b2>
				}

				memcpy(MB->TxBuffer, MB->RxBuffer, 2);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	6892      	ldr	r2, [r2, #8]
 8001e22:	8812      	ldrh	r2, [r2, #0]
 8001e24:	b292      	uxth	r2, r2
 8001e26:	801a      	strh	r2, [r3, #0]
				// compute and load the byte count
				MB->TxBuffer[2] = 2 * MB->NumOfRegisters;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	3302      	adds	r3, #2
 8001e36:	0052      	lsls	r2, r2, #1
 8001e38:	b2d2      	uxtb	r2, r2
 8001e3a:	701a      	strb	r2, [r3, #0]
				break;
 8001e3c:	e0c4      	b.n	8001fc8 <MB_Slave_ProcessMessage+0x394>

			case MB_FRC_SNG_COIL:
			case MB_PRST_SNG_REG:
				if (MB->Fcn == MB_FRC_SNG_COIL)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 8001e44:	2b05      	cmp	r3, #5
 8001e46:	d10b      	bne.n	8001e60 <MB_Slave_ProcessMessage+0x22c>
				{
					MB_Parse_Coils(MB->RxBuffer + 4, MB->Reg_Address, MB->CoilBits, 1);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	1d18      	adds	r0, r3, #4
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f8b3 1056 	ldrh.w	r1, [r3, #86]	@ 0x56
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e58:	2301      	movs	r3, #1
 8001e5a:	f7ff f999 	bl	8001190 <MB_Parse_Coils>
 8001e5e:	e00e      	b.n	8001e7e <MB_Slave_ProcessMessage+0x24a>
				}
				else
				{
					MB_Parse_UInt16(MB->RxBuffer + 4, &Off, &MB->HoldingRegs[MB->Reg_Address]);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	1d18      	adds	r0, r3, #4
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	695a      	ldr	r2, [r3, #20]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	441a      	add	r2, r3
 8001e74:	f107 030e 	add.w	r3, r7, #14
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f7ff f9e5 	bl	8001248 <MB_Parse_UInt16>
				}
				// callback is issued after parsing the data
				MB->hw_interface.MB_Request_Recieved(MB);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	4798      	blx	r3
				// copy the slave address, function code, reg address, numofregisters
				// to the TX Buffer
				memcpy(MB->TxBuffer, MB->RxBuffer, 6);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6858      	ldr	r0, [r3, #4]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	2206      	movs	r2, #6
 8001e90:	4619      	mov	r1, r3
 8001e92:	f003 fa8f 	bl	80053b4 <memcpy>
				break;
 8001e96:	e097      	b.n	8001fc8 <MB_Slave_ProcessMessage+0x394>

				// num of registers here indicate the num of coil bits
			case MB_FRC_MUL_COILS:
			case MB_PRST_MUL_REGS:
				if (MB->Fcn == MB_FRC_MUL_COILS)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 8001e9e:	2b0f      	cmp	r3, #15
 8001ea0:	d10d      	bne.n	8001ebe <MB_Slave_ProcessMessage+0x28a>
				{
					MB_Parse_Coils(MB->RxBuffer + 7, MB->Reg_Address, MB->CoilBits, MB->NumOfRegisters);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	1dd8      	adds	r0, r3, #7
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f8b3 1056 	ldrh.w	r1, [r3, #86]	@ 0x56
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001eb8:	f7ff f96a 	bl	8001190 <MB_Parse_Coils>
 8001ebc:	e01c      	b.n	8001ef8 <MB_Slave_ProcessMessage+0x2c4>
				}
				else
				{
					for (uint16_t x = 0; x < MB->NumOfRegisters; x++)
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	83bb      	strh	r3, [r7, #28]
 8001ec2:	e013      	b.n	8001eec <MB_Slave_ProcessMessage+0x2b8>
					{
						MB_Parse_UInt16(MB->RxBuffer + 7, &Off, &MB->HoldingRegs[x + MB->Reg_Address]);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	1dd8      	adds	r0, r3, #7
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	695a      	ldr	r2, [r3, #20]
 8001ece:	8bbb      	ldrh	r3, [r7, #28]
 8001ed0:	6879      	ldr	r1, [r7, #4]
 8001ed2:	f8b1 1056 	ldrh.w	r1, [r1, #86]	@ 0x56
 8001ed6:	440b      	add	r3, r1
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	441a      	add	r2, r3
 8001edc:	f107 030e 	add.w	r3, r7, #14
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	f7ff f9b1 	bl	8001248 <MB_Parse_UInt16>
					for (uint16_t x = 0; x < MB->NumOfRegisters; x++)
 8001ee6:	8bbb      	ldrh	r3, [r7, #28]
 8001ee8:	3301      	adds	r3, #1
 8001eea:	83bb      	strh	r3, [r7, #28]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001ef2:	8bba      	ldrh	r2, [r7, #28]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d3e5      	bcc.n	8001ec4 <MB_Slave_ProcessMessage+0x290>
					}
				}
				// callback is issued after parsing the data
				MB->hw_interface.MB_Request_Recieved(MB);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	4798      	blx	r3
				// copy the slave address, function code, reg address, numofregisters
				// to the TX Buffer
				memcpy(MB->TxBuffer, MB->RxBuffer, 6);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6858      	ldr	r0, [r3, #4]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	2206      	movs	r2, #6
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	f003 fa52 	bl	80053b4 <memcpy>
				break;
 8001f10:	e05a      	b.n	8001fc8 <MB_Slave_ProcessMessage+0x394>

			case MB_PRST_READ_MUL_REGS:
				// preset the requested holding registers (the write part)
				for (uint16_t x = 0; x < MB->NumOfW_Regs; x++)
 8001f12:	2300      	movs	r3, #0
 8001f14:	837b      	strh	r3, [r7, #26]
 8001f16:	e014      	b.n	8001f42 <MB_Slave_ProcessMessage+0x30e>
				{
					MB_Parse_UInt16(MB->RxBuffer + 11, &Off, &MB->HoldingRegs[x + MB->Reg_Address_W]);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f103 000b 	add.w	r0, r3, #11
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	695a      	ldr	r2, [r3, #20]
 8001f24:	8b7b      	ldrh	r3, [r7, #26]
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	f8b1 1058 	ldrh.w	r1, [r1, #88]	@ 0x58
 8001f2c:	440b      	add	r3, r1
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	441a      	add	r2, r3
 8001f32:	f107 030e 	add.w	r3, r7, #14
 8001f36:	4619      	mov	r1, r3
 8001f38:	f7ff f986 	bl	8001248 <MB_Parse_UInt16>
				for (uint16_t x = 0; x < MB->NumOfW_Regs; x++)
 8001f3c:	8b7b      	ldrh	r3, [r7, #26]
 8001f3e:	3301      	adds	r3, #1
 8001f40:	837b      	strh	r3, [r7, #26]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8001f48:	8b7a      	ldrh	r2, [r7, #26]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d3e4      	bcc.n	8001f18 <MB_Slave_ProcessMessage+0x2e4>
				}
				// issue the callback before loading the data intot he buffer
				MB->hw_interface.MB_Request_Recieved(MB);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	4798      	blx	r3
				ptr = MB->HoldingRegs;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	695b      	ldr	r3, [r3, #20]
 8001f5a:	613b      	str	r3, [r7, #16]
				// encode the registers (the read part)
				Off = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	81fb      	strh	r3, [r7, #14]
				for (uint16_t x = 0; x < MB->NumOfRegisters; x++)
 8001f60:	2300      	movs	r3, #0
 8001f62:	833b      	strh	r3, [r7, #24]
 8001f64:	e013      	b.n	8001f8e <MB_Slave_ProcessMessage+0x35a>
				{
					MB_Encode_UInt16(MB->TxBuffer + 3, ptr[x + MB->Reg_Address], &Off);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	1cd8      	adds	r0, r3, #3
 8001f6c:	8b3b      	ldrh	r3, [r7, #24]
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	f8b2 2056 	ldrh.w	r2, [r2, #86]	@ 0x56
 8001f74:	4413      	add	r3, r2
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	f107 020e 	add.w	r2, r7, #14
 8001f82:	4619      	mov	r1, r3
 8001f84:	f7ff fa1a 	bl	80013bc <MB_Encode_UInt16>
				for (uint16_t x = 0; x < MB->NumOfRegisters; x++)
 8001f88:	8b3b      	ldrh	r3, [r7, #24]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	833b      	strh	r3, [r7, #24]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001f94:	8b3a      	ldrh	r2, [r7, #24]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d3e5      	bcc.n	8001f66 <MB_Slave_ProcessMessage+0x332>
				}
				// load the byte count
				MB->TxBuffer[2] = 2 * MB->NumOfRegisters;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001fa0:	b2da      	uxtb	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	3302      	adds	r3, #2
 8001fa8:	0052      	lsls	r2, r2, #1
 8001faa:	b2d2      	uxtb	r2, r2
 8001fac:	701a      	strb	r2, [r3, #0]
				// copy the slave address and functioncode from the incoming message
				memcpy(MB->TxBuffer, MB->RxBuffer, 2);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	6892      	ldr	r2, [r2, #8]
 8001fb6:	8812      	ldrh	r2, [r2, #0]
 8001fb8:	b292      	uxth	r2, r2
 8001fba:	801a      	strh	r2, [r3, #0]
				break;
 8001fbc:	e004      	b.n	8001fc8 <MB_Slave_ProcessMessage+0x394>

				// for illegal function code
			default:
				MB_Slave_Prepare_Exception(MB, MB_ILLEGAL_FUNC);
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff fe10 	bl	8001be6 <MB_Slave_Prepare_Exception>
				break;
 8001fc6:	bf00      	nop
		}
	}
	MB->RX_LEN = 0;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	865a      	strh	r2, [r3, #50]	@ 0x32
	// compute the checksum
	crc = crc16(MB->TxBuffer, MB->TX_MSG_LEN - 2); // -2 to remove the CRC slots from the CRC calculation
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fd8:	3b02      	subs	r3, #2
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4610      	mov	r0, r2
 8001fe0:	f7ff f86c 	bl	80010bc <crc16>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	82fb      	strh	r3, [r7, #22]
	MB->TxBuffer[MB->TX_MSG_LEN - 2] = (uint8_t) (crc >> 8);
 8001fe8:	8afb      	ldrh	r3, [r7, #22]
 8001fea:	0a1b      	lsrs	r3, r3, #8
 8001fec:	b299      	uxth	r1, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ff8:	3b02      	subs	r3, #2
 8001ffa:	4413      	add	r3, r2
 8001ffc:	b2ca      	uxtb	r2, r1
 8001ffe:	701a      	strb	r2, [r3, #0]
	MB->TxBuffer[MB->TX_MSG_LEN - 1] = (uint8_t) (crc);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685a      	ldr	r2, [r3, #4]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800200a:	3b01      	subs	r3, #1
 800200c:	4413      	add	r3, r2
 800200e:	8afa      	ldrh	r2, [r7, #22]
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	701a      	strb	r2, [r3, #0]
	// ready to transmit
	MB->TX_Complete = 0;
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	f892 3048 	ldrb.w	r3, [r2, #72]	@ 0x48
 800201a:	f36f 0382 	bfc	r3, #2, #1
 800201e:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
	MB->MB_Stat = MB_STAT_OK;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
}
 800202a:	3720      	adds	r7, #32
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002034:	4b0e      	ldr	r3, [pc, #56]	@ (8002070 <HAL_Init+0x40>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a0d      	ldr	r2, [pc, #52]	@ (8002070 <HAL_Init+0x40>)
 800203a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800203e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002040:	4b0b      	ldr	r3, [pc, #44]	@ (8002070 <HAL_Init+0x40>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a0a      	ldr	r2, [pc, #40]	@ (8002070 <HAL_Init+0x40>)
 8002046:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800204a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800204c:	4b08      	ldr	r3, [pc, #32]	@ (8002070 <HAL_Init+0x40>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a07      	ldr	r2, [pc, #28]	@ (8002070 <HAL_Init+0x40>)
 8002052:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002056:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002058:	2003      	movs	r0, #3
 800205a:	f000 f941 	bl	80022e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800205e:	200f      	movs	r0, #15
 8002060:	f000 f808 	bl	8002074 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002064:	f7fe fcf0 	bl	8000a48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40023c00 	.word	0x40023c00

08002074 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800207c:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <HAL_InitTick+0x54>)
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	4b12      	ldr	r3, [pc, #72]	@ (80020cc <HAL_InitTick+0x58>)
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	4619      	mov	r1, r3
 8002086:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800208a:	fbb3 f3f1 	udiv	r3, r3, r1
 800208e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002092:	4618      	mov	r0, r3
 8002094:	f000 f95d 	bl	8002352 <HAL_SYSTICK_Config>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e00e      	b.n	80020c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2b0f      	cmp	r3, #15
 80020a6:	d80a      	bhi.n	80020be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020a8:	2200      	movs	r2, #0
 80020aa:	6879      	ldr	r1, [r7, #4]
 80020ac:	f04f 30ff 	mov.w	r0, #4294967295
 80020b0:	f000 f921 	bl	80022f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020b4:	4a06      	ldr	r2, [pc, #24]	@ (80020d0 <HAL_InitTick+0x5c>)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020ba:	2300      	movs	r3, #0
 80020bc:	e000      	b.n	80020c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	20000000 	.word	0x20000000
 80020cc:	20000008 	.word	0x20000008
 80020d0:	20000004 	.word	0x20000004

080020d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020d8:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <HAL_IncTick+0x20>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	461a      	mov	r2, r3
 80020de:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <HAL_IncTick+0x24>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4413      	add	r3, r2
 80020e4:	4a04      	ldr	r2, [pc, #16]	@ (80020f8 <HAL_IncTick+0x24>)
 80020e6:	6013      	str	r3, [r2, #0]
}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	20000008 	.word	0x20000008
 80020f8:	20000628 	.word	0x20000628

080020fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002100:	4b03      	ldr	r3, [pc, #12]	@ (8002110 <HAL_GetTick+0x14>)
 8002102:	681b      	ldr	r3, [r3, #0]
}
 8002104:	4618      	mov	r0, r3
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	20000628 	.word	0x20000628

08002114 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002124:	4b0c      	ldr	r3, [pc, #48]	@ (8002158 <__NVIC_SetPriorityGrouping+0x44>)
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800212a:	68ba      	ldr	r2, [r7, #8]
 800212c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002130:	4013      	ands	r3, r2
 8002132:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800213c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002140:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002144:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002146:	4a04      	ldr	r2, [pc, #16]	@ (8002158 <__NVIC_SetPriorityGrouping+0x44>)
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	60d3      	str	r3, [r2, #12]
}
 800214c:	bf00      	nop
 800214e:	3714      	adds	r7, #20
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	e000ed00 	.word	0xe000ed00

0800215c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002160:	4b04      	ldr	r3, [pc, #16]	@ (8002174 <__NVIC_GetPriorityGrouping+0x18>)
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	0a1b      	lsrs	r3, r3, #8
 8002166:	f003 0307 	and.w	r3, r3, #7
}
 800216a:	4618      	mov	r0, r3
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	e000ed00 	.word	0xe000ed00

08002178 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	4603      	mov	r3, r0
 8002180:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002186:	2b00      	cmp	r3, #0
 8002188:	db0b      	blt.n	80021a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	f003 021f 	and.w	r2, r3, #31
 8002190:	4907      	ldr	r1, [pc, #28]	@ (80021b0 <__NVIC_EnableIRQ+0x38>)
 8002192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002196:	095b      	lsrs	r3, r3, #5
 8002198:	2001      	movs	r0, #1
 800219a:	fa00 f202 	lsl.w	r2, r0, r2
 800219e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	e000e100 	.word	0xe000e100

080021b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	4603      	mov	r3, r0
 80021bc:	6039      	str	r1, [r7, #0]
 80021be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	db0a      	blt.n	80021de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	b2da      	uxtb	r2, r3
 80021cc:	490c      	ldr	r1, [pc, #48]	@ (8002200 <__NVIC_SetPriority+0x4c>)
 80021ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d2:	0112      	lsls	r2, r2, #4
 80021d4:	b2d2      	uxtb	r2, r2
 80021d6:	440b      	add	r3, r1
 80021d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021dc:	e00a      	b.n	80021f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	b2da      	uxtb	r2, r3
 80021e2:	4908      	ldr	r1, [pc, #32]	@ (8002204 <__NVIC_SetPriority+0x50>)
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	3b04      	subs	r3, #4
 80021ec:	0112      	lsls	r2, r2, #4
 80021ee:	b2d2      	uxtb	r2, r2
 80021f0:	440b      	add	r3, r1
 80021f2:	761a      	strb	r2, [r3, #24]
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	e000e100 	.word	0xe000e100
 8002204:	e000ed00 	.word	0xe000ed00

08002208 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002208:	b480      	push	{r7}
 800220a:	b089      	sub	sp, #36	@ 0x24
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f003 0307 	and.w	r3, r3, #7
 800221a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	f1c3 0307 	rsb	r3, r3, #7
 8002222:	2b04      	cmp	r3, #4
 8002224:	bf28      	it	cs
 8002226:	2304      	movcs	r3, #4
 8002228:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	3304      	adds	r3, #4
 800222e:	2b06      	cmp	r3, #6
 8002230:	d902      	bls.n	8002238 <NVIC_EncodePriority+0x30>
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	3b03      	subs	r3, #3
 8002236:	e000      	b.n	800223a <NVIC_EncodePriority+0x32>
 8002238:	2300      	movs	r3, #0
 800223a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800223c:	f04f 32ff 	mov.w	r2, #4294967295
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	43da      	mvns	r2, r3
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	401a      	ands	r2, r3
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002250:	f04f 31ff 	mov.w	r1, #4294967295
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	fa01 f303 	lsl.w	r3, r1, r3
 800225a:	43d9      	mvns	r1, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002260:	4313      	orrs	r3, r2
         );
}
 8002262:	4618      	mov	r0, r3
 8002264:	3724      	adds	r7, #36	@ 0x24
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
	...

08002270 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002274:	f3bf 8f4f 	dsb	sy
}
 8002278:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800227a:	4b06      	ldr	r3, [pc, #24]	@ (8002294 <__NVIC_SystemReset+0x24>)
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002282:	4904      	ldr	r1, [pc, #16]	@ (8002294 <__NVIC_SystemReset+0x24>)
 8002284:	4b04      	ldr	r3, [pc, #16]	@ (8002298 <__NVIC_SystemReset+0x28>)
 8002286:	4313      	orrs	r3, r2
 8002288:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800228a:	f3bf 8f4f 	dsb	sy
}
 800228e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002290:	bf00      	nop
 8002292:	e7fd      	b.n	8002290 <__NVIC_SystemReset+0x20>
 8002294:	e000ed00 	.word	0xe000ed00
 8002298:	05fa0004 	.word	0x05fa0004

0800229c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	3b01      	subs	r3, #1
 80022a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022ac:	d301      	bcc.n	80022b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022ae:	2301      	movs	r3, #1
 80022b0:	e00f      	b.n	80022d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022b2:	4a0a      	ldr	r2, [pc, #40]	@ (80022dc <SysTick_Config+0x40>)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	3b01      	subs	r3, #1
 80022b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022ba:	210f      	movs	r1, #15
 80022bc:	f04f 30ff 	mov.w	r0, #4294967295
 80022c0:	f7ff ff78 	bl	80021b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022c4:	4b05      	ldr	r3, [pc, #20]	@ (80022dc <SysTick_Config+0x40>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ca:	4b04      	ldr	r3, [pc, #16]	@ (80022dc <SysTick_Config+0x40>)
 80022cc:	2207      	movs	r2, #7
 80022ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	e000e010 	.word	0xe000e010

080022e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f7ff ff13 	bl	8002114 <__NVIC_SetPriorityGrouping>
}
 80022ee:	bf00      	nop
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022f6:	b580      	push	{r7, lr}
 80022f8:	b086      	sub	sp, #24
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	4603      	mov	r3, r0
 80022fe:	60b9      	str	r1, [r7, #8]
 8002300:	607a      	str	r2, [r7, #4]
 8002302:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002308:	f7ff ff28 	bl	800215c <__NVIC_GetPriorityGrouping>
 800230c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	68b9      	ldr	r1, [r7, #8]
 8002312:	6978      	ldr	r0, [r7, #20]
 8002314:	f7ff ff78 	bl	8002208 <NVIC_EncodePriority>
 8002318:	4602      	mov	r2, r0
 800231a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800231e:	4611      	mov	r1, r2
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff ff47 	bl	80021b4 <__NVIC_SetPriority>
}
 8002326:	bf00      	nop
 8002328:	3718      	adds	r7, #24
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	4603      	mov	r3, r0
 8002336:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff ff1b 	bl	8002178 <__NVIC_EnableIRQ>
}
 8002342:	bf00      	nop
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800234e:	f7ff ff8f 	bl	8002270 <__NVIC_SystemReset>

08002352 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b082      	sub	sp, #8
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f7ff ff9e 	bl	800229c <SysTick_Config>
 8002360:	4603      	mov	r3, r0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002378:	f7ff fec0 	bl	80020fc <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e099      	b.n	80024bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2202      	movs	r2, #2
 800238c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f022 0201 	bic.w	r2, r2, #1
 80023a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023a8:	e00f      	b.n	80023ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023aa:	f7ff fea7 	bl	80020fc <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b05      	cmp	r3, #5
 80023b6:	d908      	bls.n	80023ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2220      	movs	r2, #32
 80023bc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2203      	movs	r2, #3
 80023c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e078      	b.n	80024bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1e8      	bne.n	80023aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80023e0:	697a      	ldr	r2, [r7, #20]
 80023e2:	4b38      	ldr	r3, [pc, #224]	@ (80024c4 <HAL_DMA_Init+0x158>)
 80023e4:	4013      	ands	r3, r2
 80023e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002402:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800240e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a1b      	ldr	r3, [r3, #32]
 8002414:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	4313      	orrs	r3, r2
 800241a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002420:	2b04      	cmp	r3, #4
 8002422:	d107      	bne.n	8002434 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242c:	4313      	orrs	r3, r2
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	4313      	orrs	r3, r2
 8002432:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	697a      	ldr	r2, [r7, #20]
 800243a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	f023 0307 	bic.w	r3, r3, #7
 800244a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002450:	697a      	ldr	r2, [r7, #20]
 8002452:	4313      	orrs	r3, r2
 8002454:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800245a:	2b04      	cmp	r3, #4
 800245c:	d117      	bne.n	800248e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	4313      	orrs	r3, r2
 8002466:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800246c:	2b00      	cmp	r3, #0
 800246e:	d00e      	beq.n	800248e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 fb01 	bl	8002a78 <DMA_CheckFifoParam>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d008      	beq.n	800248e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2240      	movs	r2, #64	@ 0x40
 8002480:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800248a:	2301      	movs	r3, #1
 800248c:	e016      	b.n	80024bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	697a      	ldr	r2, [r7, #20]
 8002494:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 fab8 	bl	8002a0c <DMA_CalcBaseAndBitshift>
 800249c:	4603      	mov	r3, r0
 800249e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a4:	223f      	movs	r2, #63	@ 0x3f
 80024a6:	409a      	lsls	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3718      	adds	r7, #24
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	f010803f 	.word	0xf010803f

080024c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
 80024d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024d6:	2300      	movs	r3, #0
 80024d8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024de:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d101      	bne.n	80024ee <HAL_DMA_Start_IT+0x26>
 80024ea:	2302      	movs	r3, #2
 80024ec:	e040      	b.n	8002570 <HAL_DMA_Start_IT+0xa8>
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2201      	movs	r2, #1
 80024f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d12f      	bne.n	8002562 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2202      	movs	r2, #2
 8002506:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2200      	movs	r2, #0
 800250e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	68b9      	ldr	r1, [r7, #8]
 8002516:	68f8      	ldr	r0, [r7, #12]
 8002518:	f000 fa4a 	bl	80029b0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002520:	223f      	movs	r2, #63	@ 0x3f
 8002522:	409a      	lsls	r2, r3
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f042 0216 	orr.w	r2, r2, #22
 8002536:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253c:	2b00      	cmp	r3, #0
 800253e:	d007      	beq.n	8002550 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f042 0208 	orr.w	r2, r2, #8
 800254e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f042 0201 	orr.w	r2, r2, #1
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	e005      	b.n	800256e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800256a:	2302      	movs	r3, #2
 800256c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800256e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002584:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002586:	f7ff fdb9 	bl	80020fc <HAL_GetTick>
 800258a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002592:	b2db      	uxtb	r3, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d008      	beq.n	80025aa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2280      	movs	r2, #128	@ 0x80
 800259c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e052      	b.n	8002650 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0216 	bic.w	r2, r2, #22
 80025b8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	695a      	ldr	r2, [r3, #20]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025c8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d103      	bne.n	80025da <HAL_DMA_Abort+0x62>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d007      	beq.n	80025ea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 0208 	bic.w	r2, r2, #8
 80025e8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 0201 	bic.w	r2, r2, #1
 80025f8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025fa:	e013      	b.n	8002624 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025fc:	f7ff fd7e 	bl	80020fc <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b05      	cmp	r3, #5
 8002608:	d90c      	bls.n	8002624 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2220      	movs	r2, #32
 800260e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2203      	movs	r2, #3
 8002614:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e015      	b.n	8002650 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1e4      	bne.n	80025fc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002636:	223f      	movs	r2, #63	@ 0x3f
 8002638:	409a      	lsls	r2, r3
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	3710      	adds	r7, #16
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d004      	beq.n	8002676 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2280      	movs	r2, #128	@ 0x80
 8002670:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e00c      	b.n	8002690 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2205      	movs	r2, #5
 800267a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f022 0201 	bic.w	r2, r2, #1
 800268c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80026a4:	2300      	movs	r3, #0
 80026a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80026a8:	4b8e      	ldr	r3, [pc, #568]	@ (80028e4 <HAL_DMA_IRQHandler+0x248>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a8e      	ldr	r2, [pc, #568]	@ (80028e8 <HAL_DMA_IRQHandler+0x24c>)
 80026ae:	fba2 2303 	umull	r2, r3, r2, r3
 80026b2:	0a9b      	lsrs	r3, r3, #10
 80026b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c6:	2208      	movs	r2, #8
 80026c8:	409a      	lsls	r2, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	4013      	ands	r3, r2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d01a      	beq.n	8002708 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0304 	and.w	r3, r3, #4
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d013      	beq.n	8002708 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f022 0204 	bic.w	r2, r2, #4
 80026ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f4:	2208      	movs	r2, #8
 80026f6:	409a      	lsls	r2, r3
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002700:	f043 0201 	orr.w	r2, r3, #1
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800270c:	2201      	movs	r2, #1
 800270e:	409a      	lsls	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	4013      	ands	r3, r2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d012      	beq.n	800273e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00b      	beq.n	800273e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272a:	2201      	movs	r2, #1
 800272c:	409a      	lsls	r2, r3
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002736:	f043 0202 	orr.w	r2, r3, #2
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002742:	2204      	movs	r2, #4
 8002744:	409a      	lsls	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	4013      	ands	r3, r2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d012      	beq.n	8002774 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0302 	and.w	r3, r3, #2
 8002758:	2b00      	cmp	r3, #0
 800275a:	d00b      	beq.n	8002774 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002760:	2204      	movs	r2, #4
 8002762:	409a      	lsls	r2, r3
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800276c:	f043 0204 	orr.w	r2, r3, #4
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002778:	2210      	movs	r2, #16
 800277a:	409a      	lsls	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4013      	ands	r3, r2
 8002780:	2b00      	cmp	r3, #0
 8002782:	d043      	beq.n	800280c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0308 	and.w	r3, r3, #8
 800278e:	2b00      	cmp	r3, #0
 8002790:	d03c      	beq.n	800280c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002796:	2210      	movs	r2, #16
 8002798:	409a      	lsls	r2, r3
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d018      	beq.n	80027de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d108      	bne.n	80027cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d024      	beq.n	800280c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	4798      	blx	r3
 80027ca:	e01f      	b.n	800280c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d01b      	beq.n	800280c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	4798      	blx	r3
 80027dc:	e016      	b.n	800280c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d107      	bne.n	80027fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f022 0208 	bic.w	r2, r2, #8
 80027fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002800:	2b00      	cmp	r3, #0
 8002802:	d003      	beq.n	800280c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002810:	2220      	movs	r2, #32
 8002812:	409a      	lsls	r2, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	4013      	ands	r3, r2
 8002818:	2b00      	cmp	r3, #0
 800281a:	f000 808f 	beq.w	800293c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0310 	and.w	r3, r3, #16
 8002828:	2b00      	cmp	r3, #0
 800282a:	f000 8087 	beq.w	800293c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002832:	2220      	movs	r2, #32
 8002834:	409a      	lsls	r2, r3
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b05      	cmp	r3, #5
 8002844:	d136      	bne.n	80028b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 0216 	bic.w	r2, r2, #22
 8002854:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	695a      	ldr	r2, [r3, #20]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002864:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	2b00      	cmp	r3, #0
 800286c:	d103      	bne.n	8002876 <HAL_DMA_IRQHandler+0x1da>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002872:	2b00      	cmp	r3, #0
 8002874:	d007      	beq.n	8002886 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f022 0208 	bic.w	r2, r2, #8
 8002884:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800288a:	223f      	movs	r2, #63	@ 0x3f
 800288c:	409a      	lsls	r2, r3
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d07e      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	4798      	blx	r3
        }
        return;
 80028b2:	e079      	b.n	80029a8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d01d      	beq.n	80028fe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d10d      	bne.n	80028ec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d031      	beq.n	800293c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	4798      	blx	r3
 80028e0:	e02c      	b.n	800293c <HAL_DMA_IRQHandler+0x2a0>
 80028e2:	bf00      	nop
 80028e4:	20000000 	.word	0x20000000
 80028e8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d023      	beq.n	800293c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	4798      	blx	r3
 80028fc:	e01e      	b.n	800293c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002908:	2b00      	cmp	r3, #0
 800290a:	d10f      	bne.n	800292c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f022 0210 	bic.w	r2, r2, #16
 800291a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002930:	2b00      	cmp	r3, #0
 8002932:	d003      	beq.n	800293c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002940:	2b00      	cmp	r3, #0
 8002942:	d032      	beq.n	80029aa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b00      	cmp	r3, #0
 800294e:	d022      	beq.n	8002996 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2205      	movs	r2, #5
 8002954:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0201 	bic.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	3301      	adds	r3, #1
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	697a      	ldr	r2, [r7, #20]
 8002970:	429a      	cmp	r2, r3
 8002972:	d307      	bcc.n	8002984 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f2      	bne.n	8002968 <HAL_DMA_IRQHandler+0x2cc>
 8002982:	e000      	b.n	8002986 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002984:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800299a:	2b00      	cmp	r3, #0
 800299c:	d005      	beq.n	80029aa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	4798      	blx	r3
 80029a6:	e000      	b.n	80029aa <HAL_DMA_IRQHandler+0x30e>
        return;
 80029a8:	bf00      	nop
    }
  }
}
 80029aa:	3718      	adds	r7, #24
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
 80029bc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80029cc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	683a      	ldr	r2, [r7, #0]
 80029d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	2b40      	cmp	r3, #64	@ 0x40
 80029dc:	d108      	bne.n	80029f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68ba      	ldr	r2, [r7, #8]
 80029ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80029ee:	e007      	b.n	8002a00 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	60da      	str	r2, [r3, #12]
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	3b10      	subs	r3, #16
 8002a1c:	4a14      	ldr	r2, [pc, #80]	@ (8002a70 <DMA_CalcBaseAndBitshift+0x64>)
 8002a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a22:	091b      	lsrs	r3, r3, #4
 8002a24:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a26:	4a13      	ldr	r2, [pc, #76]	@ (8002a74 <DMA_CalcBaseAndBitshift+0x68>)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	461a      	mov	r2, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2b03      	cmp	r3, #3
 8002a38:	d909      	bls.n	8002a4e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a42:	f023 0303 	bic.w	r3, r3, #3
 8002a46:	1d1a      	adds	r2, r3, #4
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a4c:	e007      	b.n	8002a5e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a56:	f023 0303 	bic.w	r3, r3, #3
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3714      	adds	r7, #20
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	aaaaaaab 	.word	0xaaaaaaab
 8002a74:	08005410 	.word	0x08005410

08002a78 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a80:	2300      	movs	r3, #0
 8002a82:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a88:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d11f      	bne.n	8002ad2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	2b03      	cmp	r3, #3
 8002a96:	d856      	bhi.n	8002b46 <DMA_CheckFifoParam+0xce>
 8002a98:	a201      	add	r2, pc, #4	@ (adr r2, 8002aa0 <DMA_CheckFifoParam+0x28>)
 8002a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a9e:	bf00      	nop
 8002aa0:	08002ab1 	.word	0x08002ab1
 8002aa4:	08002ac3 	.word	0x08002ac3
 8002aa8:	08002ab1 	.word	0x08002ab1
 8002aac:	08002b47 	.word	0x08002b47
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d046      	beq.n	8002b4a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ac0:	e043      	b.n	8002b4a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002aca:	d140      	bne.n	8002b4e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ad0:	e03d      	b.n	8002b4e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ada:	d121      	bne.n	8002b20 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	d837      	bhi.n	8002b52 <DMA_CheckFifoParam+0xda>
 8002ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ae8 <DMA_CheckFifoParam+0x70>)
 8002ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae8:	08002af9 	.word	0x08002af9
 8002aec:	08002aff 	.word	0x08002aff
 8002af0:	08002af9 	.word	0x08002af9
 8002af4:	08002b11 	.word	0x08002b11
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	73fb      	strb	r3, [r7, #15]
      break;
 8002afc:	e030      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d025      	beq.n	8002b56 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b0e:	e022      	b.n	8002b56 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b14:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b18:	d11f      	bne.n	8002b5a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b1e:	e01c      	b.n	8002b5a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d903      	bls.n	8002b2e <DMA_CheckFifoParam+0xb6>
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	2b03      	cmp	r3, #3
 8002b2a:	d003      	beq.n	8002b34 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b2c:	e018      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	73fb      	strb	r3, [r7, #15]
      break;
 8002b32:	e015      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d00e      	beq.n	8002b5e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	73fb      	strb	r3, [r7, #15]
      break;
 8002b44:	e00b      	b.n	8002b5e <DMA_CheckFifoParam+0xe6>
      break;
 8002b46:	bf00      	nop
 8002b48:	e00a      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;
 8002b4a:	bf00      	nop
 8002b4c:	e008      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;
 8002b4e:	bf00      	nop
 8002b50:	e006      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;
 8002b52:	bf00      	nop
 8002b54:	e004      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;
 8002b56:	bf00      	nop
 8002b58:	e002      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;   
 8002b5a:	bf00      	nop
 8002b5c:	e000      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;
 8002b5e:	bf00      	nop
    }
  } 
  
  return status; 
 8002b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3714      	adds	r7, #20
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop

08002b70 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002b82:	4b23      	ldr	r3, [pc, #140]	@ (8002c10 <HAL_FLASH_Program+0xa0>)
 8002b84:	7e1b      	ldrb	r3, [r3, #24]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d101      	bne.n	8002b8e <HAL_FLASH_Program+0x1e>
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	e03b      	b.n	8002c06 <HAL_FLASH_Program+0x96>
 8002b8e:	4b20      	ldr	r3, [pc, #128]	@ (8002c10 <HAL_FLASH_Program+0xa0>)
 8002b90:	2201      	movs	r2, #1
 8002b92:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b94:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b98:	f000 f870 	bl	8002c7c <FLASH_WaitForLastOperation>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002ba0:	7dfb      	ldrb	r3, [r7, #23]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d12b      	bne.n	8002bfe <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d105      	bne.n	8002bb8 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002bac:	783b      	ldrb	r3, [r7, #0]
 8002bae:	4619      	mov	r1, r3
 8002bb0:	68b8      	ldr	r0, [r7, #8]
 8002bb2:	f000 f91b 	bl	8002dec <FLASH_Program_Byte>
 8002bb6:	e016      	b.n	8002be6 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d105      	bne.n	8002bca <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002bbe:	883b      	ldrh	r3, [r7, #0]
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	68b8      	ldr	r0, [r7, #8]
 8002bc4:	f000 f8ee 	bl	8002da4 <FLASH_Program_HalfWord>
 8002bc8:	e00d      	b.n	8002be6 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d105      	bne.n	8002bdc <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	68b8      	ldr	r0, [r7, #8]
 8002bd6:	f000 f8c3 	bl	8002d60 <FLASH_Program_Word>
 8002bda:	e004      	b.n	8002be6 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002bdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002be0:	68b8      	ldr	r0, [r7, #8]
 8002be2:	f000 f88b 	bl	8002cfc <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002be6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002bea:	f000 f847 	bl	8002c7c <FLASH_WaitForLastOperation>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002bf2:	4b08      	ldr	r3, [pc, #32]	@ (8002c14 <HAL_FLASH_Program+0xa4>)
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	4a07      	ldr	r2, [pc, #28]	@ (8002c14 <HAL_FLASH_Program+0xa4>)
 8002bf8:	f023 0301 	bic.w	r3, r3, #1
 8002bfc:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002bfe:	4b04      	ldr	r3, [pc, #16]	@ (8002c10 <HAL_FLASH_Program+0xa0>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	761a      	strb	r2, [r3, #24]

  return status;
 8002c04:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3718      	adds	r7, #24
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	2000062c 	.word	0x2000062c
 8002c14:	40023c00 	.word	0x40023c00

08002c18 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c22:	4b0b      	ldr	r3, [pc, #44]	@ (8002c50 <HAL_FLASH_Unlock+0x38>)
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	da0b      	bge.n	8002c42 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002c2a:	4b09      	ldr	r3, [pc, #36]	@ (8002c50 <HAL_FLASH_Unlock+0x38>)
 8002c2c:	4a09      	ldr	r2, [pc, #36]	@ (8002c54 <HAL_FLASH_Unlock+0x3c>)
 8002c2e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002c30:	4b07      	ldr	r3, [pc, #28]	@ (8002c50 <HAL_FLASH_Unlock+0x38>)
 8002c32:	4a09      	ldr	r2, [pc, #36]	@ (8002c58 <HAL_FLASH_Unlock+0x40>)
 8002c34:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c36:	4b06      	ldr	r3, [pc, #24]	@ (8002c50 <HAL_FLASH_Unlock+0x38>)
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	da01      	bge.n	8002c42 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002c42:	79fb      	ldrb	r3, [r7, #7]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr
 8002c50:	40023c00 	.word	0x40023c00
 8002c54:	45670123 	.word	0x45670123
 8002c58:	cdef89ab 	.word	0xcdef89ab

08002c5c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002c60:	4b05      	ldr	r3, [pc, #20]	@ (8002c78 <HAL_FLASH_Lock+0x1c>)
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	4a04      	ldr	r2, [pc, #16]	@ (8002c78 <HAL_FLASH_Lock+0x1c>)
 8002c66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002c6a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	40023c00 	.word	0x40023c00

08002c7c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c84:	2300      	movs	r3, #0
 8002c86:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002c88:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf4 <FLASH_WaitForLastOperation+0x78>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002c8e:	f7ff fa35 	bl	80020fc <HAL_GetTick>
 8002c92:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002c94:	e010      	b.n	8002cb8 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c9c:	d00c      	beq.n	8002cb8 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d007      	beq.n	8002cb4 <FLASH_WaitForLastOperation+0x38>
 8002ca4:	f7ff fa2a 	bl	80020fc <HAL_GetTick>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d201      	bcs.n	8002cb8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e019      	b.n	8002cec <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf8 <FLASH_WaitForLastOperation+0x7c>)
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1e8      	bne.n	8002c96 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf8 <FLASH_WaitForLastOperation+0x7c>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	f003 0301 	and.w	r3, r3, #1
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d002      	beq.n	8002cd6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002cd0:	4b09      	ldr	r3, [pc, #36]	@ (8002cf8 <FLASH_WaitForLastOperation+0x7c>)
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002cd6:	4b08      	ldr	r3, [pc, #32]	@ (8002cf8 <FLASH_WaitForLastOperation+0x7c>)
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d003      	beq.n	8002cea <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002ce2:	f000 f8a5 	bl	8002e30 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e000      	b.n	8002cec <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002cea:	2300      	movs	r3, #0

}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3710      	adds	r7, #16
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	2000062c 	.word	0x2000062c
 8002cf8:	40023c00 	.word	0x40023c00

08002cfc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002d08:	4b14      	ldr	r3, [pc, #80]	@ (8002d5c <FLASH_Program_DoubleWord+0x60>)
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	4a13      	ldr	r2, [pc, #76]	@ (8002d5c <FLASH_Program_DoubleWord+0x60>)
 8002d0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002d14:	4b11      	ldr	r3, [pc, #68]	@ (8002d5c <FLASH_Program_DoubleWord+0x60>)
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	4a10      	ldr	r2, [pc, #64]	@ (8002d5c <FLASH_Program_DoubleWord+0x60>)
 8002d1a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002d1e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002d20:	4b0e      	ldr	r3, [pc, #56]	@ (8002d5c <FLASH_Program_DoubleWord+0x60>)
 8002d22:	691b      	ldr	r3, [r3, #16]
 8002d24:	4a0d      	ldr	r2, [pc, #52]	@ (8002d5c <FLASH_Program_DoubleWord+0x60>)
 8002d26:	f043 0301 	orr.w	r3, r3, #1
 8002d2a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002d32:	f3bf 8f6f 	isb	sy
}
 8002d36:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8002d38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d3c:	f04f 0200 	mov.w	r2, #0
 8002d40:	f04f 0300 	mov.w	r3, #0
 8002d44:	000a      	movs	r2, r1
 8002d46:	2300      	movs	r3, #0
 8002d48:	68f9      	ldr	r1, [r7, #12]
 8002d4a:	3104      	adds	r1, #4
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	600b      	str	r3, [r1, #0]
}
 8002d50:	bf00      	nop
 8002d52:	3714      	adds	r7, #20
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	40023c00 	.word	0x40023c00

08002d60 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002da0 <FLASH_Program_Word+0x40>)
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	4a0c      	ldr	r2, [pc, #48]	@ (8002da0 <FLASH_Program_Word+0x40>)
 8002d70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d74:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002d76:	4b0a      	ldr	r3, [pc, #40]	@ (8002da0 <FLASH_Program_Word+0x40>)
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	4a09      	ldr	r2, [pc, #36]	@ (8002da0 <FLASH_Program_Word+0x40>)
 8002d7c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d80:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002d82:	4b07      	ldr	r3, [pc, #28]	@ (8002da0 <FLASH_Program_Word+0x40>)
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	4a06      	ldr	r2, [pc, #24]	@ (8002da0 <FLASH_Program_Word+0x40>)
 8002d88:	f043 0301 	orr.w	r3, r3, #1
 8002d8c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	601a      	str	r2, [r3, #0]
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr
 8002da0:	40023c00 	.word	0x40023c00

08002da4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	460b      	mov	r3, r1
 8002dae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002db0:	4b0d      	ldr	r3, [pc, #52]	@ (8002de8 <FLASH_Program_HalfWord+0x44>)
 8002db2:	691b      	ldr	r3, [r3, #16]
 8002db4:	4a0c      	ldr	r2, [pc, #48]	@ (8002de8 <FLASH_Program_HalfWord+0x44>)
 8002db6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002dba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8002de8 <FLASH_Program_HalfWord+0x44>)
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	4a09      	ldr	r2, [pc, #36]	@ (8002de8 <FLASH_Program_HalfWord+0x44>)
 8002dc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dc6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002dc8:	4b07      	ldr	r3, [pc, #28]	@ (8002de8 <FLASH_Program_HalfWord+0x44>)
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	4a06      	ldr	r2, [pc, #24]	@ (8002de8 <FLASH_Program_HalfWord+0x44>)
 8002dce:	f043 0301 	orr.w	r3, r3, #1
 8002dd2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	887a      	ldrh	r2, [r7, #2]
 8002dd8:	801a      	strh	r2, [r3, #0]
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	40023c00 	.word	0x40023c00

08002dec <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002df8:	4b0c      	ldr	r3, [pc, #48]	@ (8002e2c <FLASH_Program_Byte+0x40>)
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	4a0b      	ldr	r2, [pc, #44]	@ (8002e2c <FLASH_Program_Byte+0x40>)
 8002dfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002e04:	4b09      	ldr	r3, [pc, #36]	@ (8002e2c <FLASH_Program_Byte+0x40>)
 8002e06:	4a09      	ldr	r2, [pc, #36]	@ (8002e2c <FLASH_Program_Byte+0x40>)
 8002e08:	691b      	ldr	r3, [r3, #16]
 8002e0a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002e0c:	4b07      	ldr	r3, [pc, #28]	@ (8002e2c <FLASH_Program_Byte+0x40>)
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	4a06      	ldr	r2, [pc, #24]	@ (8002e2c <FLASH_Program_Byte+0x40>)
 8002e12:	f043 0301 	orr.w	r3, r3, #1
 8002e16:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	78fa      	ldrb	r2, [r7, #3]
 8002e1c:	701a      	strb	r2, [r3, #0]
}
 8002e1e:	bf00      	nop
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	40023c00 	.word	0x40023c00

08002e30 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002e34:	4b2f      	ldr	r3, [pc, #188]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	f003 0310 	and.w	r3, r3, #16
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d008      	beq.n	8002e52 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002e40:	4b2d      	ldr	r3, [pc, #180]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002e42:	69db      	ldr	r3, [r3, #28]
 8002e44:	f043 0310 	orr.w	r3, r3, #16
 8002e48:	4a2b      	ldr	r2, [pc, #172]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002e4a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002e4c:	4b29      	ldr	r3, [pc, #164]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002e4e:	2210      	movs	r2, #16
 8002e50:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002e52:	4b28      	ldr	r3, [pc, #160]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	f003 0320 	and.w	r3, r3, #32
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d008      	beq.n	8002e70 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002e5e:	4b26      	ldr	r3, [pc, #152]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002e60:	69db      	ldr	r3, [r3, #28]
 8002e62:	f043 0308 	orr.w	r3, r3, #8
 8002e66:	4a24      	ldr	r2, [pc, #144]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002e68:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002e6a:	4b22      	ldr	r3, [pc, #136]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002e6c:	2220      	movs	r2, #32
 8002e6e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002e70:	4b20      	ldr	r3, [pc, #128]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d008      	beq.n	8002e8e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002e7e:	69db      	ldr	r3, [r3, #28]
 8002e80:	f043 0304 	orr.w	r3, r3, #4
 8002e84:	4a1c      	ldr	r2, [pc, #112]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002e86:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002e88:	4b1a      	ldr	r3, [pc, #104]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002e8a:	2240      	movs	r2, #64	@ 0x40
 8002e8c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002e8e:	4b19      	ldr	r3, [pc, #100]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d008      	beq.n	8002eac <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002e9a:	4b17      	ldr	r3, [pc, #92]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	f043 0302 	orr.w	r3, r3, #2
 8002ea2:	4a15      	ldr	r2, [pc, #84]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002ea4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002ea6:	4b13      	ldr	r3, [pc, #76]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002ea8:	2280      	movs	r2, #128	@ 0x80
 8002eaa:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002eac:	4b11      	ldr	r3, [pc, #68]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d009      	beq.n	8002ecc <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002eba:	69db      	ldr	r3, [r3, #28]
 8002ebc:	f043 0301 	orr.w	r3, r3, #1
 8002ec0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002ec2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002ec6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002eca:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002ecc:	4b09      	ldr	r3, [pc, #36]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d008      	beq.n	8002eea <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002ed8:	4b07      	ldr	r3, [pc, #28]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002eda:	69db      	ldr	r3, [r3, #28]
 8002edc:	f043 0320 	orr.w	r3, r3, #32
 8002ee0:	4a05      	ldr	r2, [pc, #20]	@ (8002ef8 <FLASH_SetErrorCode+0xc8>)
 8002ee2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002ee4:	4b03      	ldr	r3, [pc, #12]	@ (8002ef4 <FLASH_SetErrorCode+0xc4>)
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	60da      	str	r2, [r3, #12]
  }
}
 8002eea:	bf00      	nop
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr
 8002ef4:	40023c00 	.word	0x40023c00
 8002ef8:	2000062c 	.word	0x2000062c

08002efc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002f0e:	4b31      	ldr	r3, [pc, #196]	@ (8002fd4 <HAL_FLASHEx_Erase+0xd8>)
 8002f10:	7e1b      	ldrb	r3, [r3, #24]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_FLASHEx_Erase+0x1e>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e058      	b.n	8002fcc <HAL_FLASHEx_Erase+0xd0>
 8002f1a:	4b2e      	ldr	r3, [pc, #184]	@ (8002fd4 <HAL_FLASHEx_Erase+0xd8>)
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002f20:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002f24:	f7ff feaa 	bl	8002c7c <FLASH_WaitForLastOperation>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002f2c:	7bfb      	ldrb	r3, [r7, #15]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d148      	bne.n	8002fc4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	f04f 32ff 	mov.w	r2, #4294967295
 8002f38:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d115      	bne.n	8002f6e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	b2da      	uxtb	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	4610      	mov	r0, r2
 8002f50:	f000 f844 	bl	8002fdc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002f54:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002f58:	f7ff fe90 	bl	8002c7c <FLASH_WaitForLastOperation>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002f60:	4b1d      	ldr	r3, [pc, #116]	@ (8002fd8 <HAL_FLASHEx_Erase+0xdc>)
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	4a1c      	ldr	r2, [pc, #112]	@ (8002fd8 <HAL_FLASHEx_Erase+0xdc>)
 8002f66:	f023 0304 	bic.w	r3, r3, #4
 8002f6a:	6113      	str	r3, [r2, #16]
 8002f6c:	e028      	b.n	8002fc0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	60bb      	str	r3, [r7, #8]
 8002f74:	e01c      	b.n	8002fb0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	68b8      	ldr	r0, [r7, #8]
 8002f80:	f000 f850 	bl	8003024 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002f84:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002f88:	f7ff fe78 	bl	8002c7c <FLASH_WaitForLastOperation>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002f90:	4b11      	ldr	r3, [pc, #68]	@ (8002fd8 <HAL_FLASHEx_Erase+0xdc>)
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	4a10      	ldr	r2, [pc, #64]	@ (8002fd8 <HAL_FLASHEx_Erase+0xdc>)
 8002f96:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8002f9a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d003      	beq.n	8002faa <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	68ba      	ldr	r2, [r7, #8]
 8002fa6:	601a      	str	r2, [r3, #0]
          break;
 8002fa8:	e00a      	b.n	8002fc0 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	3301      	adds	r3, #1
 8002fae:	60bb      	str	r3, [r7, #8]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	68da      	ldr	r2, [r3, #12]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	4413      	add	r3, r2
 8002fba:	68ba      	ldr	r2, [r7, #8]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d3da      	bcc.n	8002f76 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002fc0:	f000 f878 	bl	80030b4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002fc4:	4b03      	ldr	r3, [pc, #12]	@ (8002fd4 <HAL_FLASHEx_Erase+0xd8>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	761a      	strb	r2, [r3, #24]

  return status;
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	2000062c 	.word	0x2000062c
 8002fd8:	40023c00 	.word	0x40023c00

08002fdc <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	6039      	str	r1, [r7, #0]
 8002fe6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8003020 <FLASH_MassErase+0x44>)
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	4a0c      	ldr	r2, [pc, #48]	@ (8003020 <FLASH_MassErase+0x44>)
 8002fee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ff2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8003020 <FLASH_MassErase+0x44>)
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	4a09      	ldr	r2, [pc, #36]	@ (8003020 <FLASH_MassErase+0x44>)
 8002ffa:	f043 0304 	orr.w	r3, r3, #4
 8002ffe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8003000:	4b07      	ldr	r3, [pc, #28]	@ (8003020 <FLASH_MassErase+0x44>)
 8003002:	691a      	ldr	r2, [r3, #16]
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	021b      	lsls	r3, r3, #8
 8003008:	4313      	orrs	r3, r2
 800300a:	4a05      	ldr	r2, [pc, #20]	@ (8003020 <FLASH_MassErase+0x44>)
 800300c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003010:	6113      	str	r3, [r2, #16]
}
 8003012:	bf00      	nop
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	40023c00 	.word	0x40023c00

08003024 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003030:	2300      	movs	r3, #0
 8003032:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003034:	78fb      	ldrb	r3, [r7, #3]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d102      	bne.n	8003040 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800303a:	2300      	movs	r3, #0
 800303c:	60fb      	str	r3, [r7, #12]
 800303e:	e010      	b.n	8003062 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003040:	78fb      	ldrb	r3, [r7, #3]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d103      	bne.n	800304e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003046:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800304a:	60fb      	str	r3, [r7, #12]
 800304c:	e009      	b.n	8003062 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800304e:	78fb      	ldrb	r3, [r7, #3]
 8003050:	2b02      	cmp	r3, #2
 8003052:	d103      	bne.n	800305c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003054:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003058:	60fb      	str	r3, [r7, #12]
 800305a:	e002      	b.n	8003062 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800305c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003060:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003062:	4b13      	ldr	r3, [pc, #76]	@ (80030b0 <FLASH_Erase_Sector+0x8c>)
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	4a12      	ldr	r2, [pc, #72]	@ (80030b0 <FLASH_Erase_Sector+0x8c>)
 8003068:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800306c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800306e:	4b10      	ldr	r3, [pc, #64]	@ (80030b0 <FLASH_Erase_Sector+0x8c>)
 8003070:	691a      	ldr	r2, [r3, #16]
 8003072:	490f      	ldr	r1, [pc, #60]	@ (80030b0 <FLASH_Erase_Sector+0x8c>)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	4313      	orrs	r3, r2
 8003078:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800307a:	4b0d      	ldr	r3, [pc, #52]	@ (80030b0 <FLASH_Erase_Sector+0x8c>)
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	4a0c      	ldr	r2, [pc, #48]	@ (80030b0 <FLASH_Erase_Sector+0x8c>)
 8003080:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003084:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003086:	4b0a      	ldr	r3, [pc, #40]	@ (80030b0 <FLASH_Erase_Sector+0x8c>)
 8003088:	691a      	ldr	r2, [r3, #16]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	4313      	orrs	r3, r2
 8003090:	4a07      	ldr	r2, [pc, #28]	@ (80030b0 <FLASH_Erase_Sector+0x8c>)
 8003092:	f043 0302 	orr.w	r3, r3, #2
 8003096:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003098:	4b05      	ldr	r3, [pc, #20]	@ (80030b0 <FLASH_Erase_Sector+0x8c>)
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	4a04      	ldr	r2, [pc, #16]	@ (80030b0 <FLASH_Erase_Sector+0x8c>)
 800309e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030a2:	6113      	str	r3, [r2, #16]
}
 80030a4:	bf00      	nop
 80030a6:	3714      	adds	r7, #20
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	40023c00 	.word	0x40023c00

080030b4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80030b8:	4b20      	ldr	r3, [pc, #128]	@ (800313c <FLASH_FlushCaches+0x88>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d017      	beq.n	80030f4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80030c4:	4b1d      	ldr	r3, [pc, #116]	@ (800313c <FLASH_FlushCaches+0x88>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a1c      	ldr	r2, [pc, #112]	@ (800313c <FLASH_FlushCaches+0x88>)
 80030ca:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80030ce:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80030d0:	4b1a      	ldr	r3, [pc, #104]	@ (800313c <FLASH_FlushCaches+0x88>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a19      	ldr	r2, [pc, #100]	@ (800313c <FLASH_FlushCaches+0x88>)
 80030d6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80030da:	6013      	str	r3, [r2, #0]
 80030dc:	4b17      	ldr	r3, [pc, #92]	@ (800313c <FLASH_FlushCaches+0x88>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a16      	ldr	r2, [pc, #88]	@ (800313c <FLASH_FlushCaches+0x88>)
 80030e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80030e6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030e8:	4b14      	ldr	r3, [pc, #80]	@ (800313c <FLASH_FlushCaches+0x88>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a13      	ldr	r2, [pc, #76]	@ (800313c <FLASH_FlushCaches+0x88>)
 80030ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030f2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80030f4:	4b11      	ldr	r3, [pc, #68]	@ (800313c <FLASH_FlushCaches+0x88>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d017      	beq.n	8003130 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003100:	4b0e      	ldr	r3, [pc, #56]	@ (800313c <FLASH_FlushCaches+0x88>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a0d      	ldr	r2, [pc, #52]	@ (800313c <FLASH_FlushCaches+0x88>)
 8003106:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800310a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800310c:	4b0b      	ldr	r3, [pc, #44]	@ (800313c <FLASH_FlushCaches+0x88>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a0a      	ldr	r2, [pc, #40]	@ (800313c <FLASH_FlushCaches+0x88>)
 8003112:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003116:	6013      	str	r3, [r2, #0]
 8003118:	4b08      	ldr	r3, [pc, #32]	@ (800313c <FLASH_FlushCaches+0x88>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a07      	ldr	r2, [pc, #28]	@ (800313c <FLASH_FlushCaches+0x88>)
 800311e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003122:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003124:	4b05      	ldr	r3, [pc, #20]	@ (800313c <FLASH_FlushCaches+0x88>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a04      	ldr	r2, [pc, #16]	@ (800313c <FLASH_FlushCaches+0x88>)
 800312a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800312e:	6013      	str	r3, [r2, #0]
  }
}
 8003130:	bf00      	nop
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	40023c00 	.word	0x40023c00

08003140 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003140:	b480      	push	{r7}
 8003142:	b089      	sub	sp, #36	@ 0x24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800314a:	2300      	movs	r3, #0
 800314c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800314e:	2300      	movs	r3, #0
 8003150:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003152:	2300      	movs	r3, #0
 8003154:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003156:	2300      	movs	r3, #0
 8003158:	61fb      	str	r3, [r7, #28]
 800315a:	e159      	b.n	8003410 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800315c:	2201      	movs	r2, #1
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	4013      	ands	r3, r2
 800316e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	429a      	cmp	r2, r3
 8003176:	f040 8148 	bne.w	800340a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f003 0303 	and.w	r3, r3, #3
 8003182:	2b01      	cmp	r3, #1
 8003184:	d005      	beq.n	8003192 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800318e:	2b02      	cmp	r3, #2
 8003190:	d130      	bne.n	80031f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	2203      	movs	r2, #3
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	43db      	mvns	r3, r3
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	4013      	ands	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	68da      	ldr	r2, [r3, #12]
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031c8:	2201      	movs	r2, #1
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	4013      	ands	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	091b      	lsrs	r3, r3, #4
 80031de:	f003 0201 	and.w	r2, r3, #1
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f003 0303 	and.w	r3, r3, #3
 80031fc:	2b03      	cmp	r3, #3
 80031fe:	d017      	beq.n	8003230 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	2203      	movs	r2, #3
 800320c:	fa02 f303 	lsl.w	r3, r2, r3
 8003210:	43db      	mvns	r3, r3
 8003212:	69ba      	ldr	r2, [r7, #24]
 8003214:	4013      	ands	r3, r2
 8003216:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	689a      	ldr	r2, [r3, #8]
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	005b      	lsls	r3, r3, #1
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4313      	orrs	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f003 0303 	and.w	r3, r3, #3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d123      	bne.n	8003284 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	08da      	lsrs	r2, r3, #3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	3208      	adds	r2, #8
 8003244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003248:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	f003 0307 	and.w	r3, r3, #7
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	220f      	movs	r2, #15
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	43db      	mvns	r3, r3
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	4013      	ands	r3, r2
 800325e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	691a      	ldr	r2, [r3, #16]
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	f003 0307 	and.w	r3, r3, #7
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	fa02 f303 	lsl.w	r3, r2, r3
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	4313      	orrs	r3, r2
 8003274:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	08da      	lsrs	r2, r3, #3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	3208      	adds	r2, #8
 800327e:	69b9      	ldr	r1, [r7, #24]
 8003280:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	2203      	movs	r2, #3
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	43db      	mvns	r3, r3
 8003296:	69ba      	ldr	r2, [r7, #24]
 8003298:	4013      	ands	r3, r2
 800329a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f003 0203 	and.w	r2, r3, #3
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f000 80a2 	beq.w	800340a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032c6:	2300      	movs	r3, #0
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	4b57      	ldr	r3, [pc, #348]	@ (8003428 <HAL_GPIO_Init+0x2e8>)
 80032cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ce:	4a56      	ldr	r2, [pc, #344]	@ (8003428 <HAL_GPIO_Init+0x2e8>)
 80032d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80032d6:	4b54      	ldr	r3, [pc, #336]	@ (8003428 <HAL_GPIO_Init+0x2e8>)
 80032d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032e2:	4a52      	ldr	r2, [pc, #328]	@ (800342c <HAL_GPIO_Init+0x2ec>)
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	089b      	lsrs	r3, r3, #2
 80032e8:	3302      	adds	r3, #2
 80032ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	f003 0303 	and.w	r3, r3, #3
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	220f      	movs	r2, #15
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	43db      	mvns	r3, r3
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	4013      	ands	r3, r2
 8003304:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a49      	ldr	r2, [pc, #292]	@ (8003430 <HAL_GPIO_Init+0x2f0>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d019      	beq.n	8003342 <HAL_GPIO_Init+0x202>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a48      	ldr	r2, [pc, #288]	@ (8003434 <HAL_GPIO_Init+0x2f4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d013      	beq.n	800333e <HAL_GPIO_Init+0x1fe>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a47      	ldr	r2, [pc, #284]	@ (8003438 <HAL_GPIO_Init+0x2f8>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d00d      	beq.n	800333a <HAL_GPIO_Init+0x1fa>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a46      	ldr	r2, [pc, #280]	@ (800343c <HAL_GPIO_Init+0x2fc>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d007      	beq.n	8003336 <HAL_GPIO_Init+0x1f6>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a45      	ldr	r2, [pc, #276]	@ (8003440 <HAL_GPIO_Init+0x300>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d101      	bne.n	8003332 <HAL_GPIO_Init+0x1f2>
 800332e:	2304      	movs	r3, #4
 8003330:	e008      	b.n	8003344 <HAL_GPIO_Init+0x204>
 8003332:	2307      	movs	r3, #7
 8003334:	e006      	b.n	8003344 <HAL_GPIO_Init+0x204>
 8003336:	2303      	movs	r3, #3
 8003338:	e004      	b.n	8003344 <HAL_GPIO_Init+0x204>
 800333a:	2302      	movs	r3, #2
 800333c:	e002      	b.n	8003344 <HAL_GPIO_Init+0x204>
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <HAL_GPIO_Init+0x204>
 8003342:	2300      	movs	r3, #0
 8003344:	69fa      	ldr	r2, [r7, #28]
 8003346:	f002 0203 	and.w	r2, r2, #3
 800334a:	0092      	lsls	r2, r2, #2
 800334c:	4093      	lsls	r3, r2
 800334e:	69ba      	ldr	r2, [r7, #24]
 8003350:	4313      	orrs	r3, r2
 8003352:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003354:	4935      	ldr	r1, [pc, #212]	@ (800342c <HAL_GPIO_Init+0x2ec>)
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	089b      	lsrs	r3, r3, #2
 800335a:	3302      	adds	r3, #2
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003362:	4b38      	ldr	r3, [pc, #224]	@ (8003444 <HAL_GPIO_Init+0x304>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	43db      	mvns	r3, r3
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	4013      	ands	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d003      	beq.n	8003386 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800337e:	69ba      	ldr	r2, [r7, #24]
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	4313      	orrs	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003386:	4a2f      	ldr	r2, [pc, #188]	@ (8003444 <HAL_GPIO_Init+0x304>)
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800338c:	4b2d      	ldr	r3, [pc, #180]	@ (8003444 <HAL_GPIO_Init+0x304>)
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	43db      	mvns	r3, r3
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	4013      	ands	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d003      	beq.n	80033b0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033b0:	4a24      	ldr	r2, [pc, #144]	@ (8003444 <HAL_GPIO_Init+0x304>)
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033b6:	4b23      	ldr	r3, [pc, #140]	@ (8003444 <HAL_GPIO_Init+0x304>)
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	43db      	mvns	r3, r3
 80033c0:	69ba      	ldr	r2, [r7, #24]
 80033c2:	4013      	ands	r3, r2
 80033c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d003      	beq.n	80033da <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80033d2:	69ba      	ldr	r2, [r7, #24]
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033da:	4a1a      	ldr	r2, [pc, #104]	@ (8003444 <HAL_GPIO_Init+0x304>)
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033e0:	4b18      	ldr	r3, [pc, #96]	@ (8003444 <HAL_GPIO_Init+0x304>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	43db      	mvns	r3, r3
 80033ea:	69ba      	ldr	r2, [r7, #24]
 80033ec:	4013      	ands	r3, r2
 80033ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d003      	beq.n	8003404 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	4313      	orrs	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003404:	4a0f      	ldr	r2, [pc, #60]	@ (8003444 <HAL_GPIO_Init+0x304>)
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	3301      	adds	r3, #1
 800340e:	61fb      	str	r3, [r7, #28]
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	2b0f      	cmp	r3, #15
 8003414:	f67f aea2 	bls.w	800315c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003418:	bf00      	nop
 800341a:	bf00      	nop
 800341c:	3724      	adds	r7, #36	@ 0x24
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop
 8003428:	40023800 	.word	0x40023800
 800342c:	40013800 	.word	0x40013800
 8003430:	40020000 	.word	0x40020000
 8003434:	40020400 	.word	0x40020400
 8003438:	40020800 	.word	0x40020800
 800343c:	40020c00 	.word	0x40020c00
 8003440:	40021000 	.word	0x40021000
 8003444:	40013c00 	.word	0x40013c00

08003448 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	460b      	mov	r3, r1
 8003452:	807b      	strh	r3, [r7, #2]
 8003454:	4613      	mov	r3, r2
 8003456:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003458:	787b      	ldrb	r3, [r7, #1]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d003      	beq.n	8003466 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800345e:	887a      	ldrh	r2, [r7, #2]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003464:	e003      	b.n	800346e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003466:	887b      	ldrh	r3, [r7, #2]
 8003468:	041a      	lsls	r2, r3, #16
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	619a      	str	r2, [r3, #24]
}
 800346e:	bf00      	nop
 8003470:	370c      	adds	r7, #12
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
	...

0800347c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d101      	bne.n	800348e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e267      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d075      	beq.n	8003586 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800349a:	4b88      	ldr	r3, [pc, #544]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f003 030c 	and.w	r3, r3, #12
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d00c      	beq.n	80034c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034a6:	4b85      	ldr	r3, [pc, #532]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80034ae:	2b08      	cmp	r3, #8
 80034b0:	d112      	bne.n	80034d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034b2:	4b82      	ldr	r3, [pc, #520]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034be:	d10b      	bne.n	80034d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c0:	4b7e      	ldr	r3, [pc, #504]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d05b      	beq.n	8003584 <HAL_RCC_OscConfig+0x108>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d157      	bne.n	8003584 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e242      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034e0:	d106      	bne.n	80034f0 <HAL_RCC_OscConfig+0x74>
 80034e2:	4b76      	ldr	r3, [pc, #472]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a75      	ldr	r2, [pc, #468]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	e01d      	b.n	800352c <HAL_RCC_OscConfig+0xb0>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034f8:	d10c      	bne.n	8003514 <HAL_RCC_OscConfig+0x98>
 80034fa:	4b70      	ldr	r3, [pc, #448]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a6f      	ldr	r2, [pc, #444]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003500:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003504:	6013      	str	r3, [r2, #0]
 8003506:	4b6d      	ldr	r3, [pc, #436]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a6c      	ldr	r2, [pc, #432]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 800350c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	e00b      	b.n	800352c <HAL_RCC_OscConfig+0xb0>
 8003514:	4b69      	ldr	r3, [pc, #420]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a68      	ldr	r2, [pc, #416]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 800351a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800351e:	6013      	str	r3, [r2, #0]
 8003520:	4b66      	ldr	r3, [pc, #408]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a65      	ldr	r2, [pc, #404]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003526:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800352a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d013      	beq.n	800355c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003534:	f7fe fde2 	bl	80020fc <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800353c:	f7fe fdde 	bl	80020fc <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b64      	cmp	r3, #100	@ 0x64
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e207      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800354e:	4b5b      	ldr	r3, [pc, #364]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d0f0      	beq.n	800353c <HAL_RCC_OscConfig+0xc0>
 800355a:	e014      	b.n	8003586 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355c:	f7fe fdce 	bl	80020fc <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003564:	f7fe fdca 	bl	80020fc <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b64      	cmp	r3, #100	@ 0x64
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e1f3      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003576:	4b51      	ldr	r3, [pc, #324]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0xe8>
 8003582:	e000      	b.n	8003586 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003584:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d063      	beq.n	800365a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003592:	4b4a      	ldr	r3, [pc, #296]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 030c 	and.w	r3, r3, #12
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00b      	beq.n	80035b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800359e:	4b47      	ldr	r3, [pc, #284]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80035a6:	2b08      	cmp	r3, #8
 80035a8:	d11c      	bne.n	80035e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035aa:	4b44      	ldr	r3, [pc, #272]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d116      	bne.n	80035e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035b6:	4b41      	ldr	r3, [pc, #260]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d005      	beq.n	80035ce <HAL_RCC_OscConfig+0x152>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d001      	beq.n	80035ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e1c7      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ce:	4b3b      	ldr	r3, [pc, #236]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	00db      	lsls	r3, r3, #3
 80035dc:	4937      	ldr	r1, [pc, #220]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035e2:	e03a      	b.n	800365a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d020      	beq.n	800362e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035ec:	4b34      	ldr	r3, [pc, #208]	@ (80036c0 <HAL_RCC_OscConfig+0x244>)
 80035ee:	2201      	movs	r2, #1
 80035f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f2:	f7fe fd83 	bl	80020fc <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f8:	e008      	b.n	800360c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035fa:	f7fe fd7f 	bl	80020fc <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d901      	bls.n	800360c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e1a8      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800360c:	4b2b      	ldr	r3, [pc, #172]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d0f0      	beq.n	80035fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003618:	4b28      	ldr	r3, [pc, #160]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	00db      	lsls	r3, r3, #3
 8003626:	4925      	ldr	r1, [pc, #148]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003628:	4313      	orrs	r3, r2
 800362a:	600b      	str	r3, [r1, #0]
 800362c:	e015      	b.n	800365a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800362e:	4b24      	ldr	r3, [pc, #144]	@ (80036c0 <HAL_RCC_OscConfig+0x244>)
 8003630:	2200      	movs	r2, #0
 8003632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003634:	f7fe fd62 	bl	80020fc <HAL_GetTick>
 8003638:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800363a:	e008      	b.n	800364e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800363c:	f7fe fd5e 	bl	80020fc <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b02      	cmp	r3, #2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e187      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800364e:	4b1b      	ldr	r3, [pc, #108]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1f0      	bne.n	800363c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0308 	and.w	r3, r3, #8
 8003662:	2b00      	cmp	r3, #0
 8003664:	d036      	beq.n	80036d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d016      	beq.n	800369c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800366e:	4b15      	ldr	r3, [pc, #84]	@ (80036c4 <HAL_RCC_OscConfig+0x248>)
 8003670:	2201      	movs	r2, #1
 8003672:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003674:	f7fe fd42 	bl	80020fc <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800367c:	f7fe fd3e 	bl	80020fc <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e167      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800368e:	4b0b      	ldr	r3, [pc, #44]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003690:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d0f0      	beq.n	800367c <HAL_RCC_OscConfig+0x200>
 800369a:	e01b      	b.n	80036d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800369c:	4b09      	ldr	r3, [pc, #36]	@ (80036c4 <HAL_RCC_OscConfig+0x248>)
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036a2:	f7fe fd2b 	bl	80020fc <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a8:	e00e      	b.n	80036c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036aa:	f7fe fd27 	bl	80020fc <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d907      	bls.n	80036c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e150      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
 80036bc:	40023800 	.word	0x40023800
 80036c0:	42470000 	.word	0x42470000
 80036c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036c8:	4b88      	ldr	r3, [pc, #544]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80036ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1ea      	bne.n	80036aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0304 	and.w	r3, r3, #4
 80036dc:	2b00      	cmp	r3, #0
 80036de:	f000 8097 	beq.w	8003810 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036e2:	2300      	movs	r3, #0
 80036e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036e6:	4b81      	ldr	r3, [pc, #516]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80036e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10f      	bne.n	8003712 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036f2:	2300      	movs	r3, #0
 80036f4:	60bb      	str	r3, [r7, #8]
 80036f6:	4b7d      	ldr	r3, [pc, #500]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80036f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fa:	4a7c      	ldr	r2, [pc, #496]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80036fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003700:	6413      	str	r3, [r2, #64]	@ 0x40
 8003702:	4b7a      	ldr	r3, [pc, #488]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800370a:	60bb      	str	r3, [r7, #8]
 800370c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800370e:	2301      	movs	r3, #1
 8003710:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003712:	4b77      	ldr	r3, [pc, #476]	@ (80038f0 <HAL_RCC_OscConfig+0x474>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800371a:	2b00      	cmp	r3, #0
 800371c:	d118      	bne.n	8003750 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800371e:	4b74      	ldr	r3, [pc, #464]	@ (80038f0 <HAL_RCC_OscConfig+0x474>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a73      	ldr	r2, [pc, #460]	@ (80038f0 <HAL_RCC_OscConfig+0x474>)
 8003724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003728:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800372a:	f7fe fce7 	bl	80020fc <HAL_GetTick>
 800372e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003730:	e008      	b.n	8003744 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003732:	f7fe fce3 	bl	80020fc <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b02      	cmp	r3, #2
 800373e:	d901      	bls.n	8003744 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e10c      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003744:	4b6a      	ldr	r3, [pc, #424]	@ (80038f0 <HAL_RCC_OscConfig+0x474>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0f0      	beq.n	8003732 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	2b01      	cmp	r3, #1
 8003756:	d106      	bne.n	8003766 <HAL_RCC_OscConfig+0x2ea>
 8003758:	4b64      	ldr	r3, [pc, #400]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800375a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800375c:	4a63      	ldr	r2, [pc, #396]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800375e:	f043 0301 	orr.w	r3, r3, #1
 8003762:	6713      	str	r3, [r2, #112]	@ 0x70
 8003764:	e01c      	b.n	80037a0 <HAL_RCC_OscConfig+0x324>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	2b05      	cmp	r3, #5
 800376c:	d10c      	bne.n	8003788 <HAL_RCC_OscConfig+0x30c>
 800376e:	4b5f      	ldr	r3, [pc, #380]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003772:	4a5e      	ldr	r2, [pc, #376]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003774:	f043 0304 	orr.w	r3, r3, #4
 8003778:	6713      	str	r3, [r2, #112]	@ 0x70
 800377a:	4b5c      	ldr	r3, [pc, #368]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800377c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800377e:	4a5b      	ldr	r2, [pc, #364]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003780:	f043 0301 	orr.w	r3, r3, #1
 8003784:	6713      	str	r3, [r2, #112]	@ 0x70
 8003786:	e00b      	b.n	80037a0 <HAL_RCC_OscConfig+0x324>
 8003788:	4b58      	ldr	r3, [pc, #352]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800378a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800378c:	4a57      	ldr	r2, [pc, #348]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800378e:	f023 0301 	bic.w	r3, r3, #1
 8003792:	6713      	str	r3, [r2, #112]	@ 0x70
 8003794:	4b55      	ldr	r3, [pc, #340]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003798:	4a54      	ldr	r2, [pc, #336]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800379a:	f023 0304 	bic.w	r3, r3, #4
 800379e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d015      	beq.n	80037d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a8:	f7fe fca8 	bl	80020fc <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ae:	e00a      	b.n	80037c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037b0:	f7fe fca4 	bl	80020fc <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037be:	4293      	cmp	r3, r2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e0cb      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c6:	4b49      	ldr	r3, [pc, #292]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80037c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0ee      	beq.n	80037b0 <HAL_RCC_OscConfig+0x334>
 80037d2:	e014      	b.n	80037fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037d4:	f7fe fc92 	bl	80020fc <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037da:	e00a      	b.n	80037f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037dc:	f7fe fc8e 	bl	80020fc <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e0b5      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037f2:	4b3e      	ldr	r3, [pc, #248]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80037f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1ee      	bne.n	80037dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037fe:	7dfb      	ldrb	r3, [r7, #23]
 8003800:	2b01      	cmp	r3, #1
 8003802:	d105      	bne.n	8003810 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003804:	4b39      	ldr	r3, [pc, #228]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003808:	4a38      	ldr	r2, [pc, #224]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800380a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800380e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 80a1 	beq.w	800395c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800381a:	4b34      	ldr	r3, [pc, #208]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 030c 	and.w	r3, r3, #12
 8003822:	2b08      	cmp	r3, #8
 8003824:	d05c      	beq.n	80038e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	2b02      	cmp	r3, #2
 800382c:	d141      	bne.n	80038b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800382e:	4b31      	ldr	r3, [pc, #196]	@ (80038f4 <HAL_RCC_OscConfig+0x478>)
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003834:	f7fe fc62 	bl	80020fc <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800383a:	e008      	b.n	800384e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800383c:	f7fe fc5e 	bl	80020fc <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b02      	cmp	r3, #2
 8003848:	d901      	bls.n	800384e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e087      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800384e:	4b27      	ldr	r3, [pc, #156]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1f0      	bne.n	800383c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	69da      	ldr	r2, [r3, #28]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a1b      	ldr	r3, [r3, #32]
 8003862:	431a      	orrs	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003868:	019b      	lsls	r3, r3, #6
 800386a:	431a      	orrs	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003870:	085b      	lsrs	r3, r3, #1
 8003872:	3b01      	subs	r3, #1
 8003874:	041b      	lsls	r3, r3, #16
 8003876:	431a      	orrs	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387c:	061b      	lsls	r3, r3, #24
 800387e:	491b      	ldr	r1, [pc, #108]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003880:	4313      	orrs	r3, r2
 8003882:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003884:	4b1b      	ldr	r3, [pc, #108]	@ (80038f4 <HAL_RCC_OscConfig+0x478>)
 8003886:	2201      	movs	r2, #1
 8003888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800388a:	f7fe fc37 	bl	80020fc <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003890:	e008      	b.n	80038a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003892:	f7fe fc33 	bl	80020fc <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d901      	bls.n	80038a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e05c      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038a4:	4b11      	ldr	r3, [pc, #68]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d0f0      	beq.n	8003892 <HAL_RCC_OscConfig+0x416>
 80038b0:	e054      	b.n	800395c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b2:	4b10      	ldr	r3, [pc, #64]	@ (80038f4 <HAL_RCC_OscConfig+0x478>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b8:	f7fe fc20 	bl	80020fc <HAL_GetTick>
 80038bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c0:	f7fe fc1c 	bl	80020fc <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e045      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038d2:	4b06      	ldr	r3, [pc, #24]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f0      	bne.n	80038c0 <HAL_RCC_OscConfig+0x444>
 80038de:	e03d      	b.n	800395c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d107      	bne.n	80038f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e038      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
 80038ec:	40023800 	.word	0x40023800
 80038f0:	40007000 	.word	0x40007000
 80038f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003968 <HAL_RCC_OscConfig+0x4ec>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d028      	beq.n	8003958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003910:	429a      	cmp	r2, r3
 8003912:	d121      	bne.n	8003958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800391e:	429a      	cmp	r2, r3
 8003920:	d11a      	bne.n	8003958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003928:	4013      	ands	r3, r2
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800392e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003930:	4293      	cmp	r3, r2
 8003932:	d111      	bne.n	8003958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393e:	085b      	lsrs	r3, r3, #1
 8003940:	3b01      	subs	r3, #1
 8003942:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003944:	429a      	cmp	r2, r3
 8003946:	d107      	bne.n	8003958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003952:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003954:	429a      	cmp	r2, r3
 8003956:	d001      	beq.n	800395c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e000      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3718      	adds	r7, #24
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	40023800 	.word	0x40023800

0800396c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e0cc      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003980:	4b68      	ldr	r3, [pc, #416]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0307 	and.w	r3, r3, #7
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	429a      	cmp	r2, r3
 800398c:	d90c      	bls.n	80039a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800398e:	4b65      	ldr	r3, [pc, #404]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	b2d2      	uxtb	r2, r2
 8003994:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003996:	4b63      	ldr	r3, [pc, #396]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	683a      	ldr	r2, [r7, #0]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d001      	beq.n	80039a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e0b8      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d020      	beq.n	80039f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0304 	and.w	r3, r3, #4
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d005      	beq.n	80039cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039c0:	4b59      	ldr	r3, [pc, #356]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	4a58      	ldr	r2, [pc, #352]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80039ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0308 	and.w	r3, r3, #8
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d005      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039d8:	4b53      	ldr	r3, [pc, #332]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	4a52      	ldr	r2, [pc, #328]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80039e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039e4:	4b50      	ldr	r3, [pc, #320]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	494d      	ldr	r1, [pc, #308]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d044      	beq.n	8003a8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d107      	bne.n	8003a1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a0a:	4b47      	ldr	r3, [pc, #284]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d119      	bne.n	8003a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e07f      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d003      	beq.n	8003a2a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a26:	2b03      	cmp	r3, #3
 8003a28:	d107      	bne.n	8003a3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a2a:	4b3f      	ldr	r3, [pc, #252]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d109      	bne.n	8003a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e06f      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a3a:	4b3b      	ldr	r3, [pc, #236]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e067      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a4a:	4b37      	ldr	r3, [pc, #220]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f023 0203 	bic.w	r2, r3, #3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	4934      	ldr	r1, [pc, #208]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a5c:	f7fe fb4e 	bl	80020fc <HAL_GetTick>
 8003a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a62:	e00a      	b.n	8003a7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a64:	f7fe fb4a 	bl	80020fc <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e04f      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a7a:	4b2b      	ldr	r3, [pc, #172]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 020c 	and.w	r2, r3, #12
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d1eb      	bne.n	8003a64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a8c:	4b25      	ldr	r3, [pc, #148]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0307 	and.w	r3, r3, #7
 8003a94:	683a      	ldr	r2, [r7, #0]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d20c      	bcs.n	8003ab4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a9a:	4b22      	ldr	r3, [pc, #136]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	b2d2      	uxtb	r2, r2
 8003aa0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa2:	4b20      	ldr	r3, [pc, #128]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0307 	and.w	r3, r3, #7
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d001      	beq.n	8003ab4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e032      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d008      	beq.n	8003ad2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ac0:	4b19      	ldr	r3, [pc, #100]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	4916      	ldr	r1, [pc, #88]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d009      	beq.n	8003af2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ade:	4b12      	ldr	r3, [pc, #72]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	490e      	ldr	r1, [pc, #56]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003af2:	f000 f821 	bl	8003b38 <HAL_RCC_GetSysClockFreq>
 8003af6:	4602      	mov	r2, r0
 8003af8:	4b0b      	ldr	r3, [pc, #44]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	091b      	lsrs	r3, r3, #4
 8003afe:	f003 030f 	and.w	r3, r3, #15
 8003b02:	490a      	ldr	r1, [pc, #40]	@ (8003b2c <HAL_RCC_ClockConfig+0x1c0>)
 8003b04:	5ccb      	ldrb	r3, [r1, r3]
 8003b06:	fa22 f303 	lsr.w	r3, r2, r3
 8003b0a:	4a09      	ldr	r2, [pc, #36]	@ (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003b0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b0e:	4b09      	ldr	r3, [pc, #36]	@ (8003b34 <HAL_RCC_ClockConfig+0x1c8>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fe faae 	bl	8002074 <HAL_InitTick>

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	40023c00 	.word	0x40023c00
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	080053e8 	.word	0x080053e8
 8003b30:	20000000 	.word	0x20000000
 8003b34:	20000004 	.word	0x20000004

08003b38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b3c:	b090      	sub	sp, #64	@ 0x40
 8003b3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b50:	4b59      	ldr	r3, [pc, #356]	@ (8003cb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f003 030c 	and.w	r3, r3, #12
 8003b58:	2b08      	cmp	r3, #8
 8003b5a:	d00d      	beq.n	8003b78 <HAL_RCC_GetSysClockFreq+0x40>
 8003b5c:	2b08      	cmp	r3, #8
 8003b5e:	f200 80a1 	bhi.w	8003ca4 <HAL_RCC_GetSysClockFreq+0x16c>
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d002      	beq.n	8003b6c <HAL_RCC_GetSysClockFreq+0x34>
 8003b66:	2b04      	cmp	r3, #4
 8003b68:	d003      	beq.n	8003b72 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b6a:	e09b      	b.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b6c:	4b53      	ldr	r3, [pc, #332]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x184>)
 8003b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b70:	e09b      	b.n	8003caa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b72:	4b53      	ldr	r3, [pc, #332]	@ (8003cc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b74:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b76:	e098      	b.n	8003caa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b78:	4b4f      	ldr	r3, [pc, #316]	@ (8003cb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b80:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b82:	4b4d      	ldr	r3, [pc, #308]	@ (8003cb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d028      	beq.n	8003be0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b8e:	4b4a      	ldr	r3, [pc, #296]	@ (8003cb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	099b      	lsrs	r3, r3, #6
 8003b94:	2200      	movs	r2, #0
 8003b96:	623b      	str	r3, [r7, #32]
 8003b98:	627a      	str	r2, [r7, #36]	@ 0x24
 8003b9a:	6a3b      	ldr	r3, [r7, #32]
 8003b9c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003ba0:	2100      	movs	r1, #0
 8003ba2:	4b47      	ldr	r3, [pc, #284]	@ (8003cc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ba4:	fb03 f201 	mul.w	r2, r3, r1
 8003ba8:	2300      	movs	r3, #0
 8003baa:	fb00 f303 	mul.w	r3, r0, r3
 8003bae:	4413      	add	r3, r2
 8003bb0:	4a43      	ldr	r2, [pc, #268]	@ (8003cc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003bb2:	fba0 1202 	umull	r1, r2, r0, r2
 8003bb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003bb8:	460a      	mov	r2, r1
 8003bba:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003bbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bbe:	4413      	add	r3, r2
 8003bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	61bb      	str	r3, [r7, #24]
 8003bc8:	61fa      	str	r2, [r7, #28]
 8003bca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003bd2:	f7fc fb01 	bl	80001d8 <__aeabi_uldivmod>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	460b      	mov	r3, r1
 8003bda:	4613      	mov	r3, r2
 8003bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bde:	e053      	b.n	8003c88 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003be0:	4b35      	ldr	r3, [pc, #212]	@ (8003cb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	099b      	lsrs	r3, r3, #6
 8003be6:	2200      	movs	r2, #0
 8003be8:	613b      	str	r3, [r7, #16]
 8003bea:	617a      	str	r2, [r7, #20]
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003bf2:	f04f 0b00 	mov.w	fp, #0
 8003bf6:	4652      	mov	r2, sl
 8003bf8:	465b      	mov	r3, fp
 8003bfa:	f04f 0000 	mov.w	r0, #0
 8003bfe:	f04f 0100 	mov.w	r1, #0
 8003c02:	0159      	lsls	r1, r3, #5
 8003c04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c08:	0150      	lsls	r0, r2, #5
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	ebb2 080a 	subs.w	r8, r2, sl
 8003c12:	eb63 090b 	sbc.w	r9, r3, fp
 8003c16:	f04f 0200 	mov.w	r2, #0
 8003c1a:	f04f 0300 	mov.w	r3, #0
 8003c1e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003c22:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003c26:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003c2a:	ebb2 0408 	subs.w	r4, r2, r8
 8003c2e:	eb63 0509 	sbc.w	r5, r3, r9
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	f04f 0300 	mov.w	r3, #0
 8003c3a:	00eb      	lsls	r3, r5, #3
 8003c3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c40:	00e2      	lsls	r2, r4, #3
 8003c42:	4614      	mov	r4, r2
 8003c44:	461d      	mov	r5, r3
 8003c46:	eb14 030a 	adds.w	r3, r4, sl
 8003c4a:	603b      	str	r3, [r7, #0]
 8003c4c:	eb45 030b 	adc.w	r3, r5, fp
 8003c50:	607b      	str	r3, [r7, #4]
 8003c52:	f04f 0200 	mov.w	r2, #0
 8003c56:	f04f 0300 	mov.w	r3, #0
 8003c5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c5e:	4629      	mov	r1, r5
 8003c60:	028b      	lsls	r3, r1, #10
 8003c62:	4621      	mov	r1, r4
 8003c64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c68:	4621      	mov	r1, r4
 8003c6a:	028a      	lsls	r2, r1, #10
 8003c6c:	4610      	mov	r0, r2
 8003c6e:	4619      	mov	r1, r3
 8003c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c72:	2200      	movs	r2, #0
 8003c74:	60bb      	str	r3, [r7, #8]
 8003c76:	60fa      	str	r2, [r7, #12]
 8003c78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c7c:	f7fc faac 	bl	80001d8 <__aeabi_uldivmod>
 8003c80:	4602      	mov	r2, r0
 8003c82:	460b      	mov	r3, r1
 8003c84:	4613      	mov	r3, r2
 8003c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003c88:	4b0b      	ldr	r3, [pc, #44]	@ (8003cb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	0c1b      	lsrs	r3, r3, #16
 8003c8e:	f003 0303 	and.w	r3, r3, #3
 8003c92:	3301      	adds	r3, #1
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003c98:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ca2:	e002      	b.n	8003caa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ca4:	4b05      	ldr	r3, [pc, #20]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x184>)
 8003ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ca8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3740      	adds	r7, #64	@ 0x40
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cb6:	bf00      	nop
 8003cb8:	40023800 	.word	0x40023800
 8003cbc:	00f42400 	.word	0x00f42400
 8003cc0:	017d7840 	.word	0x017d7840

08003cc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cc8:	4b03      	ldr	r3, [pc, #12]	@ (8003cd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003cca:	681b      	ldr	r3, [r3, #0]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	20000000 	.word	0x20000000

08003cdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ce0:	f7ff fff0 	bl	8003cc4 <HAL_RCC_GetHCLKFreq>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	4b05      	ldr	r3, [pc, #20]	@ (8003cfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	0a9b      	lsrs	r3, r3, #10
 8003cec:	f003 0307 	and.w	r3, r3, #7
 8003cf0:	4903      	ldr	r1, [pc, #12]	@ (8003d00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cf2:	5ccb      	ldrb	r3, [r1, r3]
 8003cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40023800 	.word	0x40023800
 8003d00:	080053f8 	.word	0x080053f8

08003d04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d08:	f7ff ffdc 	bl	8003cc4 <HAL_RCC_GetHCLKFreq>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	4b05      	ldr	r3, [pc, #20]	@ (8003d24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	0b5b      	lsrs	r3, r3, #13
 8003d14:	f003 0307 	and.w	r3, r3, #7
 8003d18:	4903      	ldr	r1, [pc, #12]	@ (8003d28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d1a:	5ccb      	ldrb	r3, [r1, r3]
 8003d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	40023800 	.word	0x40023800
 8003d28:	080053f8 	.word	0x080053f8

08003d2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d101      	bne.n	8003d3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e04d      	b.n	8003dda <HAL_UART_Init+0xae>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d111      	bne.n	8003d6e <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 fcdc 	bl	8004710 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d102      	bne.n	8003d66 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a20      	ldr	r2, [pc, #128]	@ (8003de4 <HAL_UART_Init+0xb8>)
 8003d64:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2224      	movs	r2, #36	@ 0x24
 8003d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68da      	ldr	r2, [r3, #12]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d84:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f000 ffa6 	bl	8004cd8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	691a      	ldr	r2, [r3, #16]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d9a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695a      	ldr	r2, [r3, #20]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003daa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003dba:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2220      	movs	r2, #32
 8003dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2220      	movs	r2, #32
 8003dce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	08000a99 	.word	0x08000a99

08003de8 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b087      	sub	sp, #28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	460b      	mov	r3, r1
 8003df2:	607a      	str	r2, [r7, #4]
 8003df4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003df6:	2300      	movs	r3, #0
 8003df8:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d107      	bne.n	8003e10 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e04:	f043 0220 	orr.w	r2, r3, #32
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	645a      	str	r2, [r3, #68]	@ 0x44

    return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e07c      	b.n	8003f0a <HAL_UART_RegisterCallback+0x122>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	2b20      	cmp	r3, #32
 8003e1a:	d150      	bne.n	8003ebe <HAL_UART_RegisterCallback+0xd6>
  {
    switch (CallbackID)
 8003e1c:	7afb      	ldrb	r3, [r7, #11]
 8003e1e:	2b0c      	cmp	r3, #12
 8003e20:	d844      	bhi.n	8003eac <HAL_UART_RegisterCallback+0xc4>
 8003e22:	a201      	add	r2, pc, #4	@ (adr r2, 8003e28 <HAL_UART_RegisterCallback+0x40>)
 8003e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e28:	08003e5d 	.word	0x08003e5d
 8003e2c:	08003e65 	.word	0x08003e65
 8003e30:	08003e6d 	.word	0x08003e6d
 8003e34:	08003e75 	.word	0x08003e75
 8003e38:	08003e7d 	.word	0x08003e7d
 8003e3c:	08003e85 	.word	0x08003e85
 8003e40:	08003e8d 	.word	0x08003e8d
 8003e44:	08003e95 	.word	0x08003e95
 8003e48:	08003ead 	.word	0x08003ead
 8003e4c:	08003ead 	.word	0x08003ead
 8003e50:	08003ead 	.word	0x08003ead
 8003e54:	08003e9d 	.word	0x08003e9d
 8003e58:	08003ea5 	.word	0x08003ea5
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8003e62:	e051      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8003e6a:	e04d      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8003e72:	e049      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8003e7a:	e045      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8003e82:	e041      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8003e8a:	e03d      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8003e92:	e039      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8003e9a:	e035      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8003ea2:	e031      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8003eaa:	e02d      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb0:	f043 0220 	orr.w	r2, r3, #32
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	75fb      	strb	r3, [r7, #23]
        break;
 8003ebc:	e024      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d116      	bne.n	8003ef8 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8003eca:	7afb      	ldrb	r3, [r7, #11]
 8003ecc:	2b0b      	cmp	r3, #11
 8003ece:	d002      	beq.n	8003ed6 <HAL_UART_RegisterCallback+0xee>
 8003ed0:	2b0c      	cmp	r3, #12
 8003ed2:	d004      	beq.n	8003ede <HAL_UART_RegisterCallback+0xf6>
 8003ed4:	e007      	b.n	8003ee6 <HAL_UART_RegisterCallback+0xfe>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8003edc:	e014      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8003ee4:	e010      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eea:	f043 0220 	orr.w	r2, r3, #32
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	75fb      	strb	r3, [r7, #23]
        break;
 8003ef6:	e007      	b.n	8003f08 <HAL_UART_RegisterCallback+0x120>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efc:	f043 0220 	orr.w	r2, r3, #32
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Return error status */
    status =  HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003f08:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	371c      	adds	r7, #28
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop

08003f18 <HAL_UART_RegisterRxEventCallback>:
  * @param  huart     Uart handle
  * @param  pCallback Pointer to the Rx Event Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallbackTypeDef pCallback)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f22:	2300      	movs	r3, #0
 8003f24:	73fb      	strb	r3, [r7, #15]

  if (pCallback == NULL)
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d107      	bne.n	8003f3c <HAL_UART_RegisterRxEventCallback+0x24>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f30:	f043 0220 	orr.w	r2, r3, #32
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	645a      	str	r2, [r3, #68]	@ 0x44

    return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e021      	b.n	8003f80 <HAL_UART_RegisterRxEventCallback+0x68>
  }

  /* Process locked */
  __HAL_LOCK(huart);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d101      	bne.n	8003f4a <HAL_UART_RegisterRxEventCallback+0x32>
 8003f46:	2302      	movs	r3, #2
 8003f48:	e01a      	b.n	8003f80 <HAL_UART_RegisterRxEventCallback+0x68>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (huart->gState == HAL_UART_STATE_READY)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b20      	cmp	r3, #32
 8003f5c:	d103      	bne.n	8003f66 <HAL_UART_RegisterRxEventCallback+0x4e>
  {
    huart->RxEventCallback = pCallback;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	66da      	str	r2, [r3, #108]	@ 0x6c
 8003f64:	e007      	b.n	8003f76 <HAL_UART_RegisterRxEventCallback+0x5e>
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f6a:	f043 0220 	orr.w	r2, r3, #32
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	645a      	str	r2, [r3, #68]	@ 0x44

    status =  HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8003f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3714      	adds	r7, #20
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b08c      	sub	sp, #48	@ 0x30
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	4613      	mov	r3, r2
 8003f98:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b20      	cmp	r3, #32
 8003fa4:	d156      	bne.n	8004054 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d002      	beq.n	8003fb2 <HAL_UART_Transmit_DMA+0x26>
 8003fac:	88fb      	ldrh	r3, [r7, #6]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e04f      	b.n	8004056 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8003fb6:	68ba      	ldr	r2, [r7, #8]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	88fa      	ldrh	r2, [r7, #6]
 8003fc0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	88fa      	ldrh	r2, [r7, #6]
 8003fc6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2221      	movs	r2, #33	@ 0x21
 8003fd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fda:	4a21      	ldr	r2, [pc, #132]	@ (8004060 <HAL_UART_Transmit_DMA+0xd4>)
 8003fdc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe2:	4a20      	ldr	r2, [pc, #128]	@ (8004064 <HAL_UART_Transmit_DMA+0xd8>)
 8003fe4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fea:	4a1f      	ldr	r2, [pc, #124]	@ (8004068 <HAL_UART_Transmit_DMA+0xdc>)
 8003fec:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003ff6:	f107 0308 	add.w	r3, r7, #8
 8003ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004002:	6819      	ldr	r1, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	3304      	adds	r3, #4
 800400a:	461a      	mov	r2, r3
 800400c:	88fb      	ldrh	r3, [r7, #6]
 800400e:	f7fe fa5b 	bl	80024c8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800401a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	3314      	adds	r3, #20
 8004022:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	e853 3f00 	ldrex	r3, [r3]
 800402a:	617b      	str	r3, [r7, #20]
   return(result);
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004032:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	3314      	adds	r3, #20
 800403a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800403c:	627a      	str	r2, [r7, #36]	@ 0x24
 800403e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004040:	6a39      	ldr	r1, [r7, #32]
 8004042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004044:	e841 2300 	strex	r3, r2, [r1]
 8004048:	61fb      	str	r3, [r7, #28]
   return(result);
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1e5      	bne.n	800401c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8004050:	2300      	movs	r3, #0
 8004052:	e000      	b.n	8004056 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8004054:	2302      	movs	r3, #2
  }
}
 8004056:	4618      	mov	r0, r3
 8004058:	3730      	adds	r7, #48	@ 0x30
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	08004781 	.word	0x08004781
 8004064:	0800481d 	.word	0x0800481d
 8004068:	0800483b 	.word	0x0800483b

0800406c <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b08c      	sub	sp, #48	@ 0x30
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	4613      	mov	r3, r2
 8004078:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b20      	cmp	r3, #32
 8004084:	d14a      	bne.n	800411c <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d002      	beq.n	8004092 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800408c:	88fb      	ldrh	r3, [r7, #6]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e043      	b.n	800411e <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2201      	movs	r2, #1
 800409a:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80040a2:	88fb      	ldrh	r3, [r7, #6]
 80040a4:	461a      	mov	r2, r3
 80040a6:	68b9      	ldr	r1, [r7, #8]
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 fc11 	bl	80048d0 <UART_Start_Receive_IT>
 80040ae:	4603      	mov	r3, r0
 80040b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80040b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d12c      	bne.n	8004116 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d125      	bne.n	8004110 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040c4:	2300      	movs	r3, #0
 80040c6:	613b      	str	r3, [r7, #16]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	613b      	str	r3, [r7, #16]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	613b      	str	r3, [r7, #16]
 80040d8:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	330c      	adds	r3, #12
 80040e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	e853 3f00 	ldrex	r3, [r3]
 80040e8:	617b      	str	r3, [r7, #20]
   return(result);
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f043 0310 	orr.w	r3, r3, #16
 80040f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	330c      	adds	r3, #12
 80040f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040fa:	627a      	str	r2, [r7, #36]	@ 0x24
 80040fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040fe:	6a39      	ldr	r1, [r7, #32]
 8004100:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004102:	e841 2300 	strex	r3, r2, [r1]
 8004106:	61fb      	str	r3, [r7, #28]
   return(result);
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1e5      	bne.n	80040da <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800410e:	e002      	b.n	8004116 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8004116:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800411a:	e000      	b.n	800411e <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800411c:	2302      	movs	r3, #2
  }
}
 800411e:	4618      	mov	r0, r3
 8004120:	3730      	adds	r7, #48	@ 0x30
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
	...

08004128 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b0ba      	sub	sp, #232	@ 0xe8
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800414e:	2300      	movs	r3, #0
 8004150:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004154:	2300      	movs	r3, #0
 8004156:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800415a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800415e:	f003 030f 	and.w	r3, r3, #15
 8004162:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004166:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10f      	bne.n	800418e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800416e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004172:	f003 0320 	and.w	r3, r3, #32
 8004176:	2b00      	cmp	r3, #0
 8004178:	d009      	beq.n	800418e <HAL_UART_IRQHandler+0x66>
 800417a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800417e:	f003 0320 	and.w	r3, r3, #32
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 fce5 	bl	8004b56 <UART_Receive_IT>
      return;
 800418c:	e260      	b.n	8004650 <HAL_UART_IRQHandler+0x528>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800418e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004192:	2b00      	cmp	r3, #0
 8004194:	f000 80e1 	beq.w	800435a <HAL_UART_IRQHandler+0x232>
 8004198:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d106      	bne.n	80041b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80041a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041a8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f000 80d4 	beq.w	800435a <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80041b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00b      	beq.n	80041d6 <HAL_UART_IRQHandler+0xae>
 80041be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d005      	beq.n	80041d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ce:	f043 0201 	orr.w	r2, r3, #1
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041da:	f003 0304 	and.w	r3, r3, #4
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d00b      	beq.n	80041fa <HAL_UART_IRQHandler+0xd2>
 80041e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d005      	beq.n	80041fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041f2:	f043 0202 	orr.w	r2, r3, #2
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041fe:	f003 0302 	and.w	r3, r3, #2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00b      	beq.n	800421e <HAL_UART_IRQHandler+0xf6>
 8004206:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	d005      	beq.n	800421e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004216:	f043 0204 	orr.w	r2, r3, #4
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800421e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004222:	f003 0308 	and.w	r3, r3, #8
 8004226:	2b00      	cmp	r3, #0
 8004228:	d011      	beq.n	800424e <HAL_UART_IRQHandler+0x126>
 800422a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800422e:	f003 0320 	and.w	r3, r3, #32
 8004232:	2b00      	cmp	r3, #0
 8004234:	d105      	bne.n	8004242 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004236:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	d005      	beq.n	800424e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004246:	f043 0208 	orr.w	r2, r3, #8
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004252:	2b00      	cmp	r3, #0
 8004254:	f000 81f7 	beq.w	8004646 <HAL_UART_IRQHandler+0x51e>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004258:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800425c:	f003 0320 	and.w	r3, r3, #32
 8004260:	2b00      	cmp	r3, #0
 8004262:	d008      	beq.n	8004276 <HAL_UART_IRQHandler+0x14e>
 8004264:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004268:	f003 0320 	and.w	r3, r3, #32
 800426c:	2b00      	cmp	r3, #0
 800426e:	d002      	beq.n	8004276 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 fc70 	bl	8004b56 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	695b      	ldr	r3, [r3, #20]
 800427c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004280:	2b40      	cmp	r3, #64	@ 0x40
 8004282:	bf0c      	ite	eq
 8004284:	2301      	moveq	r3, #1
 8004286:	2300      	movne	r3, #0
 8004288:	b2db      	uxtb	r3, r3
 800428a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004292:	f003 0308 	and.w	r3, r3, #8
 8004296:	2b00      	cmp	r3, #0
 8004298:	d103      	bne.n	80042a2 <HAL_UART_IRQHandler+0x17a>
 800429a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d051      	beq.n	8004346 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f000 fb76 	bl	8004994 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042b2:	2b40      	cmp	r3, #64	@ 0x40
 80042b4:	d142      	bne.n	800433c <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	3314      	adds	r3, #20
 80042bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042c4:	e853 3f00 	ldrex	r3, [r3]
 80042c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80042cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	3314      	adds	r3, #20
 80042de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80042e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80042e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80042ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80042f2:	e841 2300 	strex	r3, r2, [r1]
 80042f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80042fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1d9      	bne.n	80042b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004306:	2b00      	cmp	r3, #0
 8004308:	d013      	beq.n	8004332 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800430e:	4a80      	ldr	r2, [pc, #512]	@ (8004510 <HAL_UART_IRQHandler+0x3e8>)
 8004310:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004316:	4618      	mov	r0, r3
 8004318:	f7fe f99e 	bl	8002658 <HAL_DMA_Abort_IT>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d019      	beq.n	8004356 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004326:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800432c:	4610      	mov	r0, r2
 800432e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004330:	e011      	b.n	8004356 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800433a:	e00c      	b.n	8004356 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004344:	e007      	b.n	8004356 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004354:	e177      	b.n	8004646 <HAL_UART_IRQHandler+0x51e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004356:	bf00      	nop
    return;
 8004358:	e175      	b.n	8004646 <HAL_UART_IRQHandler+0x51e>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435e:	2b01      	cmp	r3, #1
 8004360:	f040 8151 	bne.w	8004606 <HAL_UART_IRQHandler+0x4de>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004368:	f003 0310 	and.w	r3, r3, #16
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 814a 	beq.w	8004606 <HAL_UART_IRQHandler+0x4de>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004372:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004376:	f003 0310 	and.w	r3, r3, #16
 800437a:	2b00      	cmp	r3, #0
 800437c:	f000 8143 	beq.w	8004606 <HAL_UART_IRQHandler+0x4de>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004380:	2300      	movs	r3, #0
 8004382:	60bb      	str	r3, [r7, #8]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	60bb      	str	r3, [r7, #8]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	60bb      	str	r3, [r7, #8]
 8004394:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a0:	2b40      	cmp	r3, #64	@ 0x40
 80043a2:	f040 80b7 	bne.w	8004514 <HAL_UART_IRQHandler+0x3ec>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043b2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f000 8147 	beq.w	800464a <HAL_UART_IRQHandler+0x522>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043c4:	429a      	cmp	r2, r3
 80043c6:	f080 8140 	bcs.w	800464a <HAL_UART_IRQHandler+0x522>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043d0:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d6:	69db      	ldr	r3, [r3, #28]
 80043d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043dc:	f000 8088 	beq.w	80044f0 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	330c      	adds	r3, #12
 80043e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80043ee:	e853 3f00 	ldrex	r3, [r3]
 80043f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80043f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043fe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	330c      	adds	r3, #12
 8004408:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800440c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004410:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004414:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004418:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800441c:	e841 2300 	strex	r3, r2, [r1]
 8004420:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004424:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1d9      	bne.n	80043e0 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	3314      	adds	r3, #20
 8004432:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004434:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004436:	e853 3f00 	ldrex	r3, [r3]
 800443a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800443c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800443e:	f023 0301 	bic.w	r3, r3, #1
 8004442:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	3314      	adds	r3, #20
 800444c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004450:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004454:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004456:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004458:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800445c:	e841 2300 	strex	r3, r2, [r1]
 8004460:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004462:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1e1      	bne.n	800442c <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	3314      	adds	r3, #20
 800446e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004470:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004472:	e853 3f00 	ldrex	r3, [r3]
 8004476:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004478:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800447a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800447e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	3314      	adds	r3, #20
 8004488:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800448c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800448e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004490:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004492:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004494:	e841 2300 	strex	r3, r2, [r1]
 8004498:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800449a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1e3      	bne.n	8004468 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2220      	movs	r2, #32
 80044a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	330c      	adds	r3, #12
 80044b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044b8:	e853 3f00 	ldrex	r3, [r3]
 80044bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044c0:	f023 0310 	bic.w	r3, r3, #16
 80044c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	330c      	adds	r3, #12
 80044ce:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80044d2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80044d4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044da:	e841 2300 	strex	r3, r2, [r1]
 80044de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80044e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1e3      	bne.n	80044ae <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7fe f844 	bl	8002578 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2202      	movs	r2, #2
 80044f4:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	8d91      	ldrh	r1, [r2, #44]	@ 0x2c
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 8004502:	b292      	uxth	r2, r2
 8004504:	1a8a      	subs	r2, r1, r2
 8004506:	b292      	uxth	r2, r2
 8004508:	4611      	mov	r1, r2
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800450e:	e09c      	b.n	800464a <HAL_UART_IRQHandler+0x522>
 8004510:	08004a5b 	.word	0x08004a5b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800451c:	b29b      	uxth	r3, r3
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004528:	b29b      	uxth	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	f000 808f 	beq.w	800464e <HAL_UART_IRQHandler+0x526>
          && (nb_rx_data > 0U))
 8004530:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004534:	2b00      	cmp	r3, #0
 8004536:	f000 808a 	beq.w	800464e <HAL_UART_IRQHandler+0x526>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	330c      	adds	r3, #12
 8004540:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004544:	e853 3f00 	ldrex	r3, [r3]
 8004548:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800454a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800454c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004550:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	330c      	adds	r3, #12
 800455a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800455e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004560:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004562:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004564:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004566:	e841 2300 	strex	r3, r2, [r1]
 800456a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800456c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800456e:	2b00      	cmp	r3, #0
 8004570:	d1e3      	bne.n	800453a <HAL_UART_IRQHandler+0x412>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	3314      	adds	r3, #20
 8004578:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800457a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457c:	e853 3f00 	ldrex	r3, [r3]
 8004580:	623b      	str	r3, [r7, #32]
   return(result);
 8004582:	6a3b      	ldr	r3, [r7, #32]
 8004584:	f023 0301 	bic.w	r3, r3, #1
 8004588:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	3314      	adds	r3, #20
 8004592:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004596:	633a      	str	r2, [r7, #48]	@ 0x30
 8004598:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800459a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800459c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800459e:	e841 2300 	strex	r3, r2, [r1]
 80045a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d1e3      	bne.n	8004572 <HAL_UART_IRQHandler+0x44a>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2220      	movs	r2, #32
 80045ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	330c      	adds	r3, #12
 80045be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	e853 3f00 	ldrex	r3, [r3]
 80045c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f023 0310 	bic.w	r3, r3, #16
 80045ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	330c      	adds	r3, #12
 80045d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80045dc:	61fa      	str	r2, [r7, #28]
 80045de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e0:	69b9      	ldr	r1, [r7, #24]
 80045e2:	69fa      	ldr	r2, [r7, #28]
 80045e4:	e841 2300 	strex	r3, r2, [r1]
 80045e8:	617b      	str	r3, [r7, #20]
   return(result);
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1e3      	bne.n	80045b8 <HAL_UART_IRQHandler+0x490>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2202      	movs	r2, #2
 80045f4:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045fa:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 80045fe:	4611      	mov	r1, r2
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004604:	e023      	b.n	800464e <HAL_UART_IRQHandler+0x526>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800460a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800460e:	2b00      	cmp	r3, #0
 8004610:	d009      	beq.n	8004626 <HAL_UART_IRQHandler+0x4fe>
 8004612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800461a:	2b00      	cmp	r3, #0
 800461c:	d003      	beq.n	8004626 <HAL_UART_IRQHandler+0x4fe>
  {
    UART_Transmit_IT(huart);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 fa30 	bl	8004a84 <UART_Transmit_IT>
    return;
 8004624:	e014      	b.n	8004650 <HAL_UART_IRQHandler+0x528>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800462a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00e      	beq.n	8004650 <HAL_UART_IRQHandler+0x528>
 8004632:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800463a:	2b00      	cmp	r3, #0
 800463c:	d008      	beq.n	8004650 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 fa70 	bl	8004b24 <UART_EndTransmit_IT>
    return;
 8004644:	e004      	b.n	8004650 <HAL_UART_IRQHandler+0x528>
    return;
 8004646:	bf00      	nop
 8004648:	e002      	b.n	8004650 <HAL_UART_IRQHandler+0x528>
      return;
 800464a:	bf00      	nop
 800464c:	e000      	b.n	8004650 <HAL_UART_IRQHandler+0x528>
      return;
 800464e:	bf00      	nop
  }
}
 8004650:	37e8      	adds	r7, #232	@ 0xe8
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop

08004658 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800469c:	bf00      	nop
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80046b0:	bf00      	nop
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80046ec:	bf00      	nop
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	460b      	mov	r3, r1
 8004702:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a10      	ldr	r2, [pc, #64]	@ (800475c <UART_InitCallbacksToDefault+0x4c>)
 800471c:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a0f      	ldr	r2, [pc, #60]	@ (8004760 <UART_InitCallbacksToDefault+0x50>)
 8004722:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a0f      	ldr	r2, [pc, #60]	@ (8004764 <UART_InitCallbacksToDefault+0x54>)
 8004728:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a0e      	ldr	r2, [pc, #56]	@ (8004768 <UART_InitCallbacksToDefault+0x58>)
 800472e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a0e      	ldr	r2, [pc, #56]	@ (800476c <UART_InitCallbacksToDefault+0x5c>)
 8004734:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a0d      	ldr	r2, [pc, #52]	@ (8004770 <UART_InitCallbacksToDefault+0x60>)
 800473a:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a0d      	ldr	r2, [pc, #52]	@ (8004774 <UART_InitCallbacksToDefault+0x64>)
 8004740:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a0c      	ldr	r2, [pc, #48]	@ (8004778 <UART_InitCallbacksToDefault+0x68>)
 8004746:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a0c      	ldr	r2, [pc, #48]	@ (800477c <UART_InitCallbacksToDefault+0x6c>)
 800474c:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	0800466d 	.word	0x0800466d
 8004760:	08004659 	.word	0x08004659
 8004764:	08004695 	.word	0x08004695
 8004768:	08004681 	.word	0x08004681
 800476c:	080046a9 	.word	0x080046a9
 8004770:	080046bd 	.word	0x080046bd
 8004774:	080046d1 	.word	0x080046d1
 8004778:	080046e5 	.word	0x080046e5
 800477c:	080046f9 	.word	0x080046f9

08004780 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b090      	sub	sp, #64	@ 0x40
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800478c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004798:	2b00      	cmp	r3, #0
 800479a:	d137      	bne.n	800480c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800479c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800479e:	2200      	movs	r2, #0
 80047a0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80047a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	3314      	adds	r3, #20
 80047a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ac:	e853 3f00 	ldrex	r3, [r3]
 80047b0:	623b      	str	r3, [r7, #32]
   return(result);
 80047b2:	6a3b      	ldr	r3, [r7, #32]
 80047b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	3314      	adds	r3, #20
 80047c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80047c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80047c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047ca:	e841 2300 	strex	r3, r2, [r1]
 80047ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d1e5      	bne.n	80047a2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80047d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	330c      	adds	r3, #12
 80047dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	e853 3f00 	ldrex	r3, [r3]
 80047e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80047ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	330c      	adds	r3, #12
 80047f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047f6:	61fa      	str	r2, [r7, #28]
 80047f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fa:	69b9      	ldr	r1, [r7, #24]
 80047fc:	69fa      	ldr	r2, [r7, #28]
 80047fe:	e841 2300 	strex	r3, r2, [r1]
 8004802:	617b      	str	r3, [r7, #20]
   return(result);
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1e5      	bne.n	80047d6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800480a:	e003      	b.n	8004814 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800480c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800480e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004810:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004812:	4798      	blx	r3
}
 8004814:	bf00      	nop
 8004816:	3740      	adds	r7, #64	@ 0x40
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004828:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004832:	bf00      	nop
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800483a:	b580      	push	{r7, lr}
 800483c:	b084      	sub	sp, #16
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004842:	2300      	movs	r3, #0
 8004844:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800484a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004856:	2b80      	cmp	r3, #128	@ 0x80
 8004858:	bf0c      	ite	eq
 800485a:	2301      	moveq	r3, #1
 800485c:	2300      	movne	r3, #0
 800485e:	b2db      	uxtb	r3, r3
 8004860:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004868:	b2db      	uxtb	r3, r3
 800486a:	2b21      	cmp	r3, #33	@ 0x21
 800486c:	d108      	bne.n	8004880 <UART_DMAError+0x46>
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d005      	beq.n	8004880 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	2200      	movs	r2, #0
 8004878:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800487a:	68b8      	ldr	r0, [r7, #8]
 800487c:	f000 f862 	bl	8004944 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800488a:	2b40      	cmp	r3, #64	@ 0x40
 800488c:	bf0c      	ite	eq
 800488e:	2301      	moveq	r3, #1
 8004890:	2300      	movne	r3, #0
 8004892:	b2db      	uxtb	r3, r3
 8004894:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b22      	cmp	r3, #34	@ 0x22
 80048a0:	d108      	bne.n	80048b4 <UART_DMAError+0x7a>
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d005      	beq.n	80048b4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2200      	movs	r2, #0
 80048ac:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80048ae:	68b8      	ldr	r0, [r7, #8]
 80048b0:	f000 f870 	bl	8004994 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b8:	f043 0210 	orr.w	r2, r3, #16
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048c4:	68b8      	ldr	r0, [r7, #8]
 80048c6:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048c8:	bf00      	nop
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b085      	sub	sp, #20
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	4613      	mov	r3, r2
 80048dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	68ba      	ldr	r2, [r7, #8]
 80048e2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	88fa      	ldrh	r2, [r7, #6]
 80048e8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	88fa      	ldrh	r2, [r7, #6]
 80048ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2222      	movs	r2, #34	@ 0x22
 80048fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d007      	beq.n	8004916 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68da      	ldr	r2, [r3, #12]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004914:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	695a      	ldr	r2, [r3, #20]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f042 0201 	orr.w	r2, r2, #1
 8004924:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68da      	ldr	r2, [r3, #12]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f042 0220 	orr.w	r2, r2, #32
 8004934:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	3714      	adds	r7, #20
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004944:	b480      	push	{r7}
 8004946:	b089      	sub	sp, #36	@ 0x24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	330c      	adds	r3, #12
 8004952:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	e853 3f00 	ldrex	r3, [r3]
 800495a:	60bb      	str	r3, [r7, #8]
   return(result);
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004962:	61fb      	str	r3, [r7, #28]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	330c      	adds	r3, #12
 800496a:	69fa      	ldr	r2, [r7, #28]
 800496c:	61ba      	str	r2, [r7, #24]
 800496e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004970:	6979      	ldr	r1, [r7, #20]
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	e841 2300 	strex	r3, r2, [r1]
 8004978:	613b      	str	r3, [r7, #16]
   return(result);
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d1e5      	bne.n	800494c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2220      	movs	r2, #32
 8004984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004988:	bf00      	nop
 800498a:	3724      	adds	r7, #36	@ 0x24
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr

08004994 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004994:	b480      	push	{r7}
 8004996:	b095      	sub	sp, #84	@ 0x54
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	330c      	adds	r3, #12
 80049a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049a6:	e853 3f00 	ldrex	r3, [r3]
 80049aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80049ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	330c      	adds	r3, #12
 80049ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80049bc:	643a      	str	r2, [r7, #64]	@ 0x40
 80049be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80049c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80049c4:	e841 2300 	strex	r3, r2, [r1]
 80049c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80049ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d1e5      	bne.n	800499c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	3314      	adds	r3, #20
 80049d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d8:	6a3b      	ldr	r3, [r7, #32]
 80049da:	e853 3f00 	ldrex	r3, [r3]
 80049de:	61fb      	str	r3, [r7, #28]
   return(result);
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	f023 0301 	bic.w	r3, r3, #1
 80049e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	3314      	adds	r3, #20
 80049ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049f8:	e841 2300 	strex	r3, r2, [r1]
 80049fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80049fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1e5      	bne.n	80049d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d119      	bne.n	8004a40 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	330c      	adds	r3, #12
 8004a12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	e853 3f00 	ldrex	r3, [r3]
 8004a1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f023 0310 	bic.w	r3, r3, #16
 8004a22:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	330c      	adds	r3, #12
 8004a2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a2c:	61ba      	str	r2, [r7, #24]
 8004a2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a30:	6979      	ldr	r1, [r7, #20]
 8004a32:	69ba      	ldr	r2, [r7, #24]
 8004a34:	e841 2300 	strex	r3, r2, [r1]
 8004a38:	613b      	str	r3, [r7, #16]
   return(result);
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d1e5      	bne.n	8004a0c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2220      	movs	r2, #32
 8004a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004a4e:	bf00      	nop
 8004a50:	3754      	adds	r7, #84	@ 0x54
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a5a:	b580      	push	{r7, lr}
 8004a5c:	b084      	sub	sp, #16
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a66:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	84da      	strh	r2, [r3, #38]	@ 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a7c:	bf00      	nop
 8004a7e:	3710      	adds	r7, #16
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	2b21      	cmp	r3, #33	@ 0x21
 8004a96:	d13e      	bne.n	8004b16 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004aa0:	d114      	bne.n	8004acc <UART_Transmit_IT+0x48>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d110      	bne.n	8004acc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	881b      	ldrh	r3, [r3, #0]
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004abe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	1c9a      	adds	r2, r3, #2
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	621a      	str	r2, [r3, #32]
 8004aca:	e008      	b.n	8004ade <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6a1b      	ldr	r3, [r3, #32]
 8004ad0:	1c59      	adds	r1, r3, #1
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	6211      	str	r1, [r2, #32]
 8004ad6:	781a      	ldrb	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	4619      	mov	r1, r3
 8004aec:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10f      	bne.n	8004b12 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68da      	ldr	r2, [r3, #12]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b00:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68da      	ldr	r2, [r3, #12]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b10:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004b12:	2300      	movs	r3, #0
 8004b14:	e000      	b.n	8004b18 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004b16:	2302      	movs	r3, #2
  }
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3714      	adds	r7, #20
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68da      	ldr	r2, [r3, #12]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b3a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2220      	movs	r2, #32
 8004b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3708      	adds	r7, #8
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}

08004b56 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004b56:	b580      	push	{r7, lr}
 8004b58:	b08c      	sub	sp, #48	@ 0x30
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	2b22      	cmp	r3, #34	@ 0x22
 8004b68:	f040 80b0 	bne.w	8004ccc <UART_Receive_IT+0x176>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b74:	d117      	bne.n	8004ba6 <UART_Receive_IT+0x50>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d113      	bne.n	8004ba6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b86:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b94:	b29a      	uxth	r2, r3
 8004b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b98:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b9e:	1c9a      	adds	r2, r3, #2
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ba4:	e026      	b.n	8004bf4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004bac:	2300      	movs	r3, #0
 8004bae:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bb8:	d007      	beq.n	8004bca <UART_Receive_IT+0x74>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10a      	bne.n	8004bd8 <UART_Receive_IT+0x82>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d106      	bne.n	8004bd8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bd4:	701a      	strb	r2, [r3, #0]
 8004bd6:	e008      	b.n	8004bea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004be4:	b2da      	uxtb	r2, r3
 8004be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bee:	1c5a      	adds	r2, r3, #1
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bf8:	b29b      	uxth	r3, r3
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	4619      	mov	r1, r3
 8004c02:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d15f      	bne.n	8004cc8 <UART_Receive_IT+0x172>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68da      	ldr	r2, [r3, #12]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f022 0220 	bic.w	r2, r2, #32
 8004c16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68da      	ldr	r2, [r3, #12]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	695a      	ldr	r2, [r3, #20]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f022 0201 	bic.w	r2, r2, #1
 8004c36:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d136      	bne.n	8004cbc <UART_Receive_IT+0x166>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	330c      	adds	r3, #12
 8004c5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	e853 3f00 	ldrex	r3, [r3]
 8004c62:	613b      	str	r3, [r7, #16]
   return(result);
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	f023 0310 	bic.w	r3, r3, #16
 8004c6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	330c      	adds	r3, #12
 8004c72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c74:	623a      	str	r2, [r7, #32]
 8004c76:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c78:	69f9      	ldr	r1, [r7, #28]
 8004c7a:	6a3a      	ldr	r2, [r7, #32]
 8004c7c:	e841 2300 	strex	r3, r2, [r1]
 8004c80:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d1e5      	bne.n	8004c54 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0310 	and.w	r3, r3, #16
 8004c92:	2b10      	cmp	r3, #16
 8004c94:	d10a      	bne.n	8004cac <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c96:	2300      	movs	r3, #0
 8004c98:	60fb      	str	r3, [r7, #12]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	60fb      	str	r3, [r7, #12]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	60fb      	str	r3, [r7, #12]
 8004caa:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8004cb4:	4611      	mov	r1, r2
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	4798      	blx	r3
 8004cba:	e003      	b.n	8004cc4 <UART_Receive_IT+0x16e>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	e002      	b.n	8004cce <UART_Receive_IT+0x178>
    }
    return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	e000      	b.n	8004cce <UART_Receive_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 8004ccc:	2302      	movs	r3, #2
  }
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3730      	adds	r7, #48	@ 0x30
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
	...

08004cd8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cdc:	b0c0      	sub	sp, #256	@ 0x100
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cf4:	68d9      	ldr	r1, [r3, #12]
 8004cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	ea40 0301 	orr.w	r3, r0, r1
 8004d00:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	431a      	orrs	r2, r3
 8004d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	431a      	orrs	r2, r3
 8004d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d1c:	69db      	ldr	r3, [r3, #28]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004d30:	f021 010c 	bic.w	r1, r1, #12
 8004d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004d3e:	430b      	orrs	r3, r1
 8004d40:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	695b      	ldr	r3, [r3, #20]
 8004d4a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d52:	6999      	ldr	r1, [r3, #24]
 8004d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	ea40 0301 	orr.w	r3, r0, r1
 8004d5e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	4b8f      	ldr	r3, [pc, #572]	@ (8004fa4 <UART_SetConfig+0x2cc>)
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d005      	beq.n	8004d78 <UART_SetConfig+0xa0>
 8004d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	4b8d      	ldr	r3, [pc, #564]	@ (8004fa8 <UART_SetConfig+0x2d0>)
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d104      	bne.n	8004d82 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d78:	f7fe ffc4 	bl	8003d04 <HAL_RCC_GetPCLK2Freq>
 8004d7c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004d80:	e003      	b.n	8004d8a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d82:	f7fe ffab 	bl	8003cdc <HAL_RCC_GetPCLK1Freq>
 8004d86:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d8e:	69db      	ldr	r3, [r3, #28]
 8004d90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d94:	f040 810c 	bne.w	8004fb0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004da2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004da6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004daa:	4622      	mov	r2, r4
 8004dac:	462b      	mov	r3, r5
 8004dae:	1891      	adds	r1, r2, r2
 8004db0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004db2:	415b      	adcs	r3, r3
 8004db4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004db6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004dba:	4621      	mov	r1, r4
 8004dbc:	eb12 0801 	adds.w	r8, r2, r1
 8004dc0:	4629      	mov	r1, r5
 8004dc2:	eb43 0901 	adc.w	r9, r3, r1
 8004dc6:	f04f 0200 	mov.w	r2, #0
 8004dca:	f04f 0300 	mov.w	r3, #0
 8004dce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004dd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004dd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004dda:	4690      	mov	r8, r2
 8004ddc:	4699      	mov	r9, r3
 8004dde:	4623      	mov	r3, r4
 8004de0:	eb18 0303 	adds.w	r3, r8, r3
 8004de4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004de8:	462b      	mov	r3, r5
 8004dea:	eb49 0303 	adc.w	r3, r9, r3
 8004dee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004dfe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004e02:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004e06:	460b      	mov	r3, r1
 8004e08:	18db      	adds	r3, r3, r3
 8004e0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	eb42 0303 	adc.w	r3, r2, r3
 8004e12:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e14:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004e18:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004e1c:	f7fb f9dc 	bl	80001d8 <__aeabi_uldivmod>
 8004e20:	4602      	mov	r2, r0
 8004e22:	460b      	mov	r3, r1
 8004e24:	4b61      	ldr	r3, [pc, #388]	@ (8004fac <UART_SetConfig+0x2d4>)
 8004e26:	fba3 2302 	umull	r2, r3, r3, r2
 8004e2a:	095b      	lsrs	r3, r3, #5
 8004e2c:	011c      	lsls	r4, r3, #4
 8004e2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e32:	2200      	movs	r2, #0
 8004e34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e38:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004e3c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004e40:	4642      	mov	r2, r8
 8004e42:	464b      	mov	r3, r9
 8004e44:	1891      	adds	r1, r2, r2
 8004e46:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004e48:	415b      	adcs	r3, r3
 8004e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e4c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004e50:	4641      	mov	r1, r8
 8004e52:	eb12 0a01 	adds.w	sl, r2, r1
 8004e56:	4649      	mov	r1, r9
 8004e58:	eb43 0b01 	adc.w	fp, r3, r1
 8004e5c:	f04f 0200 	mov.w	r2, #0
 8004e60:	f04f 0300 	mov.w	r3, #0
 8004e64:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e68:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e6c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e70:	4692      	mov	sl, r2
 8004e72:	469b      	mov	fp, r3
 8004e74:	4643      	mov	r3, r8
 8004e76:	eb1a 0303 	adds.w	r3, sl, r3
 8004e7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e7e:	464b      	mov	r3, r9
 8004e80:	eb4b 0303 	adc.w	r3, fp, r3
 8004e84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004e94:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004e98:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	18db      	adds	r3, r3, r3
 8004ea0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	eb42 0303 	adc.w	r3, r2, r3
 8004ea8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004eaa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004eae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004eb2:	f7fb f991 	bl	80001d8 <__aeabi_uldivmod>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	460b      	mov	r3, r1
 8004eba:	4611      	mov	r1, r2
 8004ebc:	4b3b      	ldr	r3, [pc, #236]	@ (8004fac <UART_SetConfig+0x2d4>)
 8004ebe:	fba3 2301 	umull	r2, r3, r3, r1
 8004ec2:	095b      	lsrs	r3, r3, #5
 8004ec4:	2264      	movs	r2, #100	@ 0x64
 8004ec6:	fb02 f303 	mul.w	r3, r2, r3
 8004eca:	1acb      	subs	r3, r1, r3
 8004ecc:	00db      	lsls	r3, r3, #3
 8004ece:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004ed2:	4b36      	ldr	r3, [pc, #216]	@ (8004fac <UART_SetConfig+0x2d4>)
 8004ed4:	fba3 2302 	umull	r2, r3, r3, r2
 8004ed8:	095b      	lsrs	r3, r3, #5
 8004eda:	005b      	lsls	r3, r3, #1
 8004edc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004ee0:	441c      	add	r4, r3
 8004ee2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004eec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004ef0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004ef4:	4642      	mov	r2, r8
 8004ef6:	464b      	mov	r3, r9
 8004ef8:	1891      	adds	r1, r2, r2
 8004efa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004efc:	415b      	adcs	r3, r3
 8004efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004f04:	4641      	mov	r1, r8
 8004f06:	1851      	adds	r1, r2, r1
 8004f08:	6339      	str	r1, [r7, #48]	@ 0x30
 8004f0a:	4649      	mov	r1, r9
 8004f0c:	414b      	adcs	r3, r1
 8004f0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f10:	f04f 0200 	mov.w	r2, #0
 8004f14:	f04f 0300 	mov.w	r3, #0
 8004f18:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004f1c:	4659      	mov	r1, fp
 8004f1e:	00cb      	lsls	r3, r1, #3
 8004f20:	4651      	mov	r1, sl
 8004f22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f26:	4651      	mov	r1, sl
 8004f28:	00ca      	lsls	r2, r1, #3
 8004f2a:	4610      	mov	r0, r2
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	4603      	mov	r3, r0
 8004f30:	4642      	mov	r2, r8
 8004f32:	189b      	adds	r3, r3, r2
 8004f34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f38:	464b      	mov	r3, r9
 8004f3a:	460a      	mov	r2, r1
 8004f3c:	eb42 0303 	adc.w	r3, r2, r3
 8004f40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004f50:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004f54:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004f58:	460b      	mov	r3, r1
 8004f5a:	18db      	adds	r3, r3, r3
 8004f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f5e:	4613      	mov	r3, r2
 8004f60:	eb42 0303 	adc.w	r3, r2, r3
 8004f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004f6a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004f6e:	f7fb f933 	bl	80001d8 <__aeabi_uldivmod>
 8004f72:	4602      	mov	r2, r0
 8004f74:	460b      	mov	r3, r1
 8004f76:	4b0d      	ldr	r3, [pc, #52]	@ (8004fac <UART_SetConfig+0x2d4>)
 8004f78:	fba3 1302 	umull	r1, r3, r3, r2
 8004f7c:	095b      	lsrs	r3, r3, #5
 8004f7e:	2164      	movs	r1, #100	@ 0x64
 8004f80:	fb01 f303 	mul.w	r3, r1, r3
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	00db      	lsls	r3, r3, #3
 8004f88:	3332      	adds	r3, #50	@ 0x32
 8004f8a:	4a08      	ldr	r2, [pc, #32]	@ (8004fac <UART_SetConfig+0x2d4>)
 8004f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f90:	095b      	lsrs	r3, r3, #5
 8004f92:	f003 0207 	and.w	r2, r3, #7
 8004f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4422      	add	r2, r4
 8004f9e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004fa0:	e106      	b.n	80051b0 <UART_SetConfig+0x4d8>
 8004fa2:	bf00      	nop
 8004fa4:	40011000 	.word	0x40011000
 8004fa8:	40011400 	.word	0x40011400
 8004fac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004fb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004fba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004fbe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004fc2:	4642      	mov	r2, r8
 8004fc4:	464b      	mov	r3, r9
 8004fc6:	1891      	adds	r1, r2, r2
 8004fc8:	6239      	str	r1, [r7, #32]
 8004fca:	415b      	adcs	r3, r3
 8004fcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004fd2:	4641      	mov	r1, r8
 8004fd4:	1854      	adds	r4, r2, r1
 8004fd6:	4649      	mov	r1, r9
 8004fd8:	eb43 0501 	adc.w	r5, r3, r1
 8004fdc:	f04f 0200 	mov.w	r2, #0
 8004fe0:	f04f 0300 	mov.w	r3, #0
 8004fe4:	00eb      	lsls	r3, r5, #3
 8004fe6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fea:	00e2      	lsls	r2, r4, #3
 8004fec:	4614      	mov	r4, r2
 8004fee:	461d      	mov	r5, r3
 8004ff0:	4643      	mov	r3, r8
 8004ff2:	18e3      	adds	r3, r4, r3
 8004ff4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ff8:	464b      	mov	r3, r9
 8004ffa:	eb45 0303 	adc.w	r3, r5, r3
 8004ffe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800500e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005012:	f04f 0200 	mov.w	r2, #0
 8005016:	f04f 0300 	mov.w	r3, #0
 800501a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800501e:	4629      	mov	r1, r5
 8005020:	008b      	lsls	r3, r1, #2
 8005022:	4621      	mov	r1, r4
 8005024:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005028:	4621      	mov	r1, r4
 800502a:	008a      	lsls	r2, r1, #2
 800502c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005030:	f7fb f8d2 	bl	80001d8 <__aeabi_uldivmod>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	4b60      	ldr	r3, [pc, #384]	@ (80051bc <UART_SetConfig+0x4e4>)
 800503a:	fba3 2302 	umull	r2, r3, r3, r2
 800503e:	095b      	lsrs	r3, r3, #5
 8005040:	011c      	lsls	r4, r3, #4
 8005042:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005046:	2200      	movs	r2, #0
 8005048:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800504c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005050:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005054:	4642      	mov	r2, r8
 8005056:	464b      	mov	r3, r9
 8005058:	1891      	adds	r1, r2, r2
 800505a:	61b9      	str	r1, [r7, #24]
 800505c:	415b      	adcs	r3, r3
 800505e:	61fb      	str	r3, [r7, #28]
 8005060:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005064:	4641      	mov	r1, r8
 8005066:	1851      	adds	r1, r2, r1
 8005068:	6139      	str	r1, [r7, #16]
 800506a:	4649      	mov	r1, r9
 800506c:	414b      	adcs	r3, r1
 800506e:	617b      	str	r3, [r7, #20]
 8005070:	f04f 0200 	mov.w	r2, #0
 8005074:	f04f 0300 	mov.w	r3, #0
 8005078:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800507c:	4659      	mov	r1, fp
 800507e:	00cb      	lsls	r3, r1, #3
 8005080:	4651      	mov	r1, sl
 8005082:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005086:	4651      	mov	r1, sl
 8005088:	00ca      	lsls	r2, r1, #3
 800508a:	4610      	mov	r0, r2
 800508c:	4619      	mov	r1, r3
 800508e:	4603      	mov	r3, r0
 8005090:	4642      	mov	r2, r8
 8005092:	189b      	adds	r3, r3, r2
 8005094:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005098:	464b      	mov	r3, r9
 800509a:	460a      	mov	r2, r1
 800509c:	eb42 0303 	adc.w	r3, r2, r3
 80050a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80050a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 80050ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80050b0:	f04f 0200 	mov.w	r2, #0
 80050b4:	f04f 0300 	mov.w	r3, #0
 80050b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80050bc:	4649      	mov	r1, r9
 80050be:	008b      	lsls	r3, r1, #2
 80050c0:	4641      	mov	r1, r8
 80050c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050c6:	4641      	mov	r1, r8
 80050c8:	008a      	lsls	r2, r1, #2
 80050ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80050ce:	f7fb f883 	bl	80001d8 <__aeabi_uldivmod>
 80050d2:	4602      	mov	r2, r0
 80050d4:	460b      	mov	r3, r1
 80050d6:	4611      	mov	r1, r2
 80050d8:	4b38      	ldr	r3, [pc, #224]	@ (80051bc <UART_SetConfig+0x4e4>)
 80050da:	fba3 2301 	umull	r2, r3, r3, r1
 80050de:	095b      	lsrs	r3, r3, #5
 80050e0:	2264      	movs	r2, #100	@ 0x64
 80050e2:	fb02 f303 	mul.w	r3, r2, r3
 80050e6:	1acb      	subs	r3, r1, r3
 80050e8:	011b      	lsls	r3, r3, #4
 80050ea:	3332      	adds	r3, #50	@ 0x32
 80050ec:	4a33      	ldr	r2, [pc, #204]	@ (80051bc <UART_SetConfig+0x4e4>)
 80050ee:	fba2 2303 	umull	r2, r3, r2, r3
 80050f2:	095b      	lsrs	r3, r3, #5
 80050f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050f8:	441c      	add	r4, r3
 80050fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050fe:	2200      	movs	r2, #0
 8005100:	673b      	str	r3, [r7, #112]	@ 0x70
 8005102:	677a      	str	r2, [r7, #116]	@ 0x74
 8005104:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005108:	4642      	mov	r2, r8
 800510a:	464b      	mov	r3, r9
 800510c:	1891      	adds	r1, r2, r2
 800510e:	60b9      	str	r1, [r7, #8]
 8005110:	415b      	adcs	r3, r3
 8005112:	60fb      	str	r3, [r7, #12]
 8005114:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005118:	4641      	mov	r1, r8
 800511a:	1851      	adds	r1, r2, r1
 800511c:	6039      	str	r1, [r7, #0]
 800511e:	4649      	mov	r1, r9
 8005120:	414b      	adcs	r3, r1
 8005122:	607b      	str	r3, [r7, #4]
 8005124:	f04f 0200 	mov.w	r2, #0
 8005128:	f04f 0300 	mov.w	r3, #0
 800512c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005130:	4659      	mov	r1, fp
 8005132:	00cb      	lsls	r3, r1, #3
 8005134:	4651      	mov	r1, sl
 8005136:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800513a:	4651      	mov	r1, sl
 800513c:	00ca      	lsls	r2, r1, #3
 800513e:	4610      	mov	r0, r2
 8005140:	4619      	mov	r1, r3
 8005142:	4603      	mov	r3, r0
 8005144:	4642      	mov	r2, r8
 8005146:	189b      	adds	r3, r3, r2
 8005148:	66bb      	str	r3, [r7, #104]	@ 0x68
 800514a:	464b      	mov	r3, r9
 800514c:	460a      	mov	r2, r1
 800514e:	eb42 0303 	adc.w	r3, r2, r3
 8005152:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	663b      	str	r3, [r7, #96]	@ 0x60
 800515e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005160:	f04f 0200 	mov.w	r2, #0
 8005164:	f04f 0300 	mov.w	r3, #0
 8005168:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800516c:	4649      	mov	r1, r9
 800516e:	008b      	lsls	r3, r1, #2
 8005170:	4641      	mov	r1, r8
 8005172:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005176:	4641      	mov	r1, r8
 8005178:	008a      	lsls	r2, r1, #2
 800517a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800517e:	f7fb f82b 	bl	80001d8 <__aeabi_uldivmod>
 8005182:	4602      	mov	r2, r0
 8005184:	460b      	mov	r3, r1
 8005186:	4b0d      	ldr	r3, [pc, #52]	@ (80051bc <UART_SetConfig+0x4e4>)
 8005188:	fba3 1302 	umull	r1, r3, r3, r2
 800518c:	095b      	lsrs	r3, r3, #5
 800518e:	2164      	movs	r1, #100	@ 0x64
 8005190:	fb01 f303 	mul.w	r3, r1, r3
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	011b      	lsls	r3, r3, #4
 8005198:	3332      	adds	r3, #50	@ 0x32
 800519a:	4a08      	ldr	r2, [pc, #32]	@ (80051bc <UART_SetConfig+0x4e4>)
 800519c:	fba2 2303 	umull	r2, r3, r2, r3
 80051a0:	095b      	lsrs	r3, r3, #5
 80051a2:	f003 020f 	and.w	r2, r3, #15
 80051a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4422      	add	r2, r4
 80051ae:	609a      	str	r2, [r3, #8]
}
 80051b0:	bf00      	nop
 80051b2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80051b6:	46bd      	mov	sp, r7
 80051b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051bc:	51eb851f 	.word	0x51eb851f

080051c0 <malloc>:
 80051c0:	4b02      	ldr	r3, [pc, #8]	@ (80051cc <malloc+0xc>)
 80051c2:	4601      	mov	r1, r0
 80051c4:	6818      	ldr	r0, [r3, #0]
 80051c6:	f000 b825 	b.w	8005214 <_malloc_r>
 80051ca:	bf00      	nop
 80051cc:	2000000c 	.word	0x2000000c

080051d0 <sbrk_aligned>:
 80051d0:	b570      	push	{r4, r5, r6, lr}
 80051d2:	4e0f      	ldr	r6, [pc, #60]	@ (8005210 <sbrk_aligned+0x40>)
 80051d4:	460c      	mov	r4, r1
 80051d6:	6831      	ldr	r1, [r6, #0]
 80051d8:	4605      	mov	r5, r0
 80051da:	b911      	cbnz	r1, 80051e2 <sbrk_aligned+0x12>
 80051dc:	f000 f8ae 	bl	800533c <_sbrk_r>
 80051e0:	6030      	str	r0, [r6, #0]
 80051e2:	4621      	mov	r1, r4
 80051e4:	4628      	mov	r0, r5
 80051e6:	f000 f8a9 	bl	800533c <_sbrk_r>
 80051ea:	1c43      	adds	r3, r0, #1
 80051ec:	d103      	bne.n	80051f6 <sbrk_aligned+0x26>
 80051ee:	f04f 34ff 	mov.w	r4, #4294967295
 80051f2:	4620      	mov	r0, r4
 80051f4:	bd70      	pop	{r4, r5, r6, pc}
 80051f6:	1cc4      	adds	r4, r0, #3
 80051f8:	f024 0403 	bic.w	r4, r4, #3
 80051fc:	42a0      	cmp	r0, r4
 80051fe:	d0f8      	beq.n	80051f2 <sbrk_aligned+0x22>
 8005200:	1a21      	subs	r1, r4, r0
 8005202:	4628      	mov	r0, r5
 8005204:	f000 f89a 	bl	800533c <_sbrk_r>
 8005208:	3001      	adds	r0, #1
 800520a:	d1f2      	bne.n	80051f2 <sbrk_aligned+0x22>
 800520c:	e7ef      	b.n	80051ee <sbrk_aligned+0x1e>
 800520e:	bf00      	nop
 8005210:	2000064c 	.word	0x2000064c

08005214 <_malloc_r>:
 8005214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005218:	1ccd      	adds	r5, r1, #3
 800521a:	f025 0503 	bic.w	r5, r5, #3
 800521e:	3508      	adds	r5, #8
 8005220:	2d0c      	cmp	r5, #12
 8005222:	bf38      	it	cc
 8005224:	250c      	movcc	r5, #12
 8005226:	2d00      	cmp	r5, #0
 8005228:	4606      	mov	r6, r0
 800522a:	db01      	blt.n	8005230 <_malloc_r+0x1c>
 800522c:	42a9      	cmp	r1, r5
 800522e:	d904      	bls.n	800523a <_malloc_r+0x26>
 8005230:	230c      	movs	r3, #12
 8005232:	6033      	str	r3, [r6, #0]
 8005234:	2000      	movs	r0, #0
 8005236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800523a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005310 <_malloc_r+0xfc>
 800523e:	f000 f869 	bl	8005314 <__malloc_lock>
 8005242:	f8d8 3000 	ldr.w	r3, [r8]
 8005246:	461c      	mov	r4, r3
 8005248:	bb44      	cbnz	r4, 800529c <_malloc_r+0x88>
 800524a:	4629      	mov	r1, r5
 800524c:	4630      	mov	r0, r6
 800524e:	f7ff ffbf 	bl	80051d0 <sbrk_aligned>
 8005252:	1c43      	adds	r3, r0, #1
 8005254:	4604      	mov	r4, r0
 8005256:	d158      	bne.n	800530a <_malloc_r+0xf6>
 8005258:	f8d8 4000 	ldr.w	r4, [r8]
 800525c:	4627      	mov	r7, r4
 800525e:	2f00      	cmp	r7, #0
 8005260:	d143      	bne.n	80052ea <_malloc_r+0xd6>
 8005262:	2c00      	cmp	r4, #0
 8005264:	d04b      	beq.n	80052fe <_malloc_r+0xea>
 8005266:	6823      	ldr	r3, [r4, #0]
 8005268:	4639      	mov	r1, r7
 800526a:	4630      	mov	r0, r6
 800526c:	eb04 0903 	add.w	r9, r4, r3
 8005270:	f000 f864 	bl	800533c <_sbrk_r>
 8005274:	4581      	cmp	r9, r0
 8005276:	d142      	bne.n	80052fe <_malloc_r+0xea>
 8005278:	6821      	ldr	r1, [r4, #0]
 800527a:	1a6d      	subs	r5, r5, r1
 800527c:	4629      	mov	r1, r5
 800527e:	4630      	mov	r0, r6
 8005280:	f7ff ffa6 	bl	80051d0 <sbrk_aligned>
 8005284:	3001      	adds	r0, #1
 8005286:	d03a      	beq.n	80052fe <_malloc_r+0xea>
 8005288:	6823      	ldr	r3, [r4, #0]
 800528a:	442b      	add	r3, r5
 800528c:	6023      	str	r3, [r4, #0]
 800528e:	f8d8 3000 	ldr.w	r3, [r8]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	bb62      	cbnz	r2, 80052f0 <_malloc_r+0xdc>
 8005296:	f8c8 7000 	str.w	r7, [r8]
 800529a:	e00f      	b.n	80052bc <_malloc_r+0xa8>
 800529c:	6822      	ldr	r2, [r4, #0]
 800529e:	1b52      	subs	r2, r2, r5
 80052a0:	d420      	bmi.n	80052e4 <_malloc_r+0xd0>
 80052a2:	2a0b      	cmp	r2, #11
 80052a4:	d917      	bls.n	80052d6 <_malloc_r+0xc2>
 80052a6:	1961      	adds	r1, r4, r5
 80052a8:	42a3      	cmp	r3, r4
 80052aa:	6025      	str	r5, [r4, #0]
 80052ac:	bf18      	it	ne
 80052ae:	6059      	strne	r1, [r3, #4]
 80052b0:	6863      	ldr	r3, [r4, #4]
 80052b2:	bf08      	it	eq
 80052b4:	f8c8 1000 	streq.w	r1, [r8]
 80052b8:	5162      	str	r2, [r4, r5]
 80052ba:	604b      	str	r3, [r1, #4]
 80052bc:	4630      	mov	r0, r6
 80052be:	f000 f82f 	bl	8005320 <__malloc_unlock>
 80052c2:	f104 000b 	add.w	r0, r4, #11
 80052c6:	1d23      	adds	r3, r4, #4
 80052c8:	f020 0007 	bic.w	r0, r0, #7
 80052cc:	1ac2      	subs	r2, r0, r3
 80052ce:	bf1c      	itt	ne
 80052d0:	1a1b      	subne	r3, r3, r0
 80052d2:	50a3      	strne	r3, [r4, r2]
 80052d4:	e7af      	b.n	8005236 <_malloc_r+0x22>
 80052d6:	6862      	ldr	r2, [r4, #4]
 80052d8:	42a3      	cmp	r3, r4
 80052da:	bf0c      	ite	eq
 80052dc:	f8c8 2000 	streq.w	r2, [r8]
 80052e0:	605a      	strne	r2, [r3, #4]
 80052e2:	e7eb      	b.n	80052bc <_malloc_r+0xa8>
 80052e4:	4623      	mov	r3, r4
 80052e6:	6864      	ldr	r4, [r4, #4]
 80052e8:	e7ae      	b.n	8005248 <_malloc_r+0x34>
 80052ea:	463c      	mov	r4, r7
 80052ec:	687f      	ldr	r7, [r7, #4]
 80052ee:	e7b6      	b.n	800525e <_malloc_r+0x4a>
 80052f0:	461a      	mov	r2, r3
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	42a3      	cmp	r3, r4
 80052f6:	d1fb      	bne.n	80052f0 <_malloc_r+0xdc>
 80052f8:	2300      	movs	r3, #0
 80052fa:	6053      	str	r3, [r2, #4]
 80052fc:	e7de      	b.n	80052bc <_malloc_r+0xa8>
 80052fe:	230c      	movs	r3, #12
 8005300:	6033      	str	r3, [r6, #0]
 8005302:	4630      	mov	r0, r6
 8005304:	f000 f80c 	bl	8005320 <__malloc_unlock>
 8005308:	e794      	b.n	8005234 <_malloc_r+0x20>
 800530a:	6005      	str	r5, [r0, #0]
 800530c:	e7d6      	b.n	80052bc <_malloc_r+0xa8>
 800530e:	bf00      	nop
 8005310:	20000650 	.word	0x20000650

08005314 <__malloc_lock>:
 8005314:	4801      	ldr	r0, [pc, #4]	@ (800531c <__malloc_lock+0x8>)
 8005316:	f000 b84b 	b.w	80053b0 <__retarget_lock_acquire_recursive>
 800531a:	bf00      	nop
 800531c:	20000790 	.word	0x20000790

08005320 <__malloc_unlock>:
 8005320:	4801      	ldr	r0, [pc, #4]	@ (8005328 <__malloc_unlock+0x8>)
 8005322:	f000 b846 	b.w	80053b2 <__retarget_lock_release_recursive>
 8005326:	bf00      	nop
 8005328:	20000790 	.word	0x20000790

0800532c <memset>:
 800532c:	4402      	add	r2, r0
 800532e:	4603      	mov	r3, r0
 8005330:	4293      	cmp	r3, r2
 8005332:	d100      	bne.n	8005336 <memset+0xa>
 8005334:	4770      	bx	lr
 8005336:	f803 1b01 	strb.w	r1, [r3], #1
 800533a:	e7f9      	b.n	8005330 <memset+0x4>

0800533c <_sbrk_r>:
 800533c:	b538      	push	{r3, r4, r5, lr}
 800533e:	4d06      	ldr	r5, [pc, #24]	@ (8005358 <_sbrk_r+0x1c>)
 8005340:	2300      	movs	r3, #0
 8005342:	4604      	mov	r4, r0
 8005344:	4608      	mov	r0, r1
 8005346:	602b      	str	r3, [r5, #0]
 8005348:	f7fb fcaa 	bl	8000ca0 <_sbrk>
 800534c:	1c43      	adds	r3, r0, #1
 800534e:	d102      	bne.n	8005356 <_sbrk_r+0x1a>
 8005350:	682b      	ldr	r3, [r5, #0]
 8005352:	b103      	cbz	r3, 8005356 <_sbrk_r+0x1a>
 8005354:	6023      	str	r3, [r4, #0]
 8005356:	bd38      	pop	{r3, r4, r5, pc}
 8005358:	2000078c 	.word	0x2000078c

0800535c <__errno>:
 800535c:	4b01      	ldr	r3, [pc, #4]	@ (8005364 <__errno+0x8>)
 800535e:	6818      	ldr	r0, [r3, #0]
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	2000000c 	.word	0x2000000c

08005368 <__libc_init_array>:
 8005368:	b570      	push	{r4, r5, r6, lr}
 800536a:	4d0d      	ldr	r5, [pc, #52]	@ (80053a0 <__libc_init_array+0x38>)
 800536c:	4c0d      	ldr	r4, [pc, #52]	@ (80053a4 <__libc_init_array+0x3c>)
 800536e:	1b64      	subs	r4, r4, r5
 8005370:	10a4      	asrs	r4, r4, #2
 8005372:	2600      	movs	r6, #0
 8005374:	42a6      	cmp	r6, r4
 8005376:	d109      	bne.n	800538c <__libc_init_array+0x24>
 8005378:	4d0b      	ldr	r5, [pc, #44]	@ (80053a8 <__libc_init_array+0x40>)
 800537a:	4c0c      	ldr	r4, [pc, #48]	@ (80053ac <__libc_init_array+0x44>)
 800537c:	f000 f828 	bl	80053d0 <_init>
 8005380:	1b64      	subs	r4, r4, r5
 8005382:	10a4      	asrs	r4, r4, #2
 8005384:	2600      	movs	r6, #0
 8005386:	42a6      	cmp	r6, r4
 8005388:	d105      	bne.n	8005396 <__libc_init_array+0x2e>
 800538a:	bd70      	pop	{r4, r5, r6, pc}
 800538c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005390:	4798      	blx	r3
 8005392:	3601      	adds	r6, #1
 8005394:	e7ee      	b.n	8005374 <__libc_init_array+0xc>
 8005396:	f855 3b04 	ldr.w	r3, [r5], #4
 800539a:	4798      	blx	r3
 800539c:	3601      	adds	r6, #1
 800539e:	e7f2      	b.n	8005386 <__libc_init_array+0x1e>
 80053a0:	08005420 	.word	0x08005420
 80053a4:	08005420 	.word	0x08005420
 80053a8:	08005420 	.word	0x08005420
 80053ac:	08005424 	.word	0x08005424

080053b0 <__retarget_lock_acquire_recursive>:
 80053b0:	4770      	bx	lr

080053b2 <__retarget_lock_release_recursive>:
 80053b2:	4770      	bx	lr

080053b4 <memcpy>:
 80053b4:	440a      	add	r2, r1
 80053b6:	4291      	cmp	r1, r2
 80053b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80053bc:	d100      	bne.n	80053c0 <memcpy+0xc>
 80053be:	4770      	bx	lr
 80053c0:	b510      	push	{r4, lr}
 80053c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053ca:	4291      	cmp	r1, r2
 80053cc:	d1f9      	bne.n	80053c2 <memcpy+0xe>
 80053ce:	bd10      	pop	{r4, pc}

080053d0 <_init>:
 80053d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053d2:	bf00      	nop
 80053d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053d6:	bc08      	pop	{r3}
 80053d8:	469e      	mov	lr, r3
 80053da:	4770      	bx	lr

080053dc <_fini>:
 80053dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053de:	bf00      	nop
 80053e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053e2:	bc08      	pop	{r3}
 80053e4:	469e      	mov	lr, r3
 80053e6:	4770      	bx	lr
