[16:50:34.338] <TB3>     INFO: *** Welcome to pxar ***
[16:50:34.338] <TB3>     INFO: *** Today: 2016/04/05
[16:50:34.344] <TB3>     INFO: *** Version: b2a7-dirty
[16:50:34.345] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C15.dat
[16:50:34.345] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:50:34.345] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//defaultMaskFile.dat
[16:50:34.345] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters_C15.dat
[16:50:34.422] <TB3>     INFO:         clk: 4
[16:50:34.422] <TB3>     INFO:         ctr: 4
[16:50:34.422] <TB3>     INFO:         sda: 19
[16:50:34.422] <TB3>     INFO:         tin: 9
[16:50:34.422] <TB3>     INFO:         level: 15
[16:50:34.422] <TB3>     INFO:         triggerdelay: 0
[16:50:34.422] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:50:34.422] <TB3>     INFO: Log level: DEBUG
[16:50:34.432] <TB3>     INFO: Found DTB DTB_WRE7QJ
[16:50:34.447] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[16:50:34.450] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[16:50:34.453] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[16:50:36.011] <TB3>     INFO: DUT info: 
[16:50:36.011] <TB3>     INFO: The DUT currently contains the following objects:
[16:50:36.012] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:50:36.012] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[16:50:36.012] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[16:50:36.012] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:50:36.012] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:50:36.012] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:50:36.013] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:50:36.014] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:50:36.015] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:50:36.015] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:50:36.015] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:50:36.015] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:50:36.015] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:50:36.015] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:50:36.015] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:50:36.015] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:50:36.015] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:50:36.015] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:50:36.016] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31207424
[16:50:36.017] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x231af20
[16:50:36.017] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2291770
[16:50:36.017] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8321d94010
[16:50:36.017] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f8327fff510
[16:50:36.017] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31272960 fPxarMemory = 0x7f8321d94010
[16:50:36.018] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[16:50:36.019] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[16:50:36.019] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.7 C
[16:50:36.019] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:50:36.419] <TB3>     INFO: enter 'restricted' command line mode
[16:50:36.419] <TB3>     INFO: enter test to run
[16:50:36.419] <TB3>     INFO:   test: FPIXTest no parameter change
[16:50:36.419] <TB3>     INFO:   running: fpixtest
[16:50:36.419] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:50:36.422] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:50:36.422] <TB3>     INFO: ######################################################################
[16:50:36.422] <TB3>     INFO: PixTestFPIXTest::doTest()
[16:50:36.422] <TB3>     INFO: ######################################################################
[16:50:36.426] <TB3>     INFO: ######################################################################
[16:50:36.426] <TB3>     INFO: PixTestPretest::doTest()
[16:50:36.426] <TB3>     INFO: ######################################################################
[16:50:36.428] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:36.428] <TB3>     INFO:    PixTestPretest::programROC() 
[16:50:36.428] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:54.444] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:50:54.444] <TB3>     INFO: IA differences per ROC:  17.7 17.7 18.5 17.7 17.7 18.5 19.3 18.5 20.1 16.9 17.7 17.7 16.1 18.5 17.7 16.9
[16:50:54.515] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:54.515] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:50:54.515] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:54.618] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[16:50:54.719] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.1188 mA
[16:50:54.820] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 25.3187 mA
[16:50:54.921] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  82 Ia 23.7188 mA
[16:50:55.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  84 Ia 24.5188 mA
[16:50:55.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  82 Ia 23.7188 mA
[16:50:55.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  84 Ia 24.5188 mA
[16:50:55.324] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  82 Ia 24.5188 mA
[16:50:55.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 23.7188 mA
[16:50:55.526] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  82 Ia 23.7188 mA
[16:50:55.626] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  84 Ia 24.5188 mA
[16:50:55.727] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  82 Ia 23.7188 mA
[16:50:55.827] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  84 Ia 24.5188 mA
[16:50:55.929] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.9188 mA
[16:50:56.029] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  85 Ia 24.5188 mA
[16:50:56.130] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  83 Ia 24.5188 mA
[16:50:56.230] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  81 Ia 23.7188 mA
[16:50:56.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  83 Ia 24.5188 mA
[16:50:56.432] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  81 Ia 23.7188 mA
[16:50:56.532] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  83 Ia 24.5188 mA
[16:50:56.633] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  81 Ia 23.7188 mA
[16:50:56.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  83 Ia 24.5188 mA
[16:50:56.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  81 Ia 23.7188 mA
[16:50:56.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  83 Ia 24.5188 mA
[16:50:57.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  81 Ia 23.7188 mA
[16:50:57.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.9188 mA
[16:50:57.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  85 Ia 24.5188 mA
[16:50:57.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  83 Ia 23.7188 mA
[16:50:57.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 24.5188 mA
[16:50:57.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  83 Ia 24.5188 mA
[16:50:57.641] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  81 Ia 23.7188 mA
[16:50:57.741] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  83 Ia 23.7188 mA
[16:50:57.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  85 Ia 24.5188 mA
[16:50:57.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  83 Ia 24.5188 mA
[16:50:58.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  81 Ia 23.7188 mA
[16:50:58.144] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  83 Ia 24.5188 mA
[16:50:58.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  81 Ia 23.7188 mA
[16:50:58.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.1188 mA
[16:50:58.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 25.3187 mA
[16:50:58.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 23.7188 mA
[16:50:58.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  84 Ia 24.5188 mA
[16:50:58.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  82 Ia 23.7188 mA
[16:50:58.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 24.5188 mA
[16:50:58.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  82 Ia 23.7188 mA
[16:50:59.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  84 Ia 24.5188 mA
[16:50:59.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  82 Ia 23.7188 mA
[16:50:59.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  84 Ia 23.7188 mA
[16:50:59.354] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  86 Ia 24.5188 mA
[16:50:59.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  84 Ia 23.7188 mA
[16:50:59.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.1188 mA
[16:50:59.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 25.3187 mA
[16:50:59.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 23.7188 mA
[16:50:59.858] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  84 Ia 24.5188 mA
[16:50:59.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  82 Ia 23.7188 mA
[16:51:00.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  84 Ia 23.7188 mA
[16:51:00.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  86 Ia 24.5188 mA
[16:51:00.261] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  84 Ia 24.5188 mA
[16:51:00.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  82 Ia 23.7188 mA
[16:51:00.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  84 Ia 24.5188 mA
[16:51:00.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 24.5188 mA
[16:51:00.664] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  80 Ia 23.7188 mA
[16:51:00.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[16:51:00.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  85 Ia 24.5188 mA
[16:51:00.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  83 Ia 24.5188 mA
[16:51:01.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  81 Ia 23.7188 mA
[16:51:01.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 24.5188 mA
[16:51:01.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  81 Ia 23.7188 mA
[16:51:01.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  83 Ia 24.5188 mA
[16:51:01.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  81 Ia 23.7188 mA
[16:51:01.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  83 Ia 24.5188 mA
[16:51:01.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  81 Ia 23.7188 mA
[16:51:01.774] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 24.5188 mA
[16:51:01.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  81 Ia 23.7188 mA
[16:51:01.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.7188 mA
[16:51:02.077] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  80 Ia 24.5188 mA
[16:51:02.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  78 Ia 23.7188 mA
[16:51:02.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  80 Ia 25.3187 mA
[16:51:02.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  73 Ia 22.1188 mA
[16:51:02.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 25.3187 mA
[16:51:02.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  77 Ia 23.7188 mA
[16:51:02.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  79 Ia 23.7188 mA
[16:51:02.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  81 Ia 25.3187 mA
[16:51:02.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  74 Ia 22.9188 mA
[16:51:02.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  81 Ia 25.3187 mA
[16:51:03.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  74 Ia 22.9188 mA
[16:51:03.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[16:51:03.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 25.3187 mA
[16:51:03.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 22.9188 mA
[16:51:03.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 25.3187 mA
[16:51:03.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 22.9188 mA
[16:51:03.691] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 25.3187 mA
[16:51:03.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 22.9188 mA
[16:51:03.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  85 Ia 25.3187 mA
[16:51:03.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 22.9188 mA
[16:51:04.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 25.3187 mA
[16:51:04.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  78 Ia 22.9188 mA
[16:51:04.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  85 Ia 25.3187 mA
[16:51:04.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.5188 mA
[16:51:04.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  76 Ia 23.7188 mA
[16:51:04.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  78 Ia 24.5188 mA
[16:51:04.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  76 Ia 23.7188 mA
[16:51:04.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 24.5188 mA
[16:51:04.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  76 Ia 22.9188 mA
[16:51:04.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 26.1187 mA
[16:51:05.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  71 Ia 22.9188 mA
[16:51:05.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  78 Ia 23.7188 mA
[16:51:05.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  80 Ia 25.3187 mA
[16:51:05.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  73 Ia 22.9188 mA
[16:51:05.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  80 Ia 25.3187 mA
[16:51:05.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.1188 mA
[16:51:05.709] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 24.5188 mA
[16:51:05.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  87 Ia 24.5188 mA
[16:51:05.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 23.7188 mA
[16:51:06.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  87 Ia 24.5188 mA
[16:51:06.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 23.7188 mA
[16:51:06.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  87 Ia 24.5188 mA
[16:51:06.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  85 Ia 23.7188 mA
[16:51:06.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  87 Ia 24.5188 mA
[16:51:06.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 23.7188 mA
[16:51:06.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  87 Ia 23.7188 mA
[16:51:06.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  89 Ia 24.5188 mA
[16:51:06.818] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[16:51:06.919] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 24.5188 mA
[16:51:07.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  87 Ia 24.5188 mA
[16:51:07.120] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 23.7188 mA
[16:51:07.221] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  87 Ia 24.5188 mA
[16:51:07.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  85 Ia 23.7188 mA
[16:51:07.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  87 Ia 24.5188 mA
[16:51:07.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  85 Ia 23.7188 mA
[16:51:07.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  87 Ia 24.5188 mA
[16:51:07.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 23.7188 mA
[16:51:07.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  87 Ia 24.5188 mA
[16:51:07.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  85 Ia 24.5188 mA
[16:51:08.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1188 mA
[16:51:08.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 25.3187 mA
[16:51:08.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  82 Ia 23.7188 mA
[16:51:08.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  84 Ia 23.7188 mA
[16:51:08.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  86 Ia 24.5188 mA
[16:51:08.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  84 Ia 23.7188 mA
[16:51:08.631] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  86 Ia 24.5188 mA
[16:51:08.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  84 Ia 24.5188 mA
[16:51:08.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  82 Ia 23.7188 mA
[16:51:08.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  84 Ia 24.5188 mA
[16:51:09.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  82 Ia 23.7188 mA
[16:51:09.135] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  84 Ia 23.7188 mA
[16:51:09.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 20.5187 mA
[16:51:09.337] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  99 Ia 25.3187 mA
[16:51:09.438] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  92 Ia 22.9188 mA
[16:51:09.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  99 Ia 24.5188 mA
[16:51:09.639] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  97 Ia 23.7188 mA
[16:51:09.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  99 Ia 24.5188 mA
[16:51:09.841] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  97 Ia 24.5188 mA
[16:51:09.942] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  95 Ia 23.7188 mA
[16:51:10.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  97 Ia 24.5188 mA
[16:51:10.144] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  95 Ia 23.7188 mA
[16:51:10.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  97 Ia 24.5188 mA
[16:51:10.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  95 Ia 23.7188 mA
[16:51:10.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.9188 mA
[16:51:10.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  85 Ia 24.5188 mA
[16:51:10.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  83 Ia 23.7188 mA
[16:51:10.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 24.5188 mA
[16:51:10.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  83 Ia 24.5188 mA
[16:51:10.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  81 Ia 23.7188 mA
[16:51:11.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  83 Ia 24.5188 mA
[16:51:11.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  81 Ia 23.7188 mA
[16:51:11.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  83 Ia 24.5188 mA
[16:51:11.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  81 Ia 23.7188 mA
[16:51:11.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  83 Ia 24.5188 mA
[16:51:11.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  81 Ia 23.7188 mA
[16:51:11.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.1188 mA
[16:51:11.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 24.5188 mA
[16:51:11.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 24.5188 mA
[16:51:11.960] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 23.7188 mA
[16:51:12.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  87 Ia 24.5188 mA
[16:51:12.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 23.7188 mA
[16:51:12.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  87 Ia 24.5188 mA
[16:51:12.363] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  85 Ia 23.7188 mA
[16:51:12.464] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  87 Ia 23.7188 mA
[16:51:12.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  89 Ia 24.5188 mA
[16:51:12.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  87 Ia 24.5188 mA
[16:51:12.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  85 Ia 23.7188 mA
[16:51:12.867] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.3187 mA
[16:51:12.968] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  94 Ia 25.3187 mA
[16:51:13.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 23.7188 mA
[16:51:13.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  89 Ia 23.7188 mA
[16:51:13.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  91 Ia 24.5188 mA
[16:51:13.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  89 Ia 23.7188 mA
[16:51:13.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  91 Ia 24.5188 mA
[16:51:13.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  89 Ia 23.7188 mA
[16:51:13.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  91 Ia 23.7188 mA
[16:51:13.774] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  93 Ia 24.5188 mA
[16:51:13.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  91 Ia 24.5188 mA
[16:51:13.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  89 Ia 23.7188 mA
[16:51:14.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  84
[16:51:14.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[16:51:14.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  81
[16:51:14.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[16:51:14.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  80
[16:51:14.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  81
[16:51:14.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  74
[16:51:14.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[16:51:14.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[16:51:14.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  89
[16:51:14.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  85
[16:51:14.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[16:51:14.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  95
[16:51:14.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[16:51:14.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  85
[16:51:14.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  89
[16:51:15.833] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[16:51:15.833] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  20.1  19.3  19.3  18.5  20.1  20.9  20.1  19.3  20.1  19.3  19.3  19.3  19.3
[16:51:15.866] <TB3>     INFO:    ----------------------------------------------------------------------
[16:51:15.866] <TB3>     INFO:    PixTestPretest::findTiming() 
[16:51:15.866] <TB3>     INFO:    ----------------------------------------------------------------------
[16:51:15.866] <TB3>     INFO: PixTestCmd::init()
[16:51:15.866] <TB3>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[16:51:16.461] <TB3>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[16:52:56.856] <TB3>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[16:52:56.886] <TB3>     INFO: TBM phases:  160MHz: 2, 400MHz: 2, TBM delays: ROC(0/1):6, header/trailer: 1, token: 1
[16:52:56.886] <TB3>     INFO: (success/tries = 100/100), width = 2
[16:52:56.887] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0x48 to 0x48
[16:52:56.887] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xf6 to 0xf6
[16:52:56.887] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xf6 to 0xf6
[16:52:56.887] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[16:52:56.887] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[16:52:56.890] <TB3>     INFO:    ----------------------------------------------------------------------
[16:52:56.890] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[16:52:56.890] <TB3>     INFO:    ----------------------------------------------------------------------
[16:52:57.028] <TB3>     INFO: Expecting 231680 events.
[16:53:01.640] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[16:53:01.643] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[16:53:04.342] <TB3>     INFO: 231680 events read in total (6599ms).
[16:53:04.348] <TB3>     INFO: Test took 7455ms.
[16:53:04.685] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 131 and Delta(CalDel) = 63
[16:53:04.689] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 97 and Delta(CalDel) = 63
[16:53:04.693] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 81 and Delta(CalDel) = 61
[16:53:04.696] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 102 and Delta(CalDel) = 62
[16:53:04.701] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 60
[16:53:04.704] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 108 and Delta(CalDel) = 65
[16:53:04.709] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 97 and Delta(CalDel) = 60
[16:53:04.712] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 114 and Delta(CalDel) = 62
[16:53:04.715] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 123 and Delta(CalDel) = 61
[16:53:04.719] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 83 and Delta(CalDel) = 64
[16:53:04.722] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 62
[16:53:04.726] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 96 and Delta(CalDel) = 60
[16:53:04.729] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 103 and Delta(CalDel) = 65
[16:53:04.733] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 85 and Delta(CalDel) = 57
[16:53:04.736] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 98 and Delta(CalDel) = 63
[16:53:04.740] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 108 and Delta(CalDel) = 58
[16:53:04.780] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:53:04.815] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:04.815] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:53:04.815] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:04.951] <TB3>     INFO: Expecting 231680 events.
[16:53:13.185] <TB3>     INFO: 231680 events read in total (7519ms).
[16:53:13.190] <TB3>     INFO: Test took 8371ms.
[16:53:13.214] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[16:53:13.527] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[16:53:13.531] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 30.5
[16:53:13.534] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[16:53:13.538] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29
[16:53:13.543] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32.5
[16:53:13.547] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29.5
[16:53:13.551] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[16:53:13.555] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[16:53:13.559] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[16:53:13.562] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[16:53:13.566] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30.5
[16:53:13.570] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 32
[16:53:13.574] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 28.5
[16:53:13.577] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[16:53:13.581] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 28.5
[16:53:13.617] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:53:13.617] <TB3>     INFO: CalDel:      132   137   148   143   134   147   122   143   140   143   137   124   156   126   143   115
[16:53:13.617] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:53:13.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C0.dat
[16:53:13.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C1.dat
[16:53:13.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C2.dat
[16:53:13.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C3.dat
[16:53:13.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C4.dat
[16:53:13.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C5.dat
[16:53:13.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C6.dat
[16:53:13.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C7.dat
[16:53:13.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C8.dat
[16:53:13.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C9.dat
[16:53:13.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C10.dat
[16:53:13.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C11.dat
[16:53:13.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C12.dat
[16:53:13.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C13.dat
[16:53:13.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C14.dat
[16:53:13.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C15.dat
[16:53:13.623] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:53:13.623] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:53:13.624] <TB3>     INFO: PixTestPretest::doTest() done, duration: 157 seconds
[16:53:13.624] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:53:13.683] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:53:13.683] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:53:13.685] <TB3>     INFO: ######################################################################
[16:53:13.685] <TB3>     INFO: PixTestAlive::doTest()
[16:53:13.685] <TB3>     INFO: ######################################################################
[16:53:13.688] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:13.688] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:53:13.688] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:13.690] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:53:14.042] <TB3>     INFO: Expecting 41600 events.
[16:53:18.111] <TB3>     INFO: 41600 events read in total (3354ms).
[16:53:18.111] <TB3>     INFO: Test took 4421ms.
[16:53:18.119] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:18.119] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66552
[16:53:18.119] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:53:18.494] <TB3>     INFO: PixTestAlive::aliveTest() done
[16:53:18.494] <TB3>     INFO: number of dead pixels (per ROC):     0    0    2    0    0    0    0    0    0    0    0    0    1    0    4    1
[16:53:18.494] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    2    0    0    0    0    0    0    0    0    0    1    0    4    1
[16:53:18.497] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:18.497] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:53:18.497] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:18.498] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:53:18.847] <TB3>     INFO: Expecting 41600 events.
[16:53:21.813] <TB3>     INFO: 41600 events read in total (2251ms).
[16:53:21.814] <TB3>     INFO: Test took 3316ms.
[16:53:21.814] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:21.814] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:53:21.814] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:53:21.814] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:53:22.217] <TB3>     INFO: PixTestAlive::maskTest() done
[16:53:22.217] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:53:22.220] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:22.220] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:53:22.220] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:22.221] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:53:22.565] <TB3>     INFO: Expecting 41600 events.
[16:53:26.628] <TB3>     INFO: 41600 events read in total (3348ms).
[16:53:26.629] <TB3>     INFO: Test took 4408ms.
[16:53:26.637] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:26.637] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66552
[16:53:26.637] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:53:27.011] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[16:53:27.011] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:53:27.011] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:53:27.011] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:53:27.021] <TB3>     INFO: ######################################################################
[16:53:27.021] <TB3>     INFO: PixTestTrim::doTest()
[16:53:27.021] <TB3>     INFO: ######################################################################
[16:53:27.024] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:27.024] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:53:27.024] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:27.104] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:53:27.104] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:53:27.132] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:53:27.132] <TB3>     INFO:     run 1 of 1
[16:53:27.132] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:53:27.481] <TB3>     INFO: Expecting 5025280 events.
[16:54:12.131] <TB3>     INFO: 1390144 events read in total (43936ms).
[16:54:55.899] <TB3>     INFO: 2766136 events read in total (87704ms).
[16:55:39.842] <TB3>     INFO: 4150448 events read in total (131647ms).
[16:56:07.717] <TB3>     INFO: 5025280 events read in total (159522ms).
[16:56:07.766] <TB3>     INFO: Test took 160634ms.
[16:56:07.826] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:56:07.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:56:09.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:56:10.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:56:12.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:56:13.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:56:15.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:56:16.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:56:17.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:56:19.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:56:20.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:56:21.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:56:23.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:56:24.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:56:26.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:56:27.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:56:28.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:56:30.341] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275759104
[16:56:30.347] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.562 minThrLimit = 108.518 minThrNLimit = 141.042 -> result = 108.562 -> 108
[16:56:30.347] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.145 minThrLimit = 100.117 minThrNLimit = 127.079 -> result = 100.145 -> 100
[16:56:30.348] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7822 minThrLimit = 90.6945 minThrNLimit = 112.719 -> result = 90.7822 -> 90
[16:56:30.348] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6055 minThrLimit = 96.6054 minThrNLimit = 121.21 -> result = 96.6055 -> 96
[16:56:30.348] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3069 minThrLimit = 98.248 minThrNLimit = 121.418 -> result = 98.3069 -> 98
[16:56:30.349] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.053 minThrLimit = 105.989 minThrNLimit = 129.831 -> result = 106.053 -> 106
[16:56:30.349] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.936 minThrLimit = 90.8839 minThrNLimit = 115.203 -> result = 90.936 -> 90
[16:56:30.350] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.803 minThrLimit = 104.666 minThrNLimit = 131.723 -> result = 104.803 -> 104
[16:56:30.350] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.397 minThrLimit = 103.356 minThrNLimit = 130.965 -> result = 103.397 -> 103
[16:56:30.350] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6744 minThrLimit = 90.5999 minThrNLimit = 116.02 -> result = 90.6744 -> 90
[16:56:30.351] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.906 minThrLimit = 99.9008 minThrNLimit = 126.49 -> result = 99.906 -> 99
[16:56:30.351] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.729 minThrLimit = 100.713 minThrNLimit = 127.223 -> result = 100.729 -> 100
[16:56:30.352] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5306 minThrLimit = 86.5264 minThrNLimit = 107.972 -> result = 86.5306 -> 86
[16:56:30.352] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5717 minThrLimit = 87.5702 minThrNLimit = 110.744 -> result = 87.5717 -> 87
[16:56:30.352] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.089 minThrLimit = 100.046 minThrNLimit = 121.228 -> result = 100.089 -> 100
[16:56:30.353] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.392 minThrLimit = 102.336 minThrNLimit = 132.056 -> result = 102.392 -> 102
[16:56:30.353] <TB3>     INFO: ROC 0 VthrComp = 108
[16:56:30.353] <TB3>     INFO: ROC 1 VthrComp = 100
[16:56:30.353] <TB3>     INFO: ROC 2 VthrComp = 90
[16:56:30.353] <TB3>     INFO: ROC 3 VthrComp = 96
[16:56:30.353] <TB3>     INFO: ROC 4 VthrComp = 98
[16:56:30.353] <TB3>     INFO: ROC 5 VthrComp = 106
[16:56:30.354] <TB3>     INFO: ROC 6 VthrComp = 90
[16:56:30.354] <TB3>     INFO: ROC 7 VthrComp = 104
[16:56:30.354] <TB3>     INFO: ROC 8 VthrComp = 103
[16:56:30.354] <TB3>     INFO: ROC 9 VthrComp = 90
[16:56:30.354] <TB3>     INFO: ROC 10 VthrComp = 99
[16:56:30.354] <TB3>     INFO: ROC 11 VthrComp = 100
[16:56:30.354] <TB3>     INFO: ROC 12 VthrComp = 86
[16:56:30.354] <TB3>     INFO: ROC 13 VthrComp = 87
[16:56:30.355] <TB3>     INFO: ROC 14 VthrComp = 100
[16:56:30.355] <TB3>     INFO: ROC 15 VthrComp = 102
[16:56:30.355] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:56:30.355] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:56:30.373] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:56:30.373] <TB3>     INFO:     run 1 of 1
[16:56:30.373] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:56:30.717] <TB3>     INFO: Expecting 5025280 events.
[16:57:06.553] <TB3>     INFO: 885208 events read in total (35121ms).
[16:57:41.754] <TB3>     INFO: 1769384 events read in total (70322ms).
[16:58:16.827] <TB3>     INFO: 2652520 events read in total (105395ms).
[16:58:51.868] <TB3>     INFO: 3526872 events read in total (140436ms).
[16:59:27.466] <TB3>     INFO: 4396832 events read in total (176034ms).
[16:59:54.131] <TB3>     INFO: 5025280 events read in total (202699ms).
[16:59:54.215] <TB3>     INFO: Test took 203842ms.
[16:59:54.402] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:59:54.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:59:56.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:59:57.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:59:59.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:00:01.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:00:02.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:00:04.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:00:05.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:00:07.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:00:09.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:00:10.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:00:12.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:00:13.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:00:15.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:00:16.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:00:18.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:00:20.053] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254517248
[17:00:20.056] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.8502 for pixel 18/78 mean/min/max = 47.2606/34.5338/59.9874
[17:00:20.056] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.575 for pixel 11/5 mean/min/max = 43.7161/31.7811/55.651
[17:00:20.057] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.6183 for pixel 5/12 mean/min/max = 46.143/33.5243/58.7617
[17:00:20.057] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.422 for pixel 24/76 mean/min/max = 43.9999/32.5569/55.443
[17:00:20.057] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.8809 for pixel 23/5 mean/min/max = 45.1582/31.292/59.0245
[17:00:20.058] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.128 for pixel 0/69 mean/min/max = 46.9391/34.4481/59.43
[17:00:20.058] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.5124 for pixel 21/79 mean/min/max = 45.2661/33.9708/56.5615
[17:00:20.058] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.2399 for pixel 26/2 mean/min/max = 46.3644/34.4593/58.2695
[17:00:20.059] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.8013 for pixel 2/0 mean/min/max = 46.1431/32.414/59.8721
[17:00:20.059] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.5543 for pixel 12/15 mean/min/max = 45.7657/33.8225/57.7088
[17:00:20.059] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.4943 for pixel 9/2 mean/min/max = 46.3765/32.1833/60.5698
[17:00:20.060] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.348 for pixel 22/62 mean/min/max = 44.3934/32.3501/56.4368
[17:00:20.060] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.5969 for pixel 19/79 mean/min/max = 44.1916/32.7149/55.6683
[17:00:20.061] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.7048 for pixel 18/6 mean/min/max = 43.5838/32.3684/54.7992
[17:00:20.061] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.1894 for pixel 24/7 mean/min/max = 44.4495/31.6716/57.2274
[17:00:20.061] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.2832 for pixel 23/14 mean/min/max = 44.2917/32.0556/56.5277
[17:00:20.062] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:20.194] <TB3>     INFO: Expecting 411648 events.
[17:00:27.861] <TB3>     INFO: 411648 events read in total (6952ms).
[17:00:27.868] <TB3>     INFO: Expecting 411648 events.
[17:00:35.483] <TB3>     INFO: 411648 events read in total (6953ms).
[17:00:35.493] <TB3>     INFO: Expecting 411648 events.
[17:00:43.072] <TB3>     INFO: 411648 events read in total (6915ms).
[17:00:43.083] <TB3>     INFO: Expecting 411648 events.
[17:00:50.684] <TB3>     INFO: 411648 events read in total (6935ms).
[17:00:50.698] <TB3>     INFO: Expecting 411648 events.
[17:00:58.300] <TB3>     INFO: 411648 events read in total (6944ms).
[17:00:58.316] <TB3>     INFO: Expecting 411648 events.
[17:01:05.858] <TB3>     INFO: 411648 events read in total (6887ms).
[17:01:05.877] <TB3>     INFO: Expecting 411648 events.
[17:01:13.418] <TB3>     INFO: 411648 events read in total (6886ms).
[17:01:13.440] <TB3>     INFO: Expecting 411648 events.
[17:01:21.052] <TB3>     INFO: 411648 events read in total (6958ms).
[17:01:21.077] <TB3>     INFO: Expecting 411648 events.
[17:01:28.696] <TB3>     INFO: 411648 events read in total (6976ms).
[17:01:28.722] <TB3>     INFO: Expecting 411648 events.
[17:01:36.354] <TB3>     INFO: 411648 events read in total (6987ms).
[17:01:36.384] <TB3>     INFO: Expecting 411648 events.
[17:01:43.987] <TB3>     INFO: 411648 events read in total (6961ms).
[17:01:44.019] <TB3>     INFO: Expecting 411648 events.
[17:01:51.667] <TB3>     INFO: 411648 events read in total (7007ms).
[17:01:51.701] <TB3>     INFO: Expecting 411648 events.
[17:01:59.311] <TB3>     INFO: 411648 events read in total (6977ms).
[17:01:59.347] <TB3>     INFO: Expecting 411648 events.
[17:02:06.929] <TB3>     INFO: 411648 events read in total (6944ms).
[17:02:06.968] <TB3>     INFO: Expecting 411648 events.
[17:02:14.512] <TB3>     INFO: 411648 events read in total (6911ms).
[17:02:14.553] <TB3>     INFO: Expecting 411648 events.
[17:02:22.129] <TB3>     INFO: 411648 events read in total (6944ms).
[17:02:22.175] <TB3>     INFO: Test took 122113ms.
[17:02:22.682] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2488 < 35 for itrim+1 = 114; old thr = 34.8044 ... break
[17:02:22.723] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1341 < 35 for itrim = 105; old thr = 34.6558 ... break
[17:02:22.757] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3335 < 35 for itrim = 101; old thr = 34.4972 ... break
[17:02:22.795] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0619 < 35 for itrim = 101; old thr = 34.4995 ... break
[17:02:22.833] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.358 < 35 for itrim = 104; old thr = 34.5409 ... break
[17:02:22.862] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1903 < 35 for itrim = 108; old thr = 33.8284 ... break
[17:02:22.891] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8478 < 35 for itrim+1 = 96; old thr = 34.8129 ... break
[17:02:22.936] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3802 < 35 for itrim+1 = 118; old thr = 34.9719 ... break
[17:02:22.976] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0088 < 35 for itrim = 118; old thr = 34.1859 ... break
[17:02:23.016] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2953 < 35 for itrim = 107; old thr = 34.1231 ... break
[17:02:23.056] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3705 < 35 for itrim+1 = 115; old thr = 34.7834 ... break
[17:02:23.100] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0469 < 35 for itrim = 115; old thr = 33.8918 ... break
[17:02:23.132] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3064 < 35 for itrim = 93; old thr = 34.2438 ... break
[17:02:23.170] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3857 < 35 for itrim+1 = 97; old thr = 34.767 ... break
[17:02:23.208] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4412 < 35 for itrim = 99; old thr = 34.4103 ... break
[17:02:23.250] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0869 < 35 for itrim = 105; old thr = 34.2984 ... break
[17:02:23.329] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[17:02:23.339] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:02:23.339] <TB3>     INFO:     run 1 of 1
[17:02:23.339] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:02:23.681] <TB3>     INFO: Expecting 5025280 events.
[17:02:59.239] <TB3>     INFO: 869984 events read in total (34843ms).
[17:03:34.211] <TB3>     INFO: 1738664 events read in total (69815ms).
[17:04:09.194] <TB3>     INFO: 2606864 events read in total (104799ms).
[17:04:44.010] <TB3>     INFO: 3465560 events read in total (139614ms).
[17:05:18.968] <TB3>     INFO: 4319352 events read in total (174572ms).
[17:05:48.751] <TB3>     INFO: 5025280 events read in total (204355ms).
[17:05:48.839] <TB3>     INFO: Test took 205501ms.
[17:05:49.033] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:05:49.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:05:51.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:05:52.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:05:54.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:05:55.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:05:57.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:05:59.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:06:00.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:06:02.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:06:03.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:06:05.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:06:07.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:06:08.613] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:06:10.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:06:11.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:06:13.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:06:14.949] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260378624
[17:06:14.951] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.820362 .. 50.589561
[17:06:15.025] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 60 (-1/-1) hits flags = 528 (plus default)
[17:06:15.035] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:06:15.035] <TB3>     INFO:     run 1 of 1
[17:06:15.036] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:06:15.379] <TB3>     INFO: Expecting 2030080 events.
[17:06:56.769] <TB3>     INFO: 1161312 events read in total (40676ms).
[17:07:27.327] <TB3>     INFO: 2030080 events read in total (71235ms).
[17:07:27.353] <TB3>     INFO: Test took 72317ms.
[17:07:27.397] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:07:27.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:07:28.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:07:29.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:07:30.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:07:31.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:07:32.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:07:33.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:07:34.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:07:36.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:07:37.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:07:38.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:07:39.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:07:40.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:07:41.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:07:42.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:07:43.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:07:44.604] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232968192
[17:07:44.687] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.453118 .. 44.873173
[17:07:44.763] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[17:07:44.773] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:07:44.773] <TB3>     INFO:     run 1 of 1
[17:07:44.773] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:07:45.116] <TB3>     INFO: Expecting 1630720 events.
[17:08:26.089] <TB3>     INFO: 1170504 events read in total (40259ms).
[17:08:42.429] <TB3>     INFO: 1630720 events read in total (56599ms).
[17:08:42.452] <TB3>     INFO: Test took 57680ms.
[17:08:42.495] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:08:42.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:08:43.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:08:44.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:08:45.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:08:46.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:08:47.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:08:48.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:08:49.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:08:50.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:08:51.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:08:52.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:08:53.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:08:54.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:08:55.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:08:56.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:08:56.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:08:57.941] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234016768
[17:08:58.023] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.198761 .. 42.241433
[17:08:58.101] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 52 (-1/-1) hits flags = 528 (plus default)
[17:08:58.112] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:08:58.112] <TB3>     INFO:     run 1 of 1
[17:08:58.112] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:08:58.461] <TB3>     INFO: Expecting 1431040 events.
[17:09:38.853] <TB3>     INFO: 1162664 events read in total (39677ms).
[17:09:48.626] <TB3>     INFO: 1431040 events read in total (49450ms).
[17:09:48.637] <TB3>     INFO: Test took 50525ms.
[17:09:48.666] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:09:48.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:09:49.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:09:50.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:09:51.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:09:52.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:09:53.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:09:54.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:09:55.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:09:56.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:09:57.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:09:58.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:09:59.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:10:00.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:10:01.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:10:02.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:10:03.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:10:03.991] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242159616
[17:10:04.080] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.884757 .. 42.123589
[17:10:04.154] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[17:10:04.164] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:10:04.164] <TB3>     INFO:     run 1 of 1
[17:10:04.164] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:10:04.507] <TB3>     INFO: Expecting 1331200 events.
[17:10:45.263] <TB3>     INFO: 1135568 events read in total (40041ms).
[17:10:52.543] <TB3>     INFO: 1331200 events read in total (47321ms).
[17:10:52.555] <TB3>     INFO: Test took 48392ms.
[17:10:52.586] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:10:52.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:10:53.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:10:54.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:10:55.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:10:56.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:10:57.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:10:58.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:10:59.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:11:00.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:11:01.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:11:02.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:11:03.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:11:03.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:11:04.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:11:05.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:11:06.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:11:07.786] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306769920
[17:11:07.868] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[17:11:07.868] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:11:07.879] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:11:07.879] <TB3>     INFO:     run 1 of 1
[17:11:07.879] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:11:08.221] <TB3>     INFO: Expecting 1364480 events.
[17:11:48.825] <TB3>     INFO: 1075616 events read in total (39889ms).
[17:11:59.764] <TB3>     INFO: 1364480 events read in total (50828ms).
[17:11:59.778] <TB3>     INFO: Test took 51899ms.
[17:11:59.811] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:11:59.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:12:00.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:12:01.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:12:02.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:12:03.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:12:04.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:12:05.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:12:06.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:12:07.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:12:08.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:12:09.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:12:10.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:12:11.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:12:12.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:12:13.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:12:14.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:12:15.968] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299630592
[17:12:16.017] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C0.dat
[17:12:16.017] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C1.dat
[17:12:16.017] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C2.dat
[17:12:16.017] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C3.dat
[17:12:16.017] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C4.dat
[17:12:16.017] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C5.dat
[17:12:16.018] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C6.dat
[17:12:16.018] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C7.dat
[17:12:16.018] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C8.dat
[17:12:16.018] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C9.dat
[17:12:16.018] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C10.dat
[17:12:16.018] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C11.dat
[17:12:16.018] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C12.dat
[17:12:16.018] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C13.dat
[17:12:16.018] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C14.dat
[17:12:16.018] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C15.dat
[17:12:16.018] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C0.dat
[17:12:16.025] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C1.dat
[17:12:16.033] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C2.dat
[17:12:16.040] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C3.dat
[17:12:16.046] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C4.dat
[17:12:16.053] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C5.dat
[17:12:16.061] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C6.dat
[17:12:16.068] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C7.dat
[17:12:16.074] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C8.dat
[17:12:16.082] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C9.dat
[17:12:16.089] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C10.dat
[17:12:16.096] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C11.dat
[17:12:16.103] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C12.dat
[17:12:16.110] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C13.dat
[17:12:16.117] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C14.dat
[17:12:16.124] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C15.dat
[17:12:16.130] <TB3>     INFO: PixTestTrim::trimTest() done
[17:12:16.130] <TB3>     INFO: vtrim:     114 105 101 101 104 108  96 118 118 107 115 115  93  97  99 105 
[17:12:16.130] <TB3>     INFO: vthrcomp:  108 100  90  96  98 106  90 104 103  90  99 100  86  87 100 102 
[17:12:16.130] <TB3>     INFO: vcal mean:  34.98  34.98  34.95  34.94  34.99  34.98  35.02  35.01  35.03  34.99  35.00  34.99  34.97  34.92  34.92  34.95 
[17:12:16.131] <TB3>     INFO: vcal RMS:    0.83   0.80   1.12   0.82   0.89   0.85   0.79   0.78   0.85   0.83   0.85   0.81   0.95   0.78   1.35   0.99 
[17:12:16.131] <TB3>     INFO: bits mean:   8.80  10.23   9.13  10.00   9.68   8.80   9.13   8.80   9.17   9.18   9.34   9.87   9.76  10.28   9.82  10.05 
[17:12:16.131] <TB3>     INFO: bits RMS:    2.55   2.56   2.65   2.50   2.75   2.61   2.62   2.60   2.77   2.59   2.73   2.59   2.63   2.40   2.74   2.57 
[17:12:16.141] <TB3>     INFO:    ----------------------------------------------------------------------
[17:12:16.141] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:12:16.141] <TB3>     INFO:    ----------------------------------------------------------------------
[17:12:16.144] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:12:16.144] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:12:16.154] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:12:16.154] <TB3>     INFO:     run 1 of 1
[17:12:16.154] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:12:16.497] <TB3>     INFO: Expecting 4160000 events.
[17:13:03.652] <TB3>     INFO: 1150820 events read in total (46440ms).
[17:13:49.661] <TB3>     INFO: 2290145 events read in total (92449ms).
[17:14:34.818] <TB3>     INFO: 3416275 events read in total (137606ms).
[17:15:04.463] <TB3>     INFO: 4160000 events read in total (167251ms).
[17:15:04.528] <TB3>     INFO: Test took 168374ms.
[17:15:04.652] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:15:04.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:15:06.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:15:08.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:15:10.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:15:12.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:15:14.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:15:16.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:15:18.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:15:19.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:15:21.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:15:23.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:15:25.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:15:27.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:15:29.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:15:31.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:15:33.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:15:34.942] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380735488
[17:15:34.943] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:15:35.018] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:15:35.018] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[17:15:35.029] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:15:35.029] <TB3>     INFO:     run 1 of 1
[17:15:35.029] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:15:35.371] <TB3>     INFO: Expecting 3660800 events.
[17:16:22.899] <TB3>     INFO: 1179765 events read in total (46814ms).
[17:17:09.007] <TB3>     INFO: 2344085 events read in total (92922ms).
[17:17:54.110] <TB3>     INFO: 3498750 events read in total (138025ms).
[17:18:01.026] <TB3>     INFO: 3660800 events read in total (144941ms).
[17:18:01.084] <TB3>     INFO: Test took 146055ms.
[17:18:01.192] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:18:01.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:18:03.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:18:04.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:18:06.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:18:08.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:18:10.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:18:11.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:18:13.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:18:15.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:18:17.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:18:18.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:18:20.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:18:22.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:18:24.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:18:25.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:18:27.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:18:29.287] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 349495296
[17:18:29.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:18:29.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:18:29.364] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[17:18:29.374] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:18:29.374] <TB3>     INFO:     run 1 of 1
[17:18:29.375] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:18:29.719] <TB3>     INFO: Expecting 3452800 events.
[17:19:18.210] <TB3>     INFO: 1219755 events read in total (47776ms).
[17:20:04.999] <TB3>     INFO: 2419830 events read in total (94565ms).
[17:20:46.132] <TB3>     INFO: 3452800 events read in total (135699ms).
[17:20:46.178] <TB3>     INFO: Test took 136803ms.
[17:20:46.265] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:20:46.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:20:48.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:20:49.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:20:51.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:20:53.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:20:54.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:20:56.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:20:58.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:20:59.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:21:01.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:21:03.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:21:04.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:21:06.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:21:08.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:21:09.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:21:11.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:21:13.110] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357261312
[17:21:13.111] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:21:13.184] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:21:13.184] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[17:21:13.194] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:21:13.194] <TB3>     INFO:     run 1 of 1
[17:21:13.194] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:21:13.540] <TB3>     INFO: Expecting 3411200 events.
[17:22:02.967] <TB3>     INFO: 1228050 events read in total (48712ms).
[17:22:49.619] <TB3>     INFO: 2435975 events read in total (95364ms).
[17:23:28.329] <TB3>     INFO: 3411200 events read in total (134075ms).
[17:23:28.374] <TB3>     INFO: Test took 135181ms.
[17:23:28.461] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:23:28.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:23:30.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:23:31.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:23:33.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:23:35.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:23:36.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:23:38.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:23:40.233] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:23:41.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:23:43.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:23:45.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:23:46.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:23:48.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:23:50.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:23:51.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:23:53.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:23:55.124] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299638784
[17:23:55.125] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:23:55.198] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:23:55.198] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[17:23:55.210] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:23:55.210] <TB3>     INFO:     run 1 of 1
[17:23:55.210] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:23:55.554] <TB3>     INFO: Expecting 3432000 events.
[17:24:43.755] <TB3>     INFO: 1223225 events read in total (47486ms).
[17:25:31.765] <TB3>     INFO: 2426505 events read in total (95496ms).
[17:26:11.684] <TB3>     INFO: 3432000 events read in total (135415ms).
[17:26:11.728] <TB3>     INFO: Test took 136518ms.
[17:26:11.814] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:26:12.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:26:13.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:26:15.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:26:17.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:26:18.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:26:20.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:26:22.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:26:23.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:26:25.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:26:27.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:26:28.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:26:30.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:26:32.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:26:33.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:26:35.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:26:37.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:26:38.746] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307638272
[17:26:38.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.4138, thr difference RMS: 1.29013
[17:26:38.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.85334, thr difference RMS: 1.59827
[17:26:38.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.94657, thr difference RMS: 1.61123
[17:26:38.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.12429, thr difference RMS: 1.61296
[17:26:38.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.18867, thr difference RMS: 1.54588
[17:26:38.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.0721, thr difference RMS: 1.22907
[17:26:38.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.81488, thr difference RMS: 1.4124
[17:26:38.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.16677, thr difference RMS: 1.56624
[17:26:38.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.26055, thr difference RMS: 1.44381
[17:26:38.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.55049, thr difference RMS: 1.5567
[17:26:38.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.77268, thr difference RMS: 1.72744
[17:26:38.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.92314, thr difference RMS: 1.7445
[17:26:38.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.2337, thr difference RMS: 1.29544
[17:26:38.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.37162, thr difference RMS: 1.15497
[17:26:38.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.74862, thr difference RMS: 1.62952
[17:26:38.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.79469, thr difference RMS: 1.84113
[17:26:38.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.4668, thr difference RMS: 1.29042
[17:26:38.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.90069, thr difference RMS: 1.60596
[17:26:38.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.89546, thr difference RMS: 1.59983
[17:26:38.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.16923, thr difference RMS: 1.58473
[17:26:38.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.17658, thr difference RMS: 1.52812
[17:26:38.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 11.1974, thr difference RMS: 1.22835
[17:26:38.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.85799, thr difference RMS: 1.39096
[17:26:38.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.04786, thr difference RMS: 1.58419
[17:26:38.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.22695, thr difference RMS: 1.42585
[17:26:38.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.50636, thr difference RMS: 1.53906
[17:26:38.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.82792, thr difference RMS: 1.75388
[17:26:38.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.84469, thr difference RMS: 1.74185
[17:26:38.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.24493, thr difference RMS: 1.29185
[17:26:38.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.34283, thr difference RMS: 1.15665
[17:26:38.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.79708, thr difference RMS: 1.62578
[17:26:38.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.83769, thr difference RMS: 1.83394
[17:26:38.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.5751, thr difference RMS: 1.29545
[17:26:38.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.02098, thr difference RMS: 1.59552
[17:26:38.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.05037, thr difference RMS: 1.59225
[17:26:38.756] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.31553, thr difference RMS: 1.57764
[17:26:38.756] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.28236, thr difference RMS: 1.51841
[17:26:38.756] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.3072, thr difference RMS: 1.23083
[17:26:38.756] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.97107, thr difference RMS: 1.4067
[17:26:38.757] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.08864, thr difference RMS: 1.57756
[17:26:38.757] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.27286, thr difference RMS: 1.4471
[17:26:38.757] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.58487, thr difference RMS: 1.53704
[17:26:38.757] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.92857, thr difference RMS: 1.73797
[17:26:38.757] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.83105, thr difference RMS: 1.72008
[17:26:38.757] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.34083, thr difference RMS: 1.29072
[17:26:38.758] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.44483, thr difference RMS: 1.13065
[17:26:38.758] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.91065, thr difference RMS: 1.62295
[17:26:38.758] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.92428, thr difference RMS: 1.84848
[17:26:38.758] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.6969, thr difference RMS: 1.2908
[17:26:38.758] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.12433, thr difference RMS: 1.59636
[17:26:38.759] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.09825, thr difference RMS: 1.60228
[17:26:38.759] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.50231, thr difference RMS: 1.59097
[17:26:38.759] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.29235, thr difference RMS: 1.51917
[17:26:38.759] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.4231, thr difference RMS: 1.21455
[17:26:38.759] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.04922, thr difference RMS: 1.38522
[17:26:38.760] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.27783, thr difference RMS: 1.60853
[17:26:38.760] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.23843, thr difference RMS: 1.43571
[17:26:38.760] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.60812, thr difference RMS: 1.53809
[17:26:38.760] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.0601, thr difference RMS: 1.74069
[17:26:38.761] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.83661, thr difference RMS: 1.71784
[17:26:38.761] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.42713, thr difference RMS: 1.26891
[17:26:38.761] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.5837, thr difference RMS: 1.12463
[17:26:38.761] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.03516, thr difference RMS: 1.61837
[17:26:38.761] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.08449, thr difference RMS: 1.81241
[17:26:38.868] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[17:26:38.872] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1991 seconds
[17:26:38.872] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:26:39.582] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:26:39.582] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:26:39.585] <TB3>     INFO: ######################################################################
[17:26:39.585] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[17:26:39.585] <TB3>     INFO: ######################################################################
[17:26:39.585] <TB3>     INFO:    ----------------------------------------------------------------------
[17:26:39.585] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:26:39.585] <TB3>     INFO:    ----------------------------------------------------------------------
[17:26:39.586] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:26:39.596] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:26:39.596] <TB3>     INFO:     run 1 of 1
[17:26:39.596] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:26:39.941] <TB3>     INFO: Expecting 59072000 events.
[17:27:08.886] <TB3>     INFO: 1072600 events read in total (28230ms).
[17:27:37.583] <TB3>     INFO: 2140600 events read in total (56927ms).
[17:28:06.105] <TB3>     INFO: 3208800 events read in total (85449ms).
[17:28:34.638] <TB3>     INFO: 4280600 events read in total (113982ms).
[17:29:03.557] <TB3>     INFO: 5349200 events read in total (142901ms).
[17:29:31.953] <TB3>     INFO: 6417400 events read in total (171297ms).
[17:30:00.540] <TB3>     INFO: 7488800 events read in total (199884ms).
[17:30:28.985] <TB3>     INFO: 8558200 events read in total (228329ms).
[17:30:57.747] <TB3>     INFO: 9626200 events read in total (257091ms).
[17:31:26.046] <TB3>     INFO: 10696600 events read in total (285390ms).
[17:31:54.801] <TB3>     INFO: 11766400 events read in total (314145ms).
[17:32:23.424] <TB3>     INFO: 12834600 events read in total (342768ms).
[17:32:51.786] <TB3>     INFO: 13904600 events read in total (371130ms).
[17:33:20.387] <TB3>     INFO: 14975600 events read in total (399731ms).
[17:33:48.771] <TB3>     INFO: 16043800 events read in total (428115ms).
[17:34:17.336] <TB3>     INFO: 17113600 events read in total (456680ms).
[17:34:46.142] <TB3>     INFO: 18184600 events read in total (485486ms).
[17:35:14.581] <TB3>     INFO: 19253000 events read in total (513925ms).
[17:35:43.081] <TB3>     INFO: 20323000 events read in total (542425ms).
[17:36:11.600] <TB3>     INFO: 21393800 events read in total (570944ms).
[17:36:40.017] <TB3>     INFO: 22462200 events read in total (599361ms).
[17:37:08.745] <TB3>     INFO: 23531800 events read in total (628089ms).
[17:37:37.139] <TB3>     INFO: 24602800 events read in total (656483ms).
[17:38:05.755] <TB3>     INFO: 25670600 events read in total (685099ms).
[17:38:34.212] <TB3>     INFO: 26738800 events read in total (713556ms).
[17:39:02.755] <TB3>     INFO: 27810600 events read in total (742099ms).
[17:39:31.212] <TB3>     INFO: 28878600 events read in total (770556ms).
[17:39:59.671] <TB3>     INFO: 29946400 events read in total (799015ms).
[17:40:28.055] <TB3>     INFO: 31014800 events read in total (827399ms).
[17:40:56.555] <TB3>     INFO: 32085400 events read in total (855899ms).
[17:41:25.200] <TB3>     INFO: 33153400 events read in total (884544ms).
[17:41:53.892] <TB3>     INFO: 34221600 events read in total (913236ms).
[17:42:22.391] <TB3>     INFO: 35292200 events read in total (941735ms).
[17:42:50.982] <TB3>     INFO: 36361200 events read in total (970326ms).
[17:43:19.487] <TB3>     INFO: 37429200 events read in total (998831ms).
[17:43:48.147] <TB3>     INFO: 38499000 events read in total (1027491ms).
[17:44:16.648] <TB3>     INFO: 39569400 events read in total (1055992ms).
[17:44:45.189] <TB3>     INFO: 40637000 events read in total (1084533ms).
[17:45:13.689] <TB3>     INFO: 41704800 events read in total (1113033ms).
[17:45:42.273] <TB3>     INFO: 42776200 events read in total (1141617ms).
[17:46:10.756] <TB3>     INFO: 43844800 events read in total (1170100ms).
[17:46:39.463] <TB3>     INFO: 44912600 events read in total (1198807ms).
[17:47:08.051] <TB3>     INFO: 45980800 events read in total (1227395ms).
[17:47:36.563] <TB3>     INFO: 47052600 events read in total (1255907ms).
[17:48:05.101] <TB3>     INFO: 48120200 events read in total (1284445ms).
[17:48:33.632] <TB3>     INFO: 49188200 events read in total (1312976ms).
[17:49:02.207] <TB3>     INFO: 50257600 events read in total (1341551ms).
[17:49:30.756] <TB3>     INFO: 51327400 events read in total (1370100ms).
[17:49:59.342] <TB3>     INFO: 52395200 events read in total (1398686ms).
[17:50:27.859] <TB3>     INFO: 53463200 events read in total (1427203ms).
[17:50:56.564] <TB3>     INFO: 54534600 events read in total (1455908ms).
[17:51:25.242] <TB3>     INFO: 55602600 events read in total (1484586ms).
[17:51:53.737] <TB3>     INFO: 56670000 events read in total (1513081ms).
[17:52:20.899] <TB3>     INFO: 57737400 events read in total (1540243ms).
[17:52:49.290] <TB3>     INFO: 58809200 events read in total (1568634ms).
[17:52:56.522] <TB3>     INFO: 59072000 events read in total (1575866ms).
[17:52:56.542] <TB3>     INFO: Test took 1576946ms.
[17:52:56.606] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:52:56.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:52:56.735] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:57.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:52:57.937] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:59.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:52:59.133] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:00.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:53:00.325] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:01.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:53:01.528] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:02.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:53:02.769] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:04.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:53:04.026] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:05.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:53:05.285] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:06.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:53:06.544] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:07.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:53:07.798] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:09.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:53:09.011] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:10.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:53:10.221] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:11.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:53:11.419] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:12.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:53:12.637] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:13.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:53:13.904] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:15.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:53:15.154] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:53:16.397] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 448962560
[17:53:16.433] <TB3>     INFO: PixTestScurves::scurves() done 
[17:53:16.433] <TB3>     INFO: Vcal mean:  35.08  35.01  35.05  35.03  35.10  35.07  35.07  34.85  35.10  35.05  35.07  35.08  35.07  35.02  35.01  35.07 
[17:53:16.433] <TB3>     INFO: Vcal RMS:    0.71   0.67   1.03   0.69   0.76   0.71   0.67   0.64   0.73   0.68   0.72   0.68   0.85   0.66   1.29   0.90 
[17:53:16.433] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:53:16.511] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:53:16.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:53:16.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:53:16.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:53:16.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:53:16.511] <TB3>     INFO: ######################################################################
[17:53:16.511] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:53:16.511] <TB3>     INFO: ######################################################################
[17:53:16.515] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:53:16.866] <TB3>     INFO: Expecting 41600 events.
[17:53:20.946] <TB3>     INFO: 41600 events read in total (3352ms).
[17:53:20.946] <TB3>     INFO: Test took 4431ms.
[17:53:20.954] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:53:20.954] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66552
[17:53:20.954] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:53:20.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 13, 19] has eff 0/10
[17:53:20.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 13, 19]
[17:53:20.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 15, 20] has eff 0/10
[17:53:20.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 15, 20]
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 26, 65] has eff 0/10
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 26, 65]
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 9, 35] has eff 0/10
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 9, 35]
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 10, 35] has eff 0/10
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 10, 35]
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 9, 36] has eff 0/10
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 9, 36]
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 10, 36] has eff 0/10
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 10, 36]
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 50, 7] has eff 0/10
[17:53:20.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 50, 7]
[17:53:20.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 8
[17:53:20.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:53:20.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:53:20.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:53:21.304] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:53:21.650] <TB3>     INFO: Expecting 41600 events.
[17:53:25.793] <TB3>     INFO: 41600 events read in total (3428ms).
[17:53:25.794] <TB3>     INFO: Test took 4490ms.
[17:53:25.802] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:53:25.802] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66552
[17:53:25.802] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:53:25.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.049
[17:53:25.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 180
[17:53:25.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.721
[17:53:25.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 169
[17:53:25.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.049
[17:53:25.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 190
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.038
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.752
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 162
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.388
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,5] phvalue 176
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.402
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 168
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.545
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.318
[17:53:25.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 168
[17:53:25.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.323
[17:53:25.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 165
[17:53:25.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.531
[17:53:25.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [37 ,15] phvalue 163
[17:53:25.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.363
[17:53:25.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 168
[17:53:25.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.945
[17:53:25.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[17:53:25.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.903
[17:53:25.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[17:53:25.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.697
[17:53:25.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[17:53:25.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.891
[17:53:25.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[17:53:25.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:53:25.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:53:25.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:53:25.899] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:53:26.245] <TB3>     INFO: Expecting 41600 events.
[17:53:30.376] <TB3>     INFO: 41600 events read in total (3416ms).
[17:53:30.377] <TB3>     INFO: Test took 4478ms.
[17:53:30.385] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:53:30.385] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66552
[17:53:30.386] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:53:30.389] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:53:30.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 4
[17:53:30.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6065
[17:53:30.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,48] phvalue 67
[17:53:30.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.3389
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 61
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.9096
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,68] phvalue 88
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7752
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.4268
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 52
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9523
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 66
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2493
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 64
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2917
[17:53:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 71
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5732
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 71
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0095
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 63
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.5801
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 55
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.5444
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 64
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3933
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 82
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8739
[17:53:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 81
[17:53:30.393] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.401
[17:53:30.393] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 69
[17:53:30.393] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0774
[17:53:30.393] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 73
[17:53:30.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 48, 0 0
[17:53:30.802] <TB3>     INFO: Expecting 2560 events.
[17:53:31.761] <TB3>     INFO: 2560 events read in total (244ms).
[17:53:31.761] <TB3>     INFO: Test took 1358ms.
[17:53:31.761] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:31.761] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 1 1
[17:53:32.269] <TB3>     INFO: Expecting 2560 events.
[17:53:33.227] <TB3>     INFO: 2560 events read in total (243ms).
[17:53:33.227] <TB3>     INFO: Test took 1465ms.
[17:53:33.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:33.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 68, 2 2
[17:53:33.735] <TB3>     INFO: Expecting 2560 events.
[17:53:34.693] <TB3>     INFO: 2560 events read in total (243ms).
[17:53:34.693] <TB3>     INFO: Test took 1465ms.
[17:53:34.693] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:34.693] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[17:53:35.201] <TB3>     INFO: Expecting 2560 events.
[17:53:36.159] <TB3>     INFO: 2560 events read in total (243ms).
[17:53:36.160] <TB3>     INFO: Test took 1466ms.
[17:53:36.160] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:36.160] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[17:53:36.668] <TB3>     INFO: Expecting 2560 events.
[17:53:37.625] <TB3>     INFO: 2560 events read in total (242ms).
[17:53:37.626] <TB3>     INFO: Test took 1466ms.
[17:53:37.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:37.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 5 5
[17:53:38.134] <TB3>     INFO: Expecting 2560 events.
[17:53:39.091] <TB3>     INFO: 2560 events read in total (243ms).
[17:53:39.092] <TB3>     INFO: Test took 1466ms.
[17:53:39.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:39.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 6 6
[17:53:39.599] <TB3>     INFO: Expecting 2560 events.
[17:53:40.556] <TB3>     INFO: 2560 events read in total (242ms).
[17:53:40.556] <TB3>     INFO: Test took 1462ms.
[17:53:40.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:40.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 7 7
[17:53:41.064] <TB3>     INFO: Expecting 2560 events.
[17:53:42.022] <TB3>     INFO: 2560 events read in total (243ms).
[17:53:42.022] <TB3>     INFO: Test took 1466ms.
[17:53:42.022] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:42.023] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 8 8
[17:53:42.533] <TB3>     INFO: Expecting 2560 events.
[17:53:43.491] <TB3>     INFO: 2560 events read in total (243ms).
[17:53:43.491] <TB3>     INFO: Test took 1468ms.
[17:53:43.492] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:43.492] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 9 9
[17:53:43.999] <TB3>     INFO: Expecting 2560 events.
[17:53:44.957] <TB3>     INFO: 2560 events read in total (243ms).
[17:53:44.957] <TB3>     INFO: Test took 1465ms.
[17:53:44.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:44.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 10 10
[17:53:45.465] <TB3>     INFO: Expecting 2560 events.
[17:53:46.424] <TB3>     INFO: 2560 events read in total (244ms).
[17:53:46.424] <TB3>     INFO: Test took 1466ms.
[17:53:46.425] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:46.425] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 11 11
[17:53:46.932] <TB3>     INFO: Expecting 2560 events.
[17:53:47.890] <TB3>     INFO: 2560 events read in total (243ms).
[17:53:47.891] <TB3>     INFO: Test took 1466ms.
[17:53:47.891] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:47.891] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 12 12
[17:53:48.400] <TB3>     INFO: Expecting 2560 events.
[17:53:49.356] <TB3>     INFO: 2560 events read in total (241ms).
[17:53:49.357] <TB3>     INFO: Test took 1466ms.
[17:53:49.357] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:49.357] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 13 13
[17:53:49.865] <TB3>     INFO: Expecting 2560 events.
[17:53:50.822] <TB3>     INFO: 2560 events read in total (242ms).
[17:53:50.823] <TB3>     INFO: Test took 1466ms.
[17:53:50.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:50.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 14 14
[17:53:51.331] <TB3>     INFO: Expecting 2560 events.
[17:53:52.289] <TB3>     INFO: 2560 events read in total (243ms).
[17:53:52.290] <TB3>     INFO: Test took 1465ms.
[17:53:52.290] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:52.290] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 15 15
[17:53:52.797] <TB3>     INFO: Expecting 2560 events.
[17:53:53.757] <TB3>     INFO: 2560 events read in total (245ms).
[17:53:53.757] <TB3>     INFO: Test took 1467ms.
[17:53:53.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:53:53.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[17:53:53.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[17:53:53.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:53:53.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[17:53:53.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[17:53:53.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[17:53:53.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:53:53.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[17:53:53.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[17:53:53.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:53:53.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[17:53:53.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[17:53:53.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[17:53:53.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[17:53:53.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[17:53:53.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[17:53:53.760] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:53:54.266] <TB3>     INFO: Expecting 655360 events.
[17:54:06.066] <TB3>     INFO: 655360 events read in total (11085ms).
[17:54:06.077] <TB3>     INFO: Expecting 655360 events.
[17:54:17.706] <TB3>     INFO: 655360 events read in total (11061ms).
[17:54:17.722] <TB3>     INFO: Expecting 655360 events.
[17:54:29.278] <TB3>     INFO: 655360 events read in total (11004ms).
[17:54:29.298] <TB3>     INFO: Expecting 655360 events.
[17:54:40.908] <TB3>     INFO: 655360 events read in total (11052ms).
[17:54:40.933] <TB3>     INFO: Expecting 655360 events.
[17:54:52.486] <TB3>     INFO: 655360 events read in total (10998ms).
[17:54:52.516] <TB3>     INFO: Expecting 655360 events.
[17:55:04.124] <TB3>     INFO: 655360 events read in total (11058ms).
[17:55:04.156] <TB3>     INFO: Expecting 655360 events.
[17:55:15.808] <TB3>     INFO: 655360 events read in total (11115ms).
[17:55:15.846] <TB3>     INFO: Expecting 655360 events.
[17:55:27.421] <TB3>     INFO: 655360 events read in total (11032ms).
[17:55:27.463] <TB3>     INFO: Expecting 655360 events.
[17:55:39.111] <TB3>     INFO: 655360 events read in total (11110ms).
[17:55:39.156] <TB3>     INFO: Expecting 655360 events.
[17:55:50.775] <TB3>     INFO: 655360 events read in total (11083ms).
[17:55:50.824] <TB3>     INFO: Expecting 655360 events.
[17:56:02.466] <TB3>     INFO: 655360 events read in total (11113ms).
[17:56:02.520] <TB3>     INFO: Expecting 655360 events.
[17:56:14.153] <TB3>     INFO: 655360 events read in total (11107ms).
[17:56:14.210] <TB3>     INFO: Expecting 655360 events.
[17:56:25.830] <TB3>     INFO: 655360 events read in total (11094ms).
[17:56:25.896] <TB3>     INFO: Expecting 655360 events.
[17:56:37.509] <TB3>     INFO: 655360 events read in total (11087ms).
[17:56:37.574] <TB3>     INFO: Expecting 655360 events.
[17:56:49.196] <TB3>     INFO: 655360 events read in total (11095ms).
[17:56:49.266] <TB3>     INFO: Expecting 655360 events.
[17:57:00.892] <TB3>     INFO: 655360 events read in total (11099ms).
[17:57:00.972] <TB3>     INFO: Test took 187212ms.
[17:57:01.074] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:01.380] <TB3>     INFO: Expecting 655360 events.
[17:57:13.138] <TB3>     INFO: 655360 events read in total (11043ms).
[17:57:13.149] <TB3>     INFO: Expecting 655360 events.
[17:57:24.747] <TB3>     INFO: 655360 events read in total (11028ms).
[17:57:24.762] <TB3>     INFO: Expecting 655360 events.
[17:57:36.352] <TB3>     INFO: 655360 events read in total (11023ms).
[17:57:36.371] <TB3>     INFO: Expecting 655360 events.
[17:57:47.932] <TB3>     INFO: 655360 events read in total (10999ms).
[17:57:47.956] <TB3>     INFO: Expecting 655360 events.
[17:57:59.499] <TB3>     INFO: 655360 events read in total (10996ms).
[17:57:59.527] <TB3>     INFO: Expecting 655360 events.
[17:58:11.139] <TB3>     INFO: 655360 events read in total (11057ms).
[17:58:11.171] <TB3>     INFO: Expecting 655360 events.
[17:58:22.787] <TB3>     INFO: 655360 events read in total (11068ms).
[17:58:22.824] <TB3>     INFO: Expecting 655360 events.
[17:58:34.443] <TB3>     INFO: 655360 events read in total (11075ms).
[17:58:34.485] <TB3>     INFO: Expecting 655360 events.
[17:58:46.155] <TB3>     INFO: 655360 events read in total (11135ms).
[17:58:46.199] <TB3>     INFO: Expecting 655360 events.
[17:58:57.825] <TB3>     INFO: 655360 events read in total (11088ms).
[17:58:57.878] <TB3>     INFO: Expecting 655360 events.
[17:59:09.512] <TB3>     INFO: 655360 events read in total (11104ms).
[17:59:09.565] <TB3>     INFO: Expecting 655360 events.
[17:59:21.166] <TB3>     INFO: 655360 events read in total (11072ms).
[17:59:21.223] <TB3>     INFO: Expecting 655360 events.
[17:59:32.836] <TB3>     INFO: 655360 events read in total (11086ms).
[17:59:32.897] <TB3>     INFO: Expecting 655360 events.
[17:59:44.611] <TB3>     INFO: 655360 events read in total (11187ms).
[17:59:44.677] <TB3>     INFO: Expecting 655360 events.
[17:59:56.286] <TB3>     INFO: 655360 events read in total (11083ms).
[17:59:56.355] <TB3>     INFO: Expecting 655360 events.
[18:00:08.095] <TB3>     INFO: 655360 events read in total (11213ms).
[18:00:08.176] <TB3>     INFO: Test took 187102ms.
[18:00:08.359] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.360] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[18:00:08.360] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.360] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[18:00:08.360] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.360] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[18:00:08.360] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.361] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[18:00:08.361] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.361] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[18:00:08.361] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.362] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[18:00:08.362] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.362] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[18:00:08.362] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.362] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[18:00:08.362] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[18:00:08.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[18:00:08.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[18:00:08.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[18:00:08.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[18:00:08.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.365] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[18:00:08.365] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.365] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[18:00:08.365] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:00:08.365] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[18:00:08.365] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.372] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.379] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.386] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.393] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.400] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.407] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.414] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.421] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.427] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.434] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.441] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.448] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.455] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.462] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.469] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:00:08.476] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[18:00:08.483] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[18:00:08.490] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[18:00:08.497] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[18:00:08.503] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[18:00:08.510] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[18:00:08.517] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[18:00:08.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[18:00:08.551] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C0.dat
[18:00:08.551] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C1.dat
[18:00:08.551] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C2.dat
[18:00:08.551] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C3.dat
[18:00:08.551] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C4.dat
[18:00:08.551] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C5.dat
[18:00:08.552] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C6.dat
[18:00:08.552] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C7.dat
[18:00:08.552] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C8.dat
[18:00:08.552] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C9.dat
[18:00:08.552] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C10.dat
[18:00:08.552] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C11.dat
[18:00:08.552] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C12.dat
[18:00:08.552] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C13.dat
[18:00:08.552] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C14.dat
[18:00:08.553] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C15.dat
[18:00:08.906] <TB3>     INFO: Expecting 41600 events.
[18:00:12.742] <TB3>     INFO: 41600 events read in total (3121ms).
[18:00:12.742] <TB3>     INFO: Test took 4186ms.
[18:00:13.402] <TB3>     INFO: Expecting 41600 events.
[18:00:17.224] <TB3>     INFO: 41600 events read in total (3108ms).
[18:00:17.225] <TB3>     INFO: Test took 4175ms.
[18:00:17.880] <TB3>     INFO: Expecting 41600 events.
[18:00:21.701] <TB3>     INFO: 41600 events read in total (3106ms).
[18:00:21.701] <TB3>     INFO: Test took 4166ms.
[18:00:22.009] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:22.141] <TB3>     INFO: Expecting 2560 events.
[18:00:23.100] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:23.100] <TB3>     INFO: Test took 1091ms.
[18:00:23.102] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:23.609] <TB3>     INFO: Expecting 2560 events.
[18:00:24.568] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:24.568] <TB3>     INFO: Test took 1466ms.
[18:00:24.570] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:25.077] <TB3>     INFO: Expecting 2560 events.
[18:00:26.037] <TB3>     INFO: 2560 events read in total (245ms).
[18:00:26.037] <TB3>     INFO: Test took 1467ms.
[18:00:26.039] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:26.545] <TB3>     INFO: Expecting 2560 events.
[18:00:27.504] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:27.505] <TB3>     INFO: Test took 1466ms.
[18:00:27.507] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:28.013] <TB3>     INFO: Expecting 2560 events.
[18:00:28.972] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:28.972] <TB3>     INFO: Test took 1465ms.
[18:00:28.974] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:29.480] <TB3>     INFO: Expecting 2560 events.
[18:00:30.439] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:30.440] <TB3>     INFO: Test took 1466ms.
[18:00:30.443] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:30.949] <TB3>     INFO: Expecting 2560 events.
[18:00:31.909] <TB3>     INFO: 2560 events read in total (246ms).
[18:00:31.909] <TB3>     INFO: Test took 1466ms.
[18:00:31.912] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:32.418] <TB3>     INFO: Expecting 2560 events.
[18:00:33.377] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:33.378] <TB3>     INFO: Test took 1466ms.
[18:00:33.380] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:33.886] <TB3>     INFO: Expecting 2560 events.
[18:00:34.846] <TB3>     INFO: 2560 events read in total (245ms).
[18:00:34.846] <TB3>     INFO: Test took 1466ms.
[18:00:34.848] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:35.355] <TB3>     INFO: Expecting 2560 events.
[18:00:36.314] <TB3>     INFO: 2560 events read in total (245ms).
[18:00:36.315] <TB3>     INFO: Test took 1467ms.
[18:00:36.317] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:36.823] <TB3>     INFO: Expecting 2560 events.
[18:00:37.782] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:37.782] <TB3>     INFO: Test took 1465ms.
[18:00:37.784] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:38.291] <TB3>     INFO: Expecting 2560 events.
[18:00:39.250] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:39.250] <TB3>     INFO: Test took 1466ms.
[18:00:39.253] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:39.760] <TB3>     INFO: Expecting 2560 events.
[18:00:40.716] <TB3>     INFO: 2560 events read in total (241ms).
[18:00:40.717] <TB3>     INFO: Test took 1464ms.
[18:00:40.719] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:41.225] <TB3>     INFO: Expecting 2560 events.
[18:00:42.184] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:42.184] <TB3>     INFO: Test took 1465ms.
[18:00:42.186] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:42.696] <TB3>     INFO: Expecting 2560 events.
[18:00:43.653] <TB3>     INFO: 2560 events read in total (242ms).
[18:00:43.653] <TB3>     INFO: Test took 1467ms.
[18:00:43.655] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:44.162] <TB3>     INFO: Expecting 2560 events.
[18:00:45.120] <TB3>     INFO: 2560 events read in total (243ms).
[18:00:45.120] <TB3>     INFO: Test took 1465ms.
[18:00:45.124] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:45.628] <TB3>     INFO: Expecting 2560 events.
[18:00:46.586] <TB3>     INFO: 2560 events read in total (243ms).
[18:00:46.587] <TB3>     INFO: Test took 1464ms.
[18:00:46.589] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:47.096] <TB3>     INFO: Expecting 2560 events.
[18:00:48.054] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:48.055] <TB3>     INFO: Test took 1466ms.
[18:00:48.056] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:48.564] <TB3>     INFO: Expecting 2560 events.
[18:00:49.523] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:49.523] <TB3>     INFO: Test took 1467ms.
[18:00:49.525] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:50.030] <TB3>     INFO: Expecting 2560 events.
[18:00:50.989] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:50.989] <TB3>     INFO: Test took 1464ms.
[18:00:50.991] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:51.498] <TB3>     INFO: Expecting 2560 events.
[18:00:52.456] <TB3>     INFO: 2560 events read in total (243ms).
[18:00:52.456] <TB3>     INFO: Test took 1465ms.
[18:00:52.458] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:52.965] <TB3>     INFO: Expecting 2560 events.
[18:00:53.924] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:53.924] <TB3>     INFO: Test took 1466ms.
[18:00:53.927] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:54.433] <TB3>     INFO: Expecting 2560 events.
[18:00:55.392] <TB3>     INFO: 2560 events read in total (245ms).
[18:00:55.393] <TB3>     INFO: Test took 1466ms.
[18:00:55.395] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:55.901] <TB3>     INFO: Expecting 2560 events.
[18:00:56.859] <TB3>     INFO: 2560 events read in total (243ms).
[18:00:56.860] <TB3>     INFO: Test took 1465ms.
[18:00:56.862] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:57.368] <TB3>     INFO: Expecting 2560 events.
[18:00:58.327] <TB3>     INFO: 2560 events read in total (244ms).
[18:00:58.328] <TB3>     INFO: Test took 1466ms.
[18:00:58.330] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:58.836] <TB3>     INFO: Expecting 2560 events.
[18:00:59.794] <TB3>     INFO: 2560 events read in total (243ms).
[18:00:59.795] <TB3>     INFO: Test took 1465ms.
[18:00:59.798] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:01:00.303] <TB3>     INFO: Expecting 2560 events.
[18:01:01.265] <TB3>     INFO: 2560 events read in total (247ms).
[18:01:01.265] <TB3>     INFO: Test took 1467ms.
[18:01:01.268] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:01:01.774] <TB3>     INFO: Expecting 2560 events.
[18:01:02.733] <TB3>     INFO: 2560 events read in total (244ms).
[18:01:02.733] <TB3>     INFO: Test took 1465ms.
[18:01:02.736] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:01:03.241] <TB3>     INFO: Expecting 2560 events.
[18:01:04.199] <TB3>     INFO: 2560 events read in total (243ms).
[18:01:04.200] <TB3>     INFO: Test took 1465ms.
[18:01:04.203] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:01:04.708] <TB3>     INFO: Expecting 2560 events.
[18:01:05.668] <TB3>     INFO: 2560 events read in total (245ms).
[18:01:05.669] <TB3>     INFO: Test took 1467ms.
[18:01:05.671] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:01:06.177] <TB3>     INFO: Expecting 2560 events.
[18:01:07.140] <TB3>     INFO: 2560 events read in total (248ms).
[18:01:07.140] <TB3>     INFO: Test took 1469ms.
[18:01:07.142] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:01:07.649] <TB3>     INFO: Expecting 2560 events.
[18:01:08.606] <TB3>     INFO: 2560 events read in total (242ms).
[18:01:08.606] <TB3>     INFO: Test took 1464ms.
[18:01:09.631] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[18:01:09.632] <TB3>     INFO: PH scale (per ROC):    81  82  78  82  79  75  76  74  69  77  76  75  82  75  78  80
[18:01:09.632] <TB3>     INFO: PH offset (per ROC):  176 179 163 173 192 182 186 178 181 183 191 182 166 172 177 176
[18:01:09.813] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[18:01:09.815] <TB3>     INFO: ######################################################################
[18:01:09.815] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[18:01:09.815] <TB3>     INFO: ######################################################################
[18:01:09.815] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[18:01:09.827] <TB3>     INFO: scanning low vcal = 10
[18:01:10.173] <TB3>     INFO: Expecting 41600 events.
[18:01:13.880] <TB3>     INFO: 41600 events read in total (2992ms).
[18:01:13.880] <TB3>     INFO: Test took 4053ms.
[18:01:13.882] <TB3>     INFO: scanning low vcal = 20
[18:01:14.389] <TB3>     INFO: Expecting 41600 events.
[18:01:18.102] <TB3>     INFO: 41600 events read in total (2999ms).
[18:01:18.102] <TB3>     INFO: Test took 4220ms.
[18:01:18.104] <TB3>     INFO: scanning low vcal = 30
[18:01:18.611] <TB3>     INFO: Expecting 41600 events.
[18:01:22.341] <TB3>     INFO: 41600 events read in total (3015ms).
[18:01:22.342] <TB3>     INFO: Test took 4238ms.
[18:01:22.344] <TB3>     INFO: scanning low vcal = 40
[18:01:22.846] <TB3>     INFO: Expecting 41600 events.
[18:01:27.090] <TB3>     INFO: 41600 events read in total (3529ms).
[18:01:27.091] <TB3>     INFO: Test took 4747ms.
[18:01:27.094] <TB3>     INFO: scanning low vcal = 50
[18:01:27.517] <TB3>     INFO: Expecting 41600 events.
[18:01:31.793] <TB3>     INFO: 41600 events read in total (3562ms).
[18:01:31.794] <TB3>     INFO: Test took 4700ms.
[18:01:31.796] <TB3>     INFO: scanning low vcal = 60
[18:01:32.219] <TB3>     INFO: Expecting 41600 events.
[18:01:36.489] <TB3>     INFO: 41600 events read in total (3555ms).
[18:01:36.490] <TB3>     INFO: Test took 4693ms.
[18:01:36.493] <TB3>     INFO: scanning low vcal = 70
[18:01:36.915] <TB3>     INFO: Expecting 41600 events.
[18:01:41.170] <TB3>     INFO: 41600 events read in total (3540ms).
[18:01:41.171] <TB3>     INFO: Test took 4678ms.
[18:01:41.175] <TB3>     INFO: scanning low vcal = 80
[18:01:41.597] <TB3>     INFO: Expecting 41600 events.
[18:01:45.862] <TB3>     INFO: 41600 events read in total (3550ms).
[18:01:45.863] <TB3>     INFO: Test took 4688ms.
[18:01:45.866] <TB3>     INFO: scanning low vcal = 90
[18:01:46.287] <TB3>     INFO: Expecting 41600 events.
[18:01:50.537] <TB3>     INFO: 41600 events read in total (3536ms).
[18:01:50.538] <TB3>     INFO: Test took 4672ms.
[18:01:50.541] <TB3>     INFO: scanning low vcal = 100
[18:01:50.964] <TB3>     INFO: Expecting 41600 events.
[18:01:55.355] <TB3>     INFO: 41600 events read in total (3676ms).
[18:01:55.355] <TB3>     INFO: Test took 4814ms.
[18:01:55.359] <TB3>     INFO: scanning low vcal = 110
[18:01:55.781] <TB3>     INFO: Expecting 41600 events.
[18:01:59.994] <TB3>     INFO: 41600 events read in total (3498ms).
[18:01:59.995] <TB3>     INFO: Test took 4636ms.
[18:01:59.998] <TB3>     INFO: scanning low vcal = 120
[18:02:00.422] <TB3>     INFO: Expecting 41600 events.
[18:02:04.633] <TB3>     INFO: 41600 events read in total (3495ms).
[18:02:04.633] <TB3>     INFO: Test took 4635ms.
[18:02:04.637] <TB3>     INFO: scanning low vcal = 130
[18:02:05.062] <TB3>     INFO: Expecting 41600 events.
[18:02:09.271] <TB3>     INFO: 41600 events read in total (3494ms).
[18:02:09.271] <TB3>     INFO: Test took 4634ms.
[18:02:09.274] <TB3>     INFO: scanning low vcal = 140
[18:02:09.698] <TB3>     INFO: Expecting 41600 events.
[18:02:13.910] <TB3>     INFO: 41600 events read in total (3497ms).
[18:02:13.911] <TB3>     INFO: Test took 4637ms.
[18:02:13.915] <TB3>     INFO: scanning low vcal = 150
[18:02:14.339] <TB3>     INFO: Expecting 41600 events.
[18:02:18.544] <TB3>     INFO: 41600 events read in total (3490ms).
[18:02:18.545] <TB3>     INFO: Test took 4630ms.
[18:02:18.549] <TB3>     INFO: scanning low vcal = 160
[18:02:18.974] <TB3>     INFO: Expecting 41600 events.
[18:02:23.187] <TB3>     INFO: 41600 events read in total (3498ms).
[18:02:23.188] <TB3>     INFO: Test took 4639ms.
[18:02:23.192] <TB3>     INFO: scanning low vcal = 170
[18:02:23.615] <TB3>     INFO: Expecting 41600 events.
[18:02:27.829] <TB3>     INFO: 41600 events read in total (3500ms).
[18:02:27.830] <TB3>     INFO: Test took 4638ms.
[18:02:27.835] <TB3>     INFO: scanning low vcal = 180
[18:02:28.259] <TB3>     INFO: Expecting 41600 events.
[18:02:32.568] <TB3>     INFO: 41600 events read in total (3594ms).
[18:02:32.569] <TB3>     INFO: Test took 4734ms.
[18:02:32.581] <TB3>     INFO: scanning low vcal = 190
[18:02:32.974] <TB3>     INFO: Expecting 41600 events.
[18:02:37.255] <TB3>     INFO: 41600 events read in total (3566ms).
[18:02:37.256] <TB3>     INFO: Test took 4676ms.
[18:02:37.263] <TB3>     INFO: scanning low vcal = 200
[18:02:37.689] <TB3>     INFO: Expecting 41600 events.
[18:02:41.901] <TB3>     INFO: 41600 events read in total (3498ms).
[18:02:41.901] <TB3>     INFO: Test took 4637ms.
[18:02:41.909] <TB3>     INFO: scanning low vcal = 210
[18:02:42.328] <TB3>     INFO: Expecting 41600 events.
[18:02:46.549] <TB3>     INFO: 41600 events read in total (3506ms).
[18:02:46.549] <TB3>     INFO: Test took 4640ms.
[18:02:46.552] <TB3>     INFO: scanning low vcal = 220
[18:02:46.975] <TB3>     INFO: Expecting 41600 events.
[18:02:51.188] <TB3>     INFO: 41600 events read in total (3498ms).
[18:02:51.192] <TB3>     INFO: Test took 4640ms.
[18:02:51.195] <TB3>     INFO: scanning low vcal = 230
[18:02:51.614] <TB3>     INFO: Expecting 41600 events.
[18:02:55.838] <TB3>     INFO: 41600 events read in total (3509ms).
[18:02:55.839] <TB3>     INFO: Test took 4644ms.
[18:02:55.842] <TB3>     INFO: scanning low vcal = 240
[18:02:56.265] <TB3>     INFO: Expecting 41600 events.
[18:03:00.488] <TB3>     INFO: 41600 events read in total (3508ms).
[18:03:00.489] <TB3>     INFO: Test took 4647ms.
[18:03:00.492] <TB3>     INFO: scanning low vcal = 250
[18:03:00.916] <TB3>     INFO: Expecting 41600 events.
[18:03:05.127] <TB3>     INFO: 41600 events read in total (3496ms).
[18:03:05.127] <TB3>     INFO: Test took 4634ms.
[18:03:05.131] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[18:03:05.554] <TB3>     INFO: Expecting 41600 events.
[18:03:09.821] <TB3>     INFO: 41600 events read in total (3552ms).
[18:03:09.822] <TB3>     INFO: Test took 4691ms.
[18:03:09.825] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[18:03:10.249] <TB3>     INFO: Expecting 41600 events.
[18:03:14.497] <TB3>     INFO: 41600 events read in total (3533ms).
[18:03:14.497] <TB3>     INFO: Test took 4672ms.
[18:03:14.500] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[18:03:14.926] <TB3>     INFO: Expecting 41600 events.
[18:03:19.170] <TB3>     INFO: 41600 events read in total (3529ms).
[18:03:19.170] <TB3>     INFO: Test took 4670ms.
[18:03:19.173] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[18:03:19.599] <TB3>     INFO: Expecting 41600 events.
[18:03:23.849] <TB3>     INFO: 41600 events read in total (3535ms).
[18:03:23.849] <TB3>     INFO: Test took 4676ms.
[18:03:23.852] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[18:03:24.272] <TB3>     INFO: Expecting 41600 events.
[18:03:28.524] <TB3>     INFO: 41600 events read in total (3537ms).
[18:03:28.525] <TB3>     INFO: Test took 4673ms.
[18:03:29.064] <TB3>     INFO: PixTestGainPedestal::measure() done 
[18:03:29.067] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[18:03:29.067] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[18:03:29.068] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[18:03:29.068] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[18:03:29.068] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[18:03:29.068] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[18:03:29.068] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[18:03:29.069] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[18:03:29.069] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[18:03:29.069] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[18:03:29.069] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[18:03:29.069] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[18:03:29.070] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[18:03:29.070] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[18:03:29.070] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[18:03:29.070] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[18:04:09.771] <TB3>     INFO: PixTestGainPedestal::fit() done
[18:04:09.772] <TB3>     INFO: non-linearity mean:  0.957 0.963 0.955 0.967 0.965 0.961 0.964 0.964 0.960 0.960 0.959 0.963 0.961 0.952 0.965 0.962
[18:04:09.772] <TB3>     INFO: non-linearity RMS:   0.006 0.005 0.007 0.004 0.006 0.006 0.006 0.005 0.006 0.006 0.007 0.004 0.004 0.007 0.006 0.005
[18:04:09.772] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[18:04:09.794] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[18:04:09.816] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[18:04:09.838] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[18:04:09.860] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[18:04:09.882] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[18:04:09.904] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[18:04:09.926] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[18:04:09.948] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[18:04:09.970] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[18:04:09.993] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[18:04:10.015] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[18:04:10.037] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[18:04:10.059] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[18:04:10.081] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[18:04:10.103] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-23_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[18:04:10.125] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[18:04:10.125] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[18:04:10.133] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[18:04:10.133] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[18:04:10.135] <TB3>     INFO: ######################################################################
[18:04:10.135] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[18:04:10.135] <TB3>     INFO: ######################################################################
[18:04:10.138] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[18:04:10.148] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[18:04:10.148] <TB3>     INFO:     run 1 of 1
[18:04:10.148] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[18:04:10.495] <TB3>     INFO: Expecting 3120000 events.
[18:05:01.574] <TB3>     INFO: 1262760 events read in total (50364ms).
[18:05:50.336] <TB3>     INFO: 2516755 events read in total (99127ms).
[18:06:14.376] <TB3>     INFO: 3120000 events read in total (123167ms).
[18:06:14.426] <TB3>     INFO: Test took 124279ms.
[18:06:14.511] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:06:14.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:06:16.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:06:17.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:06:19.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:06:20.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:06:22.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:06:23.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:06:24.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:06:26.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:06:27.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:06:29.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:06:30.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:06:32.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:06:33.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:06:35.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:06:36.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:06:38.211] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329379840
[18:06:38.244] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[18:06:38.245] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.7128, RMS = 1.5753
[18:06:38.245] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[18:06:38.245] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[18:06:38.245] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.9941, RMS = 1.62273
[18:06:38.245] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[18:06:38.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[18:06:38.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5309, RMS = 1.99955
[18:06:38.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[18:06:38.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[18:06:38.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.8393, RMS = 2.04559
[18:06:38.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[18:06:38.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[18:06:38.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7543, RMS = 0.967247
[18:06:38.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:06:38.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[18:06:38.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.528, RMS = 1.13975
[18:06:38.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:06:38.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[18:06:38.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9969, RMS = 1.41817
[18:06:38.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[18:06:38.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[18:06:38.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4944, RMS = 1.56889
[18:06:38.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[18:06:38.250] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[18:06:38.250] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.05, RMS = 1.55828
[18:06:38.250] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:06:38.251] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[18:06:38.251] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.182, RMS = 1.64206
[18:06:38.251] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[18:06:38.252] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[18:06:38.252] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6936, RMS = 1.59627
[18:06:38.252] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[18:06:38.252] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[18:06:38.252] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.0115, RMS = 1.72546
[18:06:38.252] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[18:06:38.253] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[18:06:38.253] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2621, RMS = 1.90465
[18:06:38.253] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:06:38.253] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[18:06:38.253] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9269, RMS = 1.94202
[18:06:38.253] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:06:38.254] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[18:06:38.254] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2195, RMS = 1.72263
[18:06:38.254] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[18:06:38.254] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[18:06:38.254] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8776, RMS = 1.74795
[18:06:38.254] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[18:06:38.255] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[18:06:38.255] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.46, RMS = 1.97829
[18:06:38.255] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[18:06:38.255] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[18:06:38.255] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1574, RMS = 2.29527
[18:06:38.255] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[18:06:38.256] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[18:06:38.256] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8634, RMS = 1.18484
[18:06:38.256] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:06:38.256] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[18:06:38.256] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4014, RMS = 1.19686
[18:06:38.257] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:06:38.258] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[18:06:38.258] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5397, RMS = 1.77795
[18:06:38.258] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[18:06:38.258] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[18:06:38.258] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4353, RMS = 1.83911
[18:06:38.258] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[18:06:38.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[18:06:38.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.01, RMS = 2.0496
[18:06:38.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[18:06:38.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[18:06:38.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5997, RMS = 2.10296
[18:06:38.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[18:06:38.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[18:06:38.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9909, RMS = 1.60463
[18:06:38.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:06:38.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[18:06:38.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6806, RMS = 1.97566
[18:06:38.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:06:38.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[18:06:38.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6962, RMS = 1.1617
[18:06:38.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[18:06:38.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[18:06:38.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1603, RMS = 1.27555
[18:06:38.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[18:06:38.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[18:06:38.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3719, RMS = 2.10532
[18:06:38.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[18:06:38.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[18:06:38.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1016, RMS = 2.00014
[18:06:38.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[18:06:38.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[18:06:38.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.4885, RMS = 2.10941
[18:06:38.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[18:06:38.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[18:06:38.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5478, RMS = 2.42597
[18:06:38.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[18:06:38.266] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[18:06:38.266] <TB3>     INFO: number of dead bumps (per ROC):     0    0    5    1    0    0    0    0    0    0    0    0    0    0    0    0
[18:06:38.266] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[18:06:38.362] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[18:06:38.362] <TB3>     INFO: enter test to run
[18:06:38.362] <TB3>     INFO:   test:  no parameter change
[18:06:38.363] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[18:06:38.364] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[18:06:38.364] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.7 C
[18:06:38.364] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[18:06:38.846] <TB3>    QUIET: Connection to board 24 closed.
[18:06:38.854] <TB3>     INFO: pXar: this is the end, my friend
[18:06:38.854] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
