# auto_bus
This tool help engineers to generate bus (AXI/Avlon/Wishbone in Verilog) automatically.
Now, it can do these things:
1. Generate AXI bus for a module(Verilog).
2. Generate top level logic, connect several modules(AXI) together.
3. Generate arbitrator of several modules(AXI). 
