
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.225529                       # Number of seconds simulated
sim_ticks                                225529499500                       # Number of ticks simulated
final_tick                               11854164084000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  83432                       # Simulator instruction rate (inst/s)
host_op_rate                                   133847                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              188164102                       # Simulator tick rate (ticks/s)
host_mem_usage                                2648780                       # Number of bytes of host memory used
host_seconds                                  1198.58                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     160425716                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              8192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          48836480                       # Number of bytes read from this memory
system.physmem.bytes_read::total             48844672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         8192                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     19247680                       # Number of bytes written to this memory
system.physmem.bytes_written::total          19247680                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                128                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             763070                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                763198                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          300745                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               300745                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                36323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            216541429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               216577752                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           36323                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36323                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85344401                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85344401                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85344401                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               36323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           216541429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              301922153                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         746820                       # number of replacements
system.l2.tagsinuse                      16070.658980                       # Cycle average of tags in use
system.l2.total_refs                           574187                       # Total number of references to valid blocks.
system.l2.sampled_refs                         763204                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.752338                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   11756551813000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1441.462047                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               2.587830                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           14626.609103                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.087980                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000158                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.892737                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.980875                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               352020                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  352020                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           329960                       # number of Writeback hits
system.l2.Writeback_hits::total                329960                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              20808                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20808                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                372828                       # number of demand (read+write) hits
system.l2.demand_hits::total                   372828                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               372828                       # number of overall hits
system.l2.overall_hits::total                  372828                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                128                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             655283                       # number of ReadReq misses
system.l2.ReadReq_misses::total                655411                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           107787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107787                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 128                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              763070                       # number of demand (read+write) misses
system.l2.demand_misses::total                 763198                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                128                       # number of overall misses
system.l2.overall_misses::cpu.data             763070                       # number of overall misses
system.l2.overall_misses::total                763198                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      6767000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  34426160500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34432927500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   5671113500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5671113500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       6767000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   40097274000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40104041000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      6767000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  40097274000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40104041000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              128                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1007303                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1007431                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       329960                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            329960                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         128595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            128595                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               128                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1135898                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1136026                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              128                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1135898                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1136026                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.650532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.650577                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.838190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838190                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.671777                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.671814                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.671777                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.671814                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52867.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52536.324763                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52536.389380                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52614.076837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52614.076837                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52867.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52547.307586                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52547.361235                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52867.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52547.307586                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52547.361235                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               300745                       # number of writebacks
system.l2.writebacks::total                    300745                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           128                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        655283                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           655411                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       107787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107787                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         763070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            763198                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        763070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           763198                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      5203500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  26394621500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  26399825000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   4353061000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4353061000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      5203500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  30747682500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30752886000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      5203500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  30747682500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30752886000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.650532                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.650577                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.838190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838190                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.671777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.671814                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.671777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.671814                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40652.343750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40279.728758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40279.801529                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40385.770084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40385.770084                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40652.343750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40294.707563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40294.767544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40652.343750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40294.707563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40294.767544                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 8787478                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8787478                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14331                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6827207                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4194757                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.441773                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        451058999                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10776234                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100048745                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8787478                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4194757                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      86483833                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   28662                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              294765864                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10760384                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1510                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          392040262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.409379                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.795750                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                308275285     78.63%     78.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7036903      1.79%     80.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 76728074     19.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            392040262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.019482                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.221809                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 71568879                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             236701879                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  56938858                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              26816312                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  14331                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              160474955                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  14331                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 90964744                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               180153856                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  40022703                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              80884627                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              160451189                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               51646727                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                     1                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           175763001                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             407590290                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        119106406                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         288483884                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             175737418                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    25580                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 101027980                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23546889                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5981326                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  160436813                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 160435311                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1498                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            8303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        18909                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     392040262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.409232                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.541981                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           241794533     61.68%     61.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           140056147     35.72%     97.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10189582      2.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       392040262                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3291361     23.51%     23.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     23.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              10710920     76.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            311050      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50063352     31.20%     31.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     31.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     31.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            80532694     50.20%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23546889     14.68%     96.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5981326      3.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              160435311                       # Type of FU issued
system.cpu.iq.rate                           0.355686                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    14002281                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.087277                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          502950341                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          53810364                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     53808357                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           223964320                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          106634752                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    106617397                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               56789670                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               117336872                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            57503                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         5299                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            2                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  14331                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                37103606                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7548835                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           160436813                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              9547                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23546889                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5981326                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                3438446                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          13937                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          394                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14331                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             160425824                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23541660                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9485                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     29522984                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8786814                       # Number of branches executed
system.cpu.iew.exec_stores                    5981324                       # Number of stores executed
system.cpu.iew.exec_rate                     0.355665                       # Inst execution rate
system.cpu.iew.wb_sent                      160425754                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     160425754                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  28733502                       # num instructions producing a value
system.cpu.iew.wb_consumers                  34415557                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.355665                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.834899                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           11095                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             14331                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    392025931                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.409222                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.531709                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    239627990     61.13%     61.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    144370166     36.83%     97.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8027775      2.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    392025931                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              160425716                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       29522914                       # Number of memory references committed
system.cpu.commit.loads                      23541590                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8786814                       # Number of branches committed
system.cpu.commit.fp_insts                  106617389                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  84588387                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               8027775                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    544434967                       # The number of ROB reads
system.cpu.rob.rob_writes                   320887955                       # The number of ROB writes
system.cpu.timesIdled                          981326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        59018737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     160425716                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.510590                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.510590                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.221700                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.221700                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                158651887                       # number of integer regfile reads
system.cpu.int_regfile_writes                79780327                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 200121066                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 95957122                       # number of floating regfile writes
system.cpu.misc_regfile_reads                48750404                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.icache.tagsinuse                 84.685221                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10760254                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    128                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               84064.484375                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      84.685221                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.165401                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.165401                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10760254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10760254                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10760254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10760254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10760254                       # number of overall hits
system.cpu.icache.overall_hits::total        10760254                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          130                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           130                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          130                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          130                       # number of overall misses
system.cpu.icache.overall_misses::total           130                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      7252500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7252500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      7252500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7252500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      7252500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7252500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10760384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10760384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10760384                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10760384                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10760384                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10760384                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55788.461538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55788.461538                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55788.461538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55788.461538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55788.461538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55788.461538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          128                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          128                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          128                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          128                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          128                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          128                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      6895000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6895000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      6895000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6895000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      6895000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6895000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53867.187500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53867.187500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53867.187500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53867.187500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53867.187500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53867.187500                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1135386                       # number of replacements
system.cpu.dcache.tagsinuse                511.849092                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28328512                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1135898                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  24.939310                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           11628985140000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.849092                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999705                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999705                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22475783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22475783                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5852729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5852729                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      28328512                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28328512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28328512                       # number of overall hits
system.cpu.dcache.overall_hits::total        28328512                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1008374                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1008374                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       128595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128595                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1136969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1136969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1136969                       # number of overall misses
system.cpu.dcache.overall_misses::total       1136969                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  40983128500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40983128500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6266370000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6266370000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  47249498500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47249498500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  47249498500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47249498500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23484157                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23484157                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5981324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5981324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29465481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29465481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29465481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29465481                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.042938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042938                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021499                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.038586                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038586                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.038586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038586                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40642.785812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40642.785812                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48729.499592                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48729.499592                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41557.420211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41557.420211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41557.420211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41557.420211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       329960                       # number of writebacks
system.cpu.dcache.writebacks::total            329960                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1071                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1071                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1071                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1071                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1071                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1071                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1007303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1007303                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       128595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       128595                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1135898                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1135898                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1135898                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1135898                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  38955338500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38955338500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   6009180000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6009180000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  44964518500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44964518500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  44964518500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44964518500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.042893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038550                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038550                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.038550                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038550                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38672.910237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38672.910237                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46729.499592                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46729.499592                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 39584.996628                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39584.996628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 39584.996628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39584.996628                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
