\doxysection{srsran\+::pdsch\+\_\+codeblock\+\_\+processor\+::configuration Struct Reference}
\hypertarget{structsrsran_1_1pdsch__codeblock__processor_1_1configuration}{}\label{structsrsran_1_1pdsch__codeblock__processor_1_1configuration}\index{srsran::pdsch\_codeblock\_processor::configuration@{srsran::pdsch\_codeblock\_processor::configuration}}


Collects the parameters necessary for processing a PDSCH codeblock.  




{\ttfamily \#include $<$pdsch\+\_\+codeblock\+\_\+processor.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_a133f79f645769545a050692b40763073}\label{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_a133f79f645769545a050692b40763073} 
\mbox{\hyperlink{classsrsran_1_1units_1_1bits}{units\+::bits}} {\bfseries tb\+\_\+offset}
\begin{DoxyCompactList}\small\item\em Position of the codeblock relative to the first bit of the transport block. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_a193fdf890bd34b6a103f0192302e3fc8}\label{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_a193fdf890bd34b6a103f0192302e3fc8} 
\mbox{\hyperlink{classsrsran_1_1units_1_1bits}{units\+::bits}} {\bfseries cb\+\_\+info\+\_\+size}
\begin{DoxyCompactList}\small\item\em Codeblock number of information bits. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_a580f0e7fef695505bc80447918e85e96}\label{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_a580f0e7fef695505bc80447918e85e96} 
\mbox{\hyperlink{classsrsran_1_1units_1_1bits}{units\+::bits}} {\bfseries cb\+\_\+size}
\begin{DoxyCompactList}\small\item\em Codeblock size before LDPC encoder. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_af1379d2f0c9cebacce30c0acf42b74fa}\label{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_af1379d2f0c9cebacce30c0acf42b74fa} 
\mbox{\hyperlink{classsrsran_1_1units_1_1bits}{units\+::bits}} {\bfseries zero\+\_\+pad}
\begin{DoxyCompactList}\small\item\em Transport block zero padding. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_aa5c1048362d759046ad214d5cca30415}\label{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_aa5c1048362d759046ad214d5cca30415} 
\mbox{\hyperlink{structsrsran_1_1codeblock__metadata}{codeblock\+\_\+metadata}} {\bfseries metadata}
\begin{DoxyCompactList}\small\item\em Codeblock metadata. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_ac9efaa4e6832fa764fb274682fdb708d}\label{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_ac9efaa4e6832fa764fb274682fdb708d} 
bool {\bfseries has\+\_\+cb\+\_\+crc}
\begin{DoxyCompactList}\small\item\em Set to true if codeblock CRC is applicable. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_a50c5ed22d78dbb38ba45850d54b6c721}\label{structsrsran_1_1pdsch__codeblock__processor_1_1configuration_a50c5ed22d78dbb38ba45850d54b6c721} 
\mbox{\hyperlink{structsrsran_1_1pseudo__random__generator_1_1state__s}{pseudo\+\_\+random\+\_\+generator\+::state\+\_\+s}} {\bfseries c\+\_\+init}
\begin{DoxyCompactList}\small\item\em Scrambling pseudo-\/random generator initial state. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Collects the parameters necessary for processing a PDSCH codeblock. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
lib/phy/upper/channel\+\_\+processors/pdsch\+\_\+codeblock\+\_\+processor.\+h\end{DoxyCompactItemize}
