Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Mar 13 12:22:21 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file stopwatch_system_wrapper_timing_summary_routed.rpt -rpx stopwatch_system_wrapper_timing_summary_routed.rpx
| Design       : stopwatch_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.679        0.000                      0                 1605        0.069        0.000                      0                 1605        4.020        0.000                       0                   770  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk         {0.000 5.000}      10.000          100.000         
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.296        0.000                      0                  170        0.190        0.000                      0                  170        4.500        0.000                       0                    91  
clk_fpga_0          3.679        0.000                      0                 1435        0.069        0.000                      0                 1435        4.020        0.000                       0                   679  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk                 5.579        0.000                      0                    7        0.211        0.000                      0                    7  
clk           clk_fpga_0          5.154        0.000                      0                   32        0.360        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.704ns (14.974%)  route 3.998ns (85.026%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.684     5.446    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X27Y78         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/Q
                         net (fo=13, routed)          0.934     6.836    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/sel_reg
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_2/O
                         net (fo=7, routed)           3.064    10.024    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[3]
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.148 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[4]_i_1/O
                         net (fo=1, routed)           0.000    10.148    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[4]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]/C
                         clock pessimism              0.394    15.400    
                         clock uncertainty           -0.035    15.365    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)        0.079    15.444    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.704ns (15.224%)  route 3.920ns (84.776%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.684     5.446    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X27Y78         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/Q
                         net (fo=13, routed)          0.934     6.836    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/sel_reg
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_2/O
                         net (fo=7, routed)           2.986     9.947    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[3]
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.071 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[0]_i_1/O
                         net (fo=1, routed)           0.000    10.071    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[0]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]/C
                         clock pessimism              0.394    15.400    
                         clock uncertainty           -0.035    15.365    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)        0.077    15.442    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.704ns (15.223%)  route 3.921ns (84.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.684     5.446    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X27Y78         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/Q
                         net (fo=13, routed)          0.934     6.836    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/sel_reg
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_2/O
                         net (fo=7, routed)           2.987     9.947    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[3]
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.071 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[3]_i_1/O
                         net (fo=1, routed)           0.000    10.071    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[3]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]/C
                         clock pessimism              0.394    15.400    
                         clock uncertainty           -0.035    15.365    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)        0.079    15.444    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.704ns (15.251%)  route 3.912ns (84.749%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.684     5.446    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X27Y78         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/Q
                         net (fo=13, routed)          0.934     6.836    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/sel_reg
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_2/O
                         net (fo=7, routed)           2.978     9.939    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[3]
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[2]_i_1/O
                         net (fo=1, routed)           0.000    10.063    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[2]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]/C
                         clock pessimism              0.394    15.400    
                         clock uncertainty           -0.035    15.365    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)        0.081    15.446    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.704ns (15.861%)  route 3.735ns (84.139%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.684     5.446    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X27Y78         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/Q
                         net (fo=13, routed)          0.934     6.836    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/sel_reg
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_2/O
                         net (fo=7, routed)           2.801     9.761    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[3]
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_1/O
                         net (fo=1, routed)           0.000     9.885    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[6]
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]/C
                         clock pessimism              0.394    15.400    
                         clock uncertainty           -0.035    15.365    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.031    15.396    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.821%)  route 3.149ns (79.179%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.702     5.464    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X28Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/Q
                         net (fo=2, routed)           0.986     6.906    stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_11/O
                         net (fo=1, routed)           0.570     7.601    stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_11_n_0
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.725 f  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_3/O
                         net (fo=1, routed)           0.631     8.356    stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_3_n_0
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.480 r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_1/O
                         net (fo=64, routed)          0.962     9.441    stopwatch_system_i/stopwatch_controller_0/U0/sel
    SLICE_X28Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.525    15.007    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X28Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[0]/C
                         clock pessimism              0.429    15.436    
                         clock uncertainty           -0.035    15.401    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429    14.972    stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.821%)  route 3.149ns (79.179%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.702     5.464    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X28Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/Q
                         net (fo=2, routed)           0.986     6.906    stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_11/O
                         net (fo=1, routed)           0.570     7.601    stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_11_n_0
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.725 f  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_3/O
                         net (fo=1, routed)           0.631     8.356    stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_3_n_0
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.480 r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_1/O
                         net (fo=64, routed)          0.962     9.441    stopwatch_system_i/stopwatch_controller_0/U0/sel
    SLICE_X28Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.525    15.007    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X28Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[1]/C
                         clock pessimism              0.429    15.436    
                         clock uncertainty           -0.035    15.401    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429    14.972    stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.821%)  route 3.149ns (79.179%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.702     5.464    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X28Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/Q
                         net (fo=2, routed)           0.986     6.906    stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_11/O
                         net (fo=1, routed)           0.570     7.601    stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_11_n_0
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.725 f  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_3/O
                         net (fo=1, routed)           0.631     8.356    stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_3_n_0
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.480 r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_1/O
                         net (fo=64, routed)          0.962     9.441    stopwatch_system_i/stopwatch_controller_0/U0/sel
    SLICE_X28Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.525    15.007    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X28Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[2]/C
                         clock pessimism              0.429    15.436    
                         clock uncertainty           -0.035    15.401    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429    14.972    stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.821%)  route 3.149ns (79.179%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.702     5.464    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X28Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/Q
                         net (fo=2, routed)           0.986     6.906    stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_11/O
                         net (fo=1, routed)           0.570     7.601    stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_11_n_0
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.725 f  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_3/O
                         net (fo=1, routed)           0.631     8.356    stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_3_n_0
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.480 r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_1/O
                         net (fo=64, routed)          0.962     9.441    stopwatch_system_i/stopwatch_controller_0/U0/sel
    SLICE_X28Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.525    15.007    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X28Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[3]/C
                         clock pessimism              0.429    15.436    
                         clock uncertainty           -0.035    15.401    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429    14.972    stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.586%)  route 3.008ns (78.414%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.702     5.464    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X28Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]/Q
                         net (fo=2, routed)           0.986     6.906    stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[21]
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_11/O
                         net (fo=1, routed)           0.570     7.601    stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_11_n_0
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.725 f  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_3/O
                         net (fo=1, routed)           0.631     8.356    stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_3_n_0
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.480 r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count[0]_i_1/O
                         net (fo=64, routed)          0.821     9.300    stopwatch_system_i/stopwatch_controller_0/U0/sel
    SLICE_X28Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.526    15.008    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X28Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[4]/C
                         clock pessimism              0.429    15.437    
                         clock uncertainty           -0.035    15.402    
    SLICE_X28Y89         FDRE (Setup_fdre_C_R)       -0.429    14.973    stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ms_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.512    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X27Y78         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ms_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ms_pulse_reg/Q
                         net (fo=1, routed)           0.054     1.694    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ms_pulse
    SLICE_X27Y78         LUT2 (Prop_lut2_I0_O)        0.099     1.793 r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_i_1/O
                         net (fo=1, routed)           0.000     1.793    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_i_1_n_0
    SLICE_X27Y78         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     2.027    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X27Y78         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg/C
                         clock pessimism             -0.515     1.512    
    SLICE_X27Y78         FDRE (Hold_fdre_C_D)         0.091     1.603    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/sel_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.512    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X27Y77         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[0]/Q
                         net (fo=3, routed)           0.110     1.763    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count[0]
    SLICE_X26Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.921 r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.921    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/data0[1]
    SLICE_X26Y76         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     2.024    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X26Y76         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[1]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X26Y76         FDRE (Hold_fdre_C_D)         0.134     1.657    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.577     1.524    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[11]/Q
                         net (fo=2, routed)           0.120     1.785    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[11]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[8]_i_1_n_4
    SLICE_X31Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.845     2.039    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[11]/C
                         clock pessimism             -0.515     1.524    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.105     1.629    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.578     1.525    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y94         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[19]/Q
                         net (fo=2, routed)           0.120     1.786    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[19]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[16]_i_1_n_4
    SLICE_X31Y94         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.040    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y94         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[19]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.105     1.630    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.578     1.525    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[27]/Q
                         net (fo=2, routed)           0.120     1.786    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[27]
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[24]_i_1_n_4
    SLICE_X31Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.040    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[27]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.105     1.630    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.579     1.526    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y97         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[31]/Q
                         net (fo=2, routed)           0.120     1.787    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[31]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[28]_i_1_n_4
    SLICE_X31Y97         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.847     2.041    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y97         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[31]/C
                         clock pessimism             -0.515     1.526    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.105     1.631    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.577     1.524    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y91         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[7]/Q
                         net (fo=2, routed)           0.120     1.785    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[7]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[4]_i_1_n_4
    SLICE_X31Y91         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.845     2.039    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y91         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[7]/C
                         clock pessimism             -0.515     1.524    
    SLICE_X31Y91         FDRE (Hold_fdre_C_D)         0.105     1.629    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.578     1.525    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[15]/Q
                         net (fo=2, routed)           0.120     1.786    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[15]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[12]_i_1_n_4
    SLICE_X31Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.040    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[15]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.105     1.630    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.577     1.524    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[3]/Q
                         net (fo=2, routed)           0.120     1.785    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[3]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[0]_i_1_n_4
    SLICE_X31Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.845     2.039    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[3]/C
                         clock pessimism             -0.515     1.524    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.105     1.629    stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.512    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X26Y77         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.801    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count[7]
    SLICE_X26Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.911    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/data0[7]
    SLICE_X26Y77         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     2.026    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X26Y77         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[7]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X26Y77         FDRE (Hold_fdre_C_D)         0.134     1.646    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y94   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y94   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y94   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y88   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y88   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y94   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y94   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y94   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y93   stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y93   stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y79   stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y94   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y94   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y94   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y88   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y95   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y88   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y89   stopwatch_system_i/stopwatch_controller_0/U0/ms_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.076ns (20.516%)  route 4.169ns (79.484%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892     3.186    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.077     4.719    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X34Y99         SRL16E (Prop_srl16e_A1_Q)    0.124     4.843 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.889     5.732    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.856 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.574     6.430    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.554 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.403     6.957    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.656     7.737    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.861 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.569     8.431    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.076ns (20.516%)  route 4.169ns (79.484%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892     3.186    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.077     4.719    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X34Y99         SRL16E (Prop_srl16e_A1_Q)    0.124     4.843 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.889     5.732    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.856 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.574     6.430    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.554 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.403     6.957    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.656     7.737    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.861 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.569     8.431    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.076ns (20.516%)  route 4.169ns (79.484%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892     3.186    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.077     4.719    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X34Y99         SRL16E (Prop_srl16e_A1_Q)    0.124     4.843 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.889     5.732    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.856 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.574     6.430    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.554 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.403     6.957    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.656     7.737    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.861 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.569     8.431    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.076ns (20.516%)  route 4.169ns (79.484%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892     3.186    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.077     4.719    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X34Y99         SRL16E (Prop_srl16e_A1_Q)    0.124     4.843 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.889     5.732    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.856 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.574     6.430    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.554 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.403     6.957    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.656     7.737    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.861 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.569     8.431    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.076ns (20.516%)  route 4.169ns (79.484%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892     3.186    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.077     4.719    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X34Y99         SRL16E (Prop_srl16e_A1_Q)    0.124     4.843 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.889     5.732    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.856 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.574     6.430    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.554 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.403     6.957    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.656     7.737    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.861 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.569     8.431    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.076ns (20.516%)  route 4.169ns (79.484%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892     3.186    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.077     4.719    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X34Y99         SRL16E (Prop_srl16e_A1_Q)    0.124     4.843 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.889     5.732    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.856 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.574     6.430    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.554 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.403     6.957    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.656     7.737    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.861 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.569     8.431    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.076ns (20.516%)  route 4.169ns (79.484%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892     3.186    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.077     4.719    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X34Y99         SRL16E (Prop_srl16e_A1_Q)    0.124     4.843 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.889     5.732    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.856 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.574     6.430    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.554 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.403     6.957    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.656     7.737    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.861 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.569     8.431    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X33Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X33Y99         FDRE (Setup_fdre_C_R)       -0.429    12.205    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.076ns (20.516%)  route 4.169ns (79.484%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892     3.186    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.077     4.719    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X34Y99         SRL16E (Prop_srl16e_A1_Q)    0.124     4.843 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.889     5.732    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.856 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.574     6.430    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.554 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.403     6.957    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.656     7.737    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.861 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.569     8.431    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X33Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y99         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X33Y99         FDRE (Setup_fdre_C_R)       -0.429    12.205    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.020ns (18.124%)  route 4.608ns (81.876%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700     2.994    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     3.512 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/Q
                         net (fo=101, routed)         2.949     6.461    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/si_rs_rready
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.146     6.607 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_3/O
                         net (fo=8, routed)           0.866     7.473    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__3_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.356     7.829 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1/O
                         net (fo=6, routed)           0.793     8.622    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1_n_0
    SLICE_X31Y89         FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y89         FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X31Y89         FDSE (Setup_fdse_C_D)       -0.321    12.491    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.020ns (18.140%)  route 4.603ns (81.860%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700     2.994    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     3.512 f  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/Q
                         net (fo=101, routed)         2.949     6.461    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/si_rs_rready
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.146     6.607 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_3/O
                         net (fo=8, routed)           0.866     7.473    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__3_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.356     7.829 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1/O
                         net (fo=6, routed)           0.788     8.617    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1_n_0
    SLICE_X31Y89         FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y89         FDSE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__0/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X31Y89         FDSE (Setup_fdse_C_D)       -0.322    12.490    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    stopwatch_system_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  stopwatch_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.885     1.251    stopwatch_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  stopwatch_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    stopwatch_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.285    stopwatch_system_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  stopwatch_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.885     1.251    stopwatch_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  stopwatch_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    stopwatch_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.110     1.185    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y89         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.714%)  route 0.214ns (60.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.659     0.995    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.214     1.350    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y99         SRL16E                                       r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.845     1.211    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.154     1.207    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X30Y94         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.115     1.167    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X26Y92         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.061    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.115     1.167    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X26Y92         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.059    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.118     1.171    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X26Y97         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.063    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.176     1.227    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y88         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 stopwatch_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.659     0.995    stopwatch_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  stopwatch_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  stopwatch_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.192    stopwatch_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X29Y102        FDRE                                         r  stopwatch_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.931     1.297    stopwatch_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  stopwatch_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.995    
    SLICE_X29Y102        FDRE (Hold_fdre_C_D)         0.075     1.070    stopwatch_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y82    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y82    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y82    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y82    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y82    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y82    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y82    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y83    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y99    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y99    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y99    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y99    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    stopwatch_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 0.704ns (11.073%)  route 5.654ns (88.927%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.650     2.944    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=4, routed)           4.071     7.471    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[0]
    SLICE_X31Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.595 f  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_4/O
                         net (fo=5, routed)           1.583     9.178    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[0]
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.302 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[1]_i_1/O
                         net (fo=1, routed)           0.000     9.302    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[1]
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[1]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.154    14.852    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.029    14.881    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[1]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.704ns (11.095%)  route 5.641ns (88.905%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.650     2.944    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=4, routed)           4.071     7.471    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[0]
    SLICE_X31Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.595 f  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_4/O
                         net (fo=5, routed)           1.570     9.165    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[0]
    SLICE_X30Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.289 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[2]_i_1/O
                         net (fo=1, routed)           0.000     9.289    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[2]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.154    14.852    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)        0.081    14.933    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.704ns (11.231%)  route 5.564ns (88.769%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.650     2.944    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=4, routed)           4.071     7.471    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[0]
    SLICE_X31Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.595 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_4/O
                         net (fo=5, routed)           1.494     9.088    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[0]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[5]_i_1/O
                         net (fo=1, routed)           0.000     9.212    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[5]
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[5]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.154    14.852    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.031    14.883    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[5]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.072ns (17.187%)  route 5.165ns (82.813%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.650     2.944    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=7, routed)           3.637     7.000    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[5]
    SLICE_X31Y87         LUT3 (Prop_lut3_I0_O)        0.321     7.321 f  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[4]_i_2/O
                         net (fo=2, routed)           1.529     8.849    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[1]
    SLICE_X30Y87         LUT6 (Prop_lut6_I2_O)        0.332     9.181 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[4]_i_1/O
                         net (fo=1, routed)           0.000     9.181    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[4]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.154    14.852    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)        0.079    14.931    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.704ns (11.448%)  route 5.445ns (88.552%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.650     2.944    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=4, routed)           4.071     7.471    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[0]
    SLICE_X31Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.595 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_4/O
                         net (fo=5, routed)           1.374     8.969    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[0]
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.093 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_1/O
                         net (fo=1, routed)           0.000     9.093    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[6]
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.154    14.852    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.031    14.883    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.704ns (11.426%)  route 5.457ns (88.574%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.650     2.944    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=4, routed)           4.071     7.471    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[0]
    SLICE_X31Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.595 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_4/O
                         net (fo=5, routed)           1.386     8.981    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[0]
    SLICE_X30Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.105 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[3]_i_1/O
                         net (fo=1, routed)           0.000     9.105    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[3]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.154    14.852    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)        0.079    14.931    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 0.842ns (14.229%)  route 5.075ns (85.771%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.650     2.944    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=2, routed)           2.089     5.452    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[7]
    SLICE_X32Y88         LUT3 (Prop_lut3_I0_O)        0.299     5.751 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_2/O
                         net (fo=7, routed)           2.986     8.737    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd_inst/digit__3[3]
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[0]_i_1/O
                         net (fo=1, routed)           0.000     8.861    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[0]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    15.006    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.154    14.852    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)        0.077    14.929    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  6.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.226ns (13.862%)  route 1.404ns (86.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=7, routed)           1.404     2.424    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[5]
    SLICE_X30Y87         LUT6 (Prop_lut6_I1_O)        0.098     2.522 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[2]_i_1/O
                         net (fo=1, routed)           0.000     2.522    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[2]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.842     2.036    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.154     2.190    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.121     2.311    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.226ns (13.921%)  route 1.397ns (86.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=7, routed)           1.397     2.417    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[5]
    SLICE_X31Y87         LUT6 (Prop_lut6_I3_O)        0.098     2.515 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[1]_i_1/O
                         net (fo=1, routed)           0.000     2.515    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[1]
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.842     2.036    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[1]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.154     2.190    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.091     2.281    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.226ns (13.354%)  route 1.466ns (86.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=7, routed)           1.466     2.486    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[5]
    SLICE_X30Y87         LUT6 (Prop_lut6_I4_O)        0.098     2.584 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[3]_i_1/O
                         net (fo=1, routed)           0.000     2.584    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[3]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.842     2.036    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.154     2.190    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.121     2.311    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.226ns (13.496%)  route 1.449ns (86.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=7, routed)           1.449     2.468    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[5]
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.098     2.566 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[6]_i_1/O
                         net (fo=1, routed)           0.000     2.566    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[6]
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.842     2.036    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.154     2.190    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.092     2.282    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.186ns (10.629%)  route 1.564ns (89.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=4, routed)           1.564     2.597    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[0]
    SLICE_X30Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.642 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[4]_i_1/O
                         net (fo=1, routed)           0.000     2.642    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[4]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.842     2.036    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.154     2.190    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.121     2.311    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.226ns (12.852%)  route 1.533ns (87.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=7, routed)           1.533     2.552    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[5]
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.098     2.650 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[5]_i_1/O
                         net (fo=1, routed)           0.000     2.650    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[5]
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.842     2.036    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X31Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[5]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.154     2.190    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.092     2.282    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.227ns (12.125%)  route 1.645ns (87.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=4, routed)           1.645     2.665    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s_slv_reg0[4]
    SLICE_X30Y87         LUT6 (Prop_lut6_I3_O)        0.099     2.764 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/ssd[0]_i_1/O
                         net (fo=1, routed)           0.000     2.764    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/D[0]
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.842     2.036    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/clk
    SLICE_X30Y87         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.154     2.190    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.120     2.310    stopwatch_system_i/stopwatch_controller_0/U0/ssd_inst/ssd_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.454    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.859%)  route 1.430ns (71.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.701     5.463    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y91         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[6]/Q
                         net (fo=2, routed)           1.430     7.349    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[6]
    SLICE_X30Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.473 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     7.473    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X30Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.154    12.548    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.079    12.627    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.580ns (34.446%)  route 1.104ns (65.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.701     5.463    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[9]/Q
                         net (fo=2, routed)           1.104     7.023    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[9]
    SLICE_X26Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.147 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     7.147    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X26Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.154    12.546    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.079    12.625    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.580ns (37.746%)  route 0.957ns (62.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.701     5.463    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[11]/Q
                         net (fo=2, routed)           0.957     6.876    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[11]
    SLICE_X26Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.000 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     7.000    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X26Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.154    12.546    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.077    12.623    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.580ns (38.408%)  route 0.930ns (61.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.701     5.463    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[10]/Q
                         net (fo=2, routed)           0.930     6.849    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[10]
    SLICE_X26Y93         LUT6 (Prop_lut6_I4_O)        0.124     6.973 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     6.973    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X26Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.154    12.546    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.079    12.625    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.580ns (39.251%)  route 0.898ns (60.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.701     5.463    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[8]/Q
                         net (fo=2, routed)           0.898     6.817    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[8]
    SLICE_X26Y93         LUT6 (Prop_lut6_I4_O)        0.124     6.941 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     6.941    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X26Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.154    12.546    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.081    12.627    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.580ns (41.237%)  route 0.827ns (58.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.700     5.462    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     5.918 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[0]/Q
                         net (fo=2, routed)           0.827     6.745    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[0]
    SLICE_X31Y88         LUT5 (Prop_lut5_I3_O)        0.124     6.869 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     6.869    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X31Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.522    12.701    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.701    
                         clock uncertainty           -0.154    12.547    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.032    12.579    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.580ns (41.470%)  route 0.819ns (58.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.702     5.464    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y95         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[22]/Q
                         net (fo=2, routed)           0.819     6.739    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[22]
    SLICE_X29Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.863 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     6.863    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X29Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.154    12.550    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031    12.581    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.580ns (41.650%)  route 0.813ns (58.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.700     5.462    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     5.918 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[1]/Q
                         net (fo=2, routed)           0.813     6.731    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[1]
    SLICE_X31Y88         LUT5 (Prop_lut5_I3_O)        0.124     6.855 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     6.855    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X31Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.522    12.701    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    12.701    
                         clock uncertainty           -0.154    12.547    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.029    12.576    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.580ns (41.547%)  route 0.816ns (58.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.702     5.464    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[27]/Q
                         net (fo=2, routed)           0.816     6.736    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[27]
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.860 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     6.860    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X28Y97         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.526    12.705    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000    12.705    
                         clock uncertainty           -0.154    12.551    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)        0.031    12.582    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.580ns (41.740%)  route 0.810ns (58.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.702     5.464    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[13]/Q
                         net (fo=2, routed)           0.810     6.730    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[13]
    SLICE_X29Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.854 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     6.854    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X29Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000    12.703    
                         clock uncertainty           -0.154    12.549    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)        0.031    12.580    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  5.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.836%)  route 0.105ns (36.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.578     1.525    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y94         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[18]/Q
                         net (fo=2, routed)           0.105     1.771    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[18]
    SLICE_X29Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.816    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X29Y94         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.154     1.364    
    SLICE_X29Y94         FDRE (Hold_fdre_C_D)         0.092     1.456    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.064%)  route 0.114ns (37.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.578     1.525    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[26]/Q
                         net (fo=2, routed)           0.114     1.780    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[26]
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.825    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X28Y97         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.845     1.211    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.154     1.365    
    SLICE_X28Y97         FDRE (Hold_fdre_C_D)         0.092     1.457    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.972%)  route 0.146ns (44.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.577     1.524    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y91         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[7]/Q
                         net (fo=2, routed)           0.146     1.811    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[7]
    SLICE_X30Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.856 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.856    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X30Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.154     1.363    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.121     1.484    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.466%)  route 0.122ns (39.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.577     1.524    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[2]/Q
                         net (fo=2, routed)           0.122     1.787    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[2]
    SLICE_X31Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.832 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X31Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y88         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.154     1.362    
    SLICE_X31Y88         FDRE (Hold_fdre_C_D)         0.092     1.454    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.818%)  route 0.153ns (45.182%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.577     1.524    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y91         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[4]/Q
                         net (fo=2, routed)           0.153     1.818    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.863 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.863    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X30Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y90         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.154     1.363    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.120     1.483    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.352%)  route 0.138ns (42.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.578     1.525    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y95         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[23]/Q
                         net (fo=2, routed)           0.138     1.804    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[23]
    SLICE_X29Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.849    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X29Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.154     1.364    
    SLICE_X29Y96         FDRE (Hold_fdre_C_D)         0.092     1.456    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.488%)  route 0.138ns (42.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.578     1.525    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[15]/Q
                         net (fo=2, routed)           0.138     1.803    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[15]
    SLICE_X29Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.848    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X29Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.154     1.363    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.092     1.455    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.299%)  route 0.139ns (42.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.578     1.525    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y95         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[21]/Q
                         net (fo=2, routed)           0.139     1.805    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[21]
    SLICE_X29Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.850    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X29Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y96         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.154     1.364    
    SLICE_X29Y96         FDRE (Hold_fdre_C_D)         0.092     1.456    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.166%)  route 0.139ns (42.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.578     1.525    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y94         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[17]/Q
                         net (fo=2, routed)           0.139     1.805    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[17]
    SLICE_X29Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.850    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X29Y94         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.154     1.364    
    SLICE_X29Y94         FDRE (Hold_fdre_C_D)         0.092     1.456    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.488%)  route 0.138ns (42.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.578     1.525    stopwatch_system_i/stopwatch_controller_0/U0/clk
    SLICE_X31Y93         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  stopwatch_system_i/stopwatch_controller_0/U0/timer_reg[12]/Q
                         net (fo=2, routed)           0.138     1.803    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/timer_reg[12]
    SLICE_X29Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.848    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X29Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stopwatch_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stopwatch_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stopwatch_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.154     1.363    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.091     1.454    stopwatch_system_i/stopwatch_controller_0/U0/stopwatch_controller_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.394    





