#pragma once
#include "../../dlc-intrinsics.h"
#include "../../typehint.h"

#ifndef _NORMCDFF_H_X86_
#define _NORMCDFF_H_X86_

inline float8_128 __dlc_normcdff(float8_128 a)
{
    float8_128 result0;
    asm (
        "{V0@(pr0)  vr10 = mov.u32 %[input0];}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32768;"
        "V0@(pr0)	vr0 = and.u32 vr10, r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32768;"
        "V0@(pr0)	vmsk0 = infnan.f32 vr10;"
        "V1@(pr0)	vmsk1 = eq.s32 vr0, r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr1 = and.u32 vr10, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1267;"
        "pseudo@0	@pseudo imm_1 = 16181;"
        "V0@(pr0)	vr1 = mul.f32 vr1, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_1 = 16256;"
        "pseudo@0	@pseudo imm_2 = 47621;"
        "pseudo@0	@pseudo imm_3 = 16039;"
        "V0@(pr0)	vr2 = mul.f32 vr1, r45;"
        "V1@(pr0)	vr2 = add.f32 vr2, r37;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr2;"
        "}"
        "{"
        "MTR@(pr0)      vr2 = pop urf;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 56354;"
        "pseudo@0	@pseudo imm_1 = 16263;"
        "pseudo@0	@pseudo imm_2 = 227;"
        "pseudo@0	@pseudo imm_3 = 49082;"
        "V0@(pr0)	vr3 = mul.f32 vr2, r44;"
        "V1@(pr0)	vr3 = add.f32 vr3, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 61667;"
        "pseudo@0	@pseudo imm_1 = 16309;"
        "V0@(pr0)	vr3 = mul.f32 vr3, vr2;"
        "V1@(pr0)	vr3 = add.f32 vr3, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 43406;"
        "pseudo@0	@pseudo imm_1 = 48785;"
        "V0@(pr0)	vr3 = mul.f32 vr3, vr2;"
        "V1@(pr0)	vr3 = add.f32 vr3, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 30982;"
        "pseudo@0	@pseudo imm_1 = 16002;"
        "V0@(pr0)	vr3 = mul.f32 vr3, vr2;"
        "V1@(pr0)	vr3 = add.f32 vr3, r44;"
        "}"
        "{"
        "V0@(pr0)	vr3 = mul.f32 vr3, vr2;"
        "}"
        "{"
        "V0@(pr0)	vr4 = mul.f32 vr1, vr1;"
        "}"
        "{"
        "V0@(pr0)	(urf) = exp.f32 vr4;"
        "}"
        "{"
        "MTR@(pr0)      vr4 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr4;"
        "}"
        "{"
        "MTR@(pr0)      vr4 = pop urf;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32768;"
        "V0@(pr0)	vr4 = mul.f32 vr3, vr4;"
        "V1@(pr0)	vr4 = or.u32 vr4, r36;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mov.u32 r49;"
        "V1@(pr0)	vr4 = add.f32 vr4, r49;"
        "}"
        "{"
        "V0@(pr0)	vr4 = or.u32 vr4, vr0;"
        "V1@(pr0)	vr4 = add.f32 vr4, r49;"
        "}"
        "{"
        "V0@(pr0)	vr9 = mul.f32 vr4, r50;"
        "V1@(pr0)	vr8 = mov.u32 r46;"
        "}"
        "{"
        "V0@(pr0)	vr9 = sel vmsk0 vr9, r46;"
        "V1@(pr0)	vr11 = sel vmsk0 vr8, r49;"
        "}"
        "{"
        "V0@(pr0)	vr12 = sel vmsk1 vr7, r46;"
        "V1@(pr0)	vr10 = and.u32 vr11, vr12;"
        "}"
        "{"
        "V0@(pr0)	%[res0] = or.u32 vr9, vr10;"
        "}"
        ""
        : [res0] "=x" (result0)
        : [input0] "x" (a)
        :"vr2", "vr1", "vr4", "vr0", "vr3", "vr7", "vr11", "vr8", "vr10", "vr12", "vr9", "vmsk0", "vmsk1"
        );
    return result0;
}

#endif // _NORMCDFF_H_
