#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Sep  7 22:45:36 2024
# Process ID: 17468
# Current directory: D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27184 D:\Sem 7 Vidieos\Hardware Description Languages\FPGA based Systolic Array Multiplier\Project.xpr
# Log file: D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/vivado.log
# Journal file: D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/Project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier'
INFO: [Project 1-313] Project file moved from 'D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
file mkdir D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/Project.srcs/sources_1/new
file mkdir D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/Project.srcs/sources_1/new
file mkdir D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/Project.srcs/sources_1/new
file mkdir D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/Project.srcs/sources_1/new
file mkdir D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/Project.srcs/sources_1/new
file mkdir D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/Project.srcs/sources_1/new
file mkdir {D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/Project.srcs/sources_1/new}
close [ open {D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/Project.srcs/sources_1/new/Systolic_Array_Multiplier.vhd} w ]
add_files {{D:/Sem 7 Vidieos/Hardware Description Languages/FPGA based Systolic Array Multiplier/Project.srcs/sources_1/new/Systolic_Array_Multiplier.vhd}}
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  7 22:47:18 2024...
