#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c585d0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x1ce3e10_0 .var "CLK", 0 0;
v0x1ce3ed0_0 .net "MemtoRegOut", 63 0, L_0x1ce4bd0;  1 drivers
v0x1ce3fe0_0 .var "Reset_L", 0 0;
v0x1ce4080_0 .net "currentPC", 63 0, v0x1ce2cb0_0;  1 drivers
v0x1ce4120_0 .var "passed", 7 0;
v0x1ce4230_0 .var "startPC", 63 0;
v0x1ce42f0_0 .var "watchdog", 15 0;
E_0x1cbd190 .event edge, v0x1ce42f0_0;
S_0x1c56450 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x1c585d0;
 .timescale -9 -12;
v0x1cbbcb0_0 .var "numTests", 7 0;
v0x1cdc460_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x1cdc460_0;
    %load/vec4 v0x1cbbcb0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x1cdc460_0, v0x1cbbcb0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x1cdc540 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x1c585d0;
 .timescale -9 -12;
v0x1cdc730_0 .var "actualOut", 63 0;
v0x1cdc810_0 .var "expectedOut", 63 0;
v0x1cdc8f0_0 .var "passed", 7 0;
v0x1cdc9e0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x1cdc730_0;
    %load/vec4 v0x1cdc810_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x1cdc9e0_0 {0 0 0};
    %load/vec4 v0x1cdc8f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x1cdc8f0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x1cdc9e0_0, v0x1cdc730_0, v0x1cdc810_0 {0 0 0};
T_1.3 ;
    %end;
S_0x1cdcac0 .scope module, "uut" "singlecycle" 2 46, 3 2 0, S_0x1c585d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "MemtoRegOut"
    .port_info 4 /INPUT 1 "CLK"
v0x1ce2370_0 .net "ALUMux", 63 0, L_0x1ce4a90;  1 drivers
v0x1ce2460_0 .net "CLK", 0 0, v0x1ce3e10_0;  1 drivers
v0x1ce2550_0 .net "MemtoRegOut", 63 0, L_0x1ce4bd0;  alias, 1 drivers
v0x1ce2620_0 .net "ReadData", 63 0, v0x1cdd7c0_0;  1 drivers
v0x1ce26f0_0 .net *"_s5", 4 0, L_0x1ce4600;  1 drivers
v0x1ce27e0_0 .net *"_s7", 4 0, L_0x1ce4730;  1 drivers
v0x1ce28c0_0 .net "aluctrl", 3 0, v0x1ce12a0_0;  1 drivers
v0x1ce29d0_0 .net "aluout", 63 0, v0x1ce0b90_0;  1 drivers
v0x1ce2ae0_0 .net "alusrc", 0 0, v0x1ce1380_0;  1 drivers
v0x1ce2c10_0 .net "branch", 0 0, v0x1ce1420_0;  1 drivers
v0x1ce2cb0_0 .var "currentpc", 63 0;
v0x1ce2da0_0 .net "extimm", 63 0, v0x1ce0200_0;  1 drivers
v0x1ce2eb0_0 .net "instruction", 31 0, v0x1ce2250_0;  1 drivers
v0x1ce2f70_0 .net "mem2reg", 0 0, v0x1ce1520_0;  1 drivers
v0x1ce3010_0 .net "memread", 0 0, v0x1ce15c0_0;  1 drivers
v0x1ce3100_0 .net "memwrite", 0 0, v0x1ce16b0_0;  1 drivers
v0x1ce31f0_0 .net "nextpc", 63 0, v0x1cdfbb0_0;  1 drivers
v0x1ce33a0_0 .net "opcode", 10 0, L_0x1ce4960;  1 drivers
v0x1ce3440_0 .net "rd", 4 0, L_0x1ce43b0;  1 drivers
v0x1ce34e0_0 .net "reg2loc", 0 0, v0x1ce1820_0;  1 drivers
v0x1ce3580_0 .net "regoutA", 63 0, L_0x1cf5390;  1 drivers
v0x1ce3620_0 .net "regoutB", 63 0, L_0x1cf5b10;  1 drivers
v0x1ce3710_0 .net "regwrite", 0 0, v0x1ce18c0_0;  1 drivers
v0x1ce3800_0 .net "resetl", 0 0, v0x1ce3fe0_0;  1 drivers
v0x1ce38a0_0 .net "rm", 4 0, L_0x1ce4510;  1 drivers
v0x1ce3940_0 .net "rn", 4 0, L_0x1ce47d0;  1 drivers
v0x1ce39e0_0 .net "signop", 2 0, v0x1ce1a20_0;  1 drivers
v0x1ce3ad0_0 .net "startpc", 63 0, v0x1ce4230_0;  1 drivers
v0x1ce3b90_0 .net "uncond_branch", 0 0, v0x1ce1af0_0;  1 drivers
v0x1ce3c80_0 .net "zero", 0 0, L_0x1cf4e10;  1 drivers
L_0x1ce43b0 .part v0x1ce2250_0, 0, 5;
L_0x1ce4510 .part v0x1ce2250_0, 5, 5;
L_0x1ce4600 .part v0x1ce2250_0, 0, 5;
L_0x1ce4730 .part v0x1ce2250_0, 16, 5;
L_0x1ce47d0 .functor MUXZ 5, L_0x1ce4730, L_0x1ce4600, v0x1ce1820_0, C4<>;
L_0x1ce4960 .part v0x1ce2250_0, 21, 11;
L_0x1ce4a90 .functor MUXZ 64, L_0x1cf5b10, v0x1ce0200_0, v0x1ce1380_0, C4<>;
L_0x1ce4bd0 .functor MUXZ 64, v0x1ce0b90_0, v0x1cdd7c0_0, v0x1ce1520_0, C4<>;
L_0x1ce4d60 .part v0x1ce2250_0, 0, 26;
S_0x1cdcd70 .scope module, "DataMemory" "DataMemory" 3 126, 4 5 0, S_0x1cdcac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x1cdd470_0 .net "Address", 63 0, v0x1ce0b90_0;  alias, 1 drivers
v0x1cdd570_0 .net "Clock", 0 0, v0x1ce3e10_0;  alias, 1 drivers
v0x1cdd630_0 .net "MemoryRead", 0 0, v0x1ce15c0_0;  alias, 1 drivers
v0x1cdd700_0 .net "MemoryWrite", 0 0, v0x1ce16b0_0;  alias, 1 drivers
v0x1cdd7c0_0 .var "ReadData", 63 0;
v0x1cdd8f0_0 .net "WriteData", 63 0, L_0x1cf5b10;  alias, 1 drivers
v0x1cdd9d0 .array "memBank", 0 1023, 7 0;
E_0x1cdd020 .event posedge, v0x1cdd570_0;
S_0x1cdd0a0 .scope task, "initset" "initset" 4 16, 4 16 0, S_0x1cdcd70;
 .timescale -9 -12;
v0x1cdd290_0 .var "addr", 63 0;
v0x1cdd390_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x1cdd390_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x1cdd290_0;
    %store/vec4a v0x1cdd9d0, 4, 0;
    %load/vec4 v0x1cdd390_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x1cdd290_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1cdd9d0, 4, 0;
    %load/vec4 v0x1cdd390_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x1cdd290_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1cdd9d0, 4, 0;
    %load/vec4 v0x1cdd390_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x1cdd290_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1cdd9d0, 4, 0;
    %load/vec4 v0x1cdd390_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1cdd290_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1cdd9d0, 4, 0;
    %load/vec4 v0x1cdd390_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1cdd290_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1cdd9d0, 4, 0;
    %load/vec4 v0x1cdd390_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1cdd290_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1cdd9d0, 4, 0;
    %load/vec4 v0x1cdd390_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1cdd290_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1cdd9d0, 4, 0;
    %end;
S_0x1cddb90 .scope module, "MiniRegisterFile" "MiniRegisterFile" 3 115, 5 3 0, S_0x1cdcac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
v0x1cddec0_0 .net "BusA", 63 0, L_0x1cf5390;  alias, 1 drivers
v0x1cddfc0_0 .net "BusB", 63 0, L_0x1cf5b10;  alias, 1 drivers
v0x1cde080_0 .net "BusW", 63 0, L_0x1ce4bd0;  alias, 1 drivers
v0x1cde150_0 .net "Clk", 0 0, v0x1ce3e10_0;  alias, 1 drivers
v0x1cde220_0 .net "RA", 4 0, L_0x1ce4510;  alias, 1 drivers
v0x1cde330_0 .net "RB", 4 0, L_0x1ce47d0;  alias, 1 drivers
v0x1cde410_0 .net "RW", 4 0, L_0x1ce43b0;  alias, 1 drivers
v0x1cde4f0_0 .net "RegWr", 0 0, v0x1ce18c0_0;  alias, 1 drivers
v0x1cde5b0_0 .net *"_s0", 31 0, L_0x1cf4f40;  1 drivers
v0x1cde720_0 .net *"_s10", 63 0, L_0x1cf5120;  1 drivers
v0x1cde800_0 .net *"_s12", 6 0, L_0x1cf51c0;  1 drivers
L_0x7f94f4cbc138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1cde8e0_0 .net *"_s15", 1 0, L_0x7f94f4cbc138;  1 drivers
v0x1cde9c0_0 .net *"_s18", 31 0, L_0x1cf55e0;  1 drivers
L_0x7f94f4cbc180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cdeaa0_0 .net *"_s21", 26 0, L_0x7f94f4cbc180;  1 drivers
L_0x7f94f4cbc1c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x1cdeb80_0 .net/2u *"_s22", 31 0, L_0x7f94f4cbc1c8;  1 drivers
v0x1cdec60_0 .net *"_s24", 0 0, L_0x1cf56d0;  1 drivers
L_0x7f94f4cbc210 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cded20_0 .net/2u *"_s26", 63 0, L_0x7f94f4cbc210;  1 drivers
v0x1cdeed0_0 .net *"_s28", 63 0, L_0x1cf5810;  1 drivers
L_0x7f94f4cbc060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cdef70_0 .net *"_s3", 26 0, L_0x7f94f4cbc060;  1 drivers
v0x1cdf050_0 .net *"_s30", 6 0, L_0x1cf5900;  1 drivers
L_0x7f94f4cbc258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1cdf130_0 .net *"_s33", 1 0, L_0x7f94f4cbc258;  1 drivers
L_0x7f94f4cbc0a8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x1cdf210_0 .net/2u *"_s4", 31 0, L_0x7f94f4cbc0a8;  1 drivers
v0x1cdf2f0_0 .net *"_s6", 0 0, L_0x1cf4fe0;  1 drivers
L_0x7f94f4cbc0f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cdf3b0_0 .net/2u *"_s8", 63 0, L_0x7f94f4cbc0f0;  1 drivers
v0x1cdf490 .array "register", 0 31, 63 0;
E_0x1cdcf40 .event negedge, v0x1cdd570_0;
L_0x1cf4f40 .concat [ 5 27 0 0], L_0x1ce4510, L_0x7f94f4cbc060;
L_0x1cf4fe0 .cmp/eq 32, L_0x1cf4f40, L_0x7f94f4cbc0a8;
L_0x1cf5120 .array/port v0x1cdf490, L_0x1cf51c0;
L_0x1cf51c0 .concat [ 5 2 0 0], L_0x1ce4510, L_0x7f94f4cbc138;
L_0x1cf5390 .delay 64 (2000,2000,2000) L_0x1cf5390/d;
L_0x1cf5390/d .functor MUXZ 64, L_0x1cf5120, L_0x7f94f4cbc0f0, L_0x1cf4fe0, C4<>;
L_0x1cf55e0 .concat [ 5 27 0 0], L_0x1ce47d0, L_0x7f94f4cbc180;
L_0x1cf56d0 .cmp/eq 32, L_0x1cf55e0, L_0x7f94f4cbc1c8;
L_0x1cf5810 .array/port v0x1cdf490, L_0x1cf5900;
L_0x1cf5900 .concat [ 5 2 0 0], L_0x1ce47d0, L_0x7f94f4cbc258;
L_0x1cf5b10 .delay 64 (2000,2000,2000) L_0x1cf5b10/d;
L_0x1cf5b10/d .functor MUXZ 64, L_0x1cf5810, L_0x7f94f4cbc210, L_0x1cf56d0, C4<>;
S_0x1cdf650 .scope module, "NextPClogic" "NextPClogic" 3 136, 6 1 0, S_0x1cdcac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v0x1cdf920_0 .net "ALUZero", 0 0, L_0x1cf4e10;  alias, 1 drivers
v0x1cdfa00_0 .net "Branch", 0 0, v0x1ce1420_0;  alias, 1 drivers
v0x1cdfac0_0 .net "CurrentPC", 63 0, v0x1ce2cb0_0;  alias, 1 drivers
v0x1cdfbb0_0 .var "NextPC", 63 0;
v0x1cdfc90_0 .net "SignExtImm64", 63 0, v0x1ce0200_0;  alias, 1 drivers
v0x1cdfdc0_0 .net "Uncondbranch", 0 0, v0x1ce1af0_0;  alias, 1 drivers
E_0x1cdf8b0/0 .event edge, v0x1cdfa00_0, v0x1cdf920_0, v0x1cdfdc0_0, v0x1cdfac0_0;
E_0x1cdf8b0/1 .event edge, v0x1cdfc90_0;
E_0x1cdf8b0 .event/or E_0x1cdf8b0/0, E_0x1cdf8b0/1;
S_0x1cdff80 .scope module, "SignExtender" "SignExtender" 3 98, 7 1 0, S_0x1cdcac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Inst26"
    .port_info 2 /INPUT 3 "Ctrl"
v0x1ce0200_0 .var "BusImm", 63 0;
v0x1ce02e0_0 .net "Ctrl", 2 0, v0x1ce1a20_0;  alias, 1 drivers
v0x1ce03a0_0 .net "Inst26", 25 0, L_0x1ce4d60;  1 drivers
v0x1ce0490_0 .var "extBit", 0 0;
E_0x1cdf7d0 .event edge, v0x1ce02e0_0, v0x1ce0490_0, v0x1ce03a0_0;
S_0x1ce05d0 .scope module, "alu" "ALU" 3 106, 8 8 0, S_0x1cdcac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
v0x1ce08d0_0 .net "ALUCtrl", 3 0, v0x1ce12a0_0;  alias, 1 drivers
v0x1ce09d0_0 .net "BusA", 63 0, L_0x1cf5390;  alias, 1 drivers
v0x1ce0ac0_0 .net "BusB", 63 0, L_0x1ce4a90;  alias, 1 drivers
v0x1ce0b90_0 .var "BusW", 63 0;
v0x1ce0c80_0 .net "Zero", 0 0, L_0x1cf4e10;  alias, 1 drivers
L_0x7f94f4cbc018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce0d70_0 .net/2u *"_s0", 63 0, L_0x7f94f4cbc018;  1 drivers
E_0x1ce0870 .event edge, v0x1ce0ac0_0, v0x1cddec0_0, v0x1ce08d0_0;
L_0x1cf4e10 .cmp/eq 64, v0x1ce0b90_0, L_0x7f94f4cbc018;
S_0x1ce0ee0 .scope module, "control" "control" 3 78, 9 17 0, S_0x1cdcac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 3 "signop"
    .port_info 10 /INPUT 11 "opcode"
v0x1ce12a0_0 .var "aluop", 3 0;
v0x1ce1380_0 .var "alusrc", 0 0;
v0x1ce1420_0 .var "branch", 0 0;
v0x1ce1520_0 .var "mem2reg", 0 0;
v0x1ce15c0_0 .var "memread", 0 0;
v0x1ce16b0_0 .var "memwrite", 0 0;
v0x1ce1780_0 .net "opcode", 10 0, L_0x1ce4960;  alias, 1 drivers
v0x1ce1820_0 .var "reg2loc", 0 0;
v0x1ce18c0_0 .var "regwrite", 0 0;
v0x1ce1a20_0 .var "signop", 2 0;
v0x1ce1af0_0 .var "uncond_branch", 0 0;
E_0x1ce1220 .event edge, v0x1ce1780_0;
S_0x1ce1d40 .scope module, "imem" "InstructionMemory" 3 73, 10 8 0, S_0x1cdcac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x1ce1ec0 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x1ce1f00 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x1ce2140_0 .net "Address", 63 0, v0x1ce2cb0_0;  alias, 1 drivers
v0x1ce2250_0 .var "Data", 31 0;
E_0x1ce20c0 .event edge, v0x1cdfac0_0;
    .scope S_0x1ce1d40;
T_3 ;
    %wait E_0x1ce20c0;
    %load/vec4 v0x1ce2140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 3538044545, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3536506626, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 3534968707, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3533430276, 0, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 184679497, 2699099136, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 185203817, 2699099136, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 185203849, 2699099136, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 939642857, 3221228544, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 943837162, 3221228544, 32;
    %store/vec4 v0x1ce2250_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1ce0ee0;
T_4 ;
    %wait E_0x1ce1220;
    %load/vec4 v0x1ce1780_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce1820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce1380_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1ce1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce15c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce16b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce1af0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1ce12a0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1ce1a20_0, 0, 3;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1cdff80;
T_5 ;
    %wait E_0x1cdf7d0;
    %load/vec4 v0x1ce02e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce0490_0, 0, 1;
    %load/vec4 v0x1ce0490_0;
    %replicate 52;
    %load/vec4 v0x1ce03a0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1ce0200_0, 0, 64;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1ce02e0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1ce03a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x1ce0490_0, 0, 1;
    %load/vec4 v0x1ce0490_0;
    %replicate 55;
    %load/vec4 v0x1ce03a0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1ce0200_0, 0, 64;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1ce02e0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1ce03a0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x1ce0490_0, 0, 1;
    %load/vec4 v0x1ce0490_0;
    %replicate 38;
    %load/vec4 v0x1ce03a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1ce0200_0, 0, 64;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x1ce02e0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x1ce03a0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x1ce0490_0, 0, 1;
    %load/vec4 v0x1ce0490_0;
    %replicate 45;
    %load/vec4 v0x1ce03a0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1ce0200_0, 0, 64;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x1ce02e0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x1ce03a0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x1ce0490_0, 0, 1;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x1ce03a0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1ce03a0_0;
    %parti/s 2, 21, 6;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1ce0200_0, 0, 64;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1ce05d0;
T_6 ;
    %wait E_0x1ce0870;
    %load/vec4 v0x1ce08d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x1ce09d0_0;
    %load/vec4 v0x1ce0ac0_0;
    %and;
    %store/vec4 v0x1ce0b90_0, 0, 64;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x1ce09d0_0;
    %load/vec4 v0x1ce0ac0_0;
    %or;
    %store/vec4 v0x1ce0b90_0, 0, 64;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x1ce09d0_0;
    %load/vec4 v0x1ce0ac0_0;
    %add;
    %store/vec4 v0x1ce0b90_0, 0, 64;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x1ce09d0_0;
    %load/vec4 v0x1ce0ac0_0;
    %sub;
    %store/vec4 v0x1ce0b90_0, 0, 64;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x1ce0ac0_0;
    %store/vec4 v0x1ce0b90_0, 0, 64;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1cddb90;
T_7 ;
    %wait E_0x1cdcf40;
    %load/vec4 v0x1cde4f0_0;
    %load/vec4 v0x1cde410_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1cde080_0;
    %load/vec4 v0x1cde410_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x1cdf490, 0, 4;
    %vpi_call 5 19 "$display", "reg[9]: %h", &A<v0x1cdf490, 9> {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1cdcd70;
T_8 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1cdd290_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x1cdd390_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x1cdd0a0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x1cdd290_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x1cdd390_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x1cdd0a0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x1cdd290_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x1cdd390_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x1cdd0a0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x1cdd290_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x1cdd390_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x1cdd0a0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x1cdd290_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1cdd390_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x1cdd0a0;
    %join;
    %end;
    .thread T_8;
    .scope S_0x1cdcd70;
T_9 ;
    %wait E_0x1cdd020;
    %load/vec4 v0x1cdd630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v0x1cdd470_0;
    %load/vec4a v0x1cdd9d0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1cdd7c0_0, 4, 5;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1cdd9d0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1cdd7c0_0, 4, 5;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1cdd9d0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1cdd7c0_0, 4, 5;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1cdd9d0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1cdd7c0_0, 4, 5;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1cdd9d0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1cdd7c0_0, 4, 5;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1cdd9d0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1cdd7c0_0, 4, 5;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1cdd9d0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1cdd7c0_0, 4, 5;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1cdd9d0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1cdd7c0_0, 4, 5;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1cdcd70;
T_10 ;
    %wait E_0x1cdd020;
    %load/vec4 v0x1cdd700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1cdd8f0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x1cdd470_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x1cdd9d0, 0, 4;
    %load/vec4 v0x1cdd8f0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x1cdd9d0, 0, 4;
    %load/vec4 v0x1cdd8f0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x1cdd9d0, 0, 4;
    %load/vec4 v0x1cdd8f0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x1cdd9d0, 0, 4;
    %load/vec4 v0x1cdd8f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x1cdd9d0, 0, 4;
    %load/vec4 v0x1cdd8f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x1cdd9d0, 0, 4;
    %load/vec4 v0x1cdd8f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x1cdd9d0, 0, 4;
    %load/vec4 v0x1cdd8f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1cdd470_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x1cdd9d0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1cdf650;
T_11 ;
    %wait E_0x1cdf8b0;
    %load/vec4 v0x1cdfa00_0;
    %load/vec4 v0x1cdf920_0;
    %and;
    %load/vec4 v0x1cdfdc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1cdfac0_0;
    %load/vec4 v0x1cdfc90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1cdfbb0_0, 0, 64;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1cdfac0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x1cdfbb0_0, 0, 64;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1cdcac0;
T_12 ;
    %wait E_0x1cdcf40;
    %load/vec4 v0x1ce3800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1ce31f0_0;
    %assign/vec4 v0x1ce2cb0_0, 3000;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1ce3ad0_0;
    %assign/vec4 v0x1ce2cb0_0, 3000;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1c585d0;
T_13 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x1c585d0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce3fe0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1ce4230_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1ce4120_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ce42f0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce3fe0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1ce4230_0, 0, 64;
    %wait E_0x1cdd020;
    %wait E_0x1cdcf40;
    %wait E_0x1cdd020;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce3fe0_0, 0, 1;
T_14.0 ;
    %load/vec4 v0x1ce4080_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_14.1, 5;
    %wait E_0x1cdd020;
    %wait E_0x1cdcf40;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0x1ce4080_0 {0 0 0};
    %vpi_call 2 87 "$display", "MemtoRegOut:%h", v0x1ce3ed0_0 {0 0 0};
    %jmp T_14.0;
T_14.1 ;
    %load/vec4 v0x1ce3ed0_0;
    %store/vec4 v0x1cdc730_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x1cdc810_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x1cdc9e0_0, 0, 257;
    %load/vec4 v0x1ce4120_0;
    %store/vec4 v0x1cdc8f0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x1cdc540;
    %join;
    %load/vec4 v0x1cdc8f0_0;
    %store/vec4 v0x1ce4120_0, 0, 8;
T_14.2 ;
    %load/vec4 v0x1ce4080_0;
    %cmpi/u 84, 0, 64;
    %jmp/0xz T_14.3, 5;
    %wait E_0x1cdd020;
    %wait E_0x1cdcf40;
    %vpi_call 2 110 "$display", "CurrentPC:%h", v0x1ce4080_0 {0 0 0};
    %vpi_call 2 111 "$display", "MemtoRegOut:%h", v0x1ce3ed0_0 {0 0 0};
    %jmp T_14.2;
T_14.3 ;
    %load/vec4 v0x1ce3ed0_0;
    %store/vec4 v0x1cdc730_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x1cdc810_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x1cdc9e0_0, 0, 257;
    %load/vec4 v0x1ce4120_0;
    %store/vec4 v0x1cdc8f0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x1cdc540;
    %join;
    %load/vec4 v0x1cdc8f0_0;
    %store/vec4 v0x1ce4120_0, 0, 8;
    %load/vec4 v0x1ce4120_0;
    %store/vec4 v0x1cdc460_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x1cbbcb0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x1c56450;
    %join;
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x1c585d0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce3e10_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x1c585d0;
T_16 ;
    %delay 60000, 0;
    %load/vec4 v0x1ce3e10_0;
    %inv;
    %store/vec4 v0x1ce3e10_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x1ce3e10_0;
    %inv;
    %store/vec4 v0x1ce3e10_0, 0, 1;
    %load/vec4 v0x1ce42f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x1ce42f0_0, 0, 16;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1c585d0;
T_17 ;
    %wait E_0x1cbd190;
    %load/vec4 v0x1ce42f0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 139 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "DataMemory.v";
    "MiniRegisterFile.v";
    "NextPClogic.v";
    "SignExtender.v";
    "ALU.v";
    "SingleCycleControl.v";
    "InstructionMemory.v";
