#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0071BAE0 .scope module, "Exemplo0041" "Exemplo0041" 2 23;
 .timescale 0 0;
v007137A0_0 .net "clk", 0 0, v00713748_0; 1 drivers
S_0071BC78 .scope module, "CLK1" "clock" 2 26, 2 7, S_0071BAE0;
 .timescale 0 0;
v00713748_0 .var "clk", 0 0;
S_0071BA58 .scope module, "Exercicio01" "Exercicio01" 3 22;
 .timescale 0 0;
v0062C528_0 .net "clk", 0 0, v0062C4D0_0; 1 drivers
v0062C580_0 .var "clr", 0 0;
v0062C5D8_0 .var "data", 0 0;
RS_00605184/0/0 .resolv tri, L_0062CBB0, L_0062CC08, L_0062CCB8, L_0062CD68;
RS_00605184/0/4 .resolv tri, L_0062CE18, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_00605184 .resolv tri, RS_00605184/0/0, RS_00605184/0/4, C4<zzzzz>, C4<zzzzz>;
v0062C630_0 .net8 "s", 4 0, RS_00605184; 5 drivers
S_0071C030 .scope module, "Clock1" "clock" 3 27, 2 7, S_0071BA58;
 .timescale 0 0;
v0062C4D0_0 .var "clk", 0 0;
S_0071BBF0 .scope module, "CONT" "contador" 3 29, 3 10, S_0071BA58;
 .timescale 0 0;
v0062C370_0 .alias "clk", 0 0, v0062C528_0;
v0062C3C8_0 .net "clr", 0 0, v0062C580_0; 1 drivers
v0062C420_0 .net "data", 0 0, v0062C5D8_0; 1 drivers
v0062C478_0 .alias "s", 4 0, v0062C630_0;
L_0062CBB0 .part/pv v0062C318_0, 0, 1, 5;
L_0062CC08 .part/pv v0062C160_0, 1, 1, 5;
L_0062CC60 .part RS_00605184, 0, 1;
L_0062CCB8 .part/pv v00602368_0, 2, 1, 5;
L_0062CD10 .part RS_00605184, 1, 1;
L_0062CD68 .part/pv v00600C38_0, 3, 1, 5;
L_0062CDC0 .part RS_00605184, 2, 1;
L_0062CE18 .part/pv v00712BE0_0, 4, 1, 5;
L_0062CE70 .part RS_00605184, 3, 1;
S_0071BFA8 .scope module, "JK0" "jkff" 3 13, 4 78, S_0071BBF0;
 .timescale 0 0;
v0062C1B8_0 .alias "clk", 0 0, v0062C528_0;
v0062C210_0 .alias "j", 0 0, v0062C420_0;
v0062C268_0 .alias "k", 0 0, v0062C420_0;
v0062C2C0_0 .var "q", 0 0;
v0062C318_0 .var "qnot", 0 0;
E_005F04F0 .event posedge, v0062C1B8_0;
S_0071BF20 .scope module, "JK1" "jkff" 3 14, 4 78, S_0071BBF0;
 .timescale 0 0;
v0062C000_0 .net "clk", 0 0, L_0062CC60; 1 drivers
v0062C058_0 .alias "j", 0 0, v0062C420_0;
v0062C0B0_0 .alias "k", 0 0, v0062C420_0;
v0062C108_0 .var "q", 0 0;
v0062C160_0 .var "qnot", 0 0;
E_005F0550 .event posedge, v0062C000_0;
S_0071BE98 .scope module, "JK2" "jkff" 3 15, 4 78, S_0071BBF0;
 .timescale 0 0;
v00600180_0 .net "clk", 0 0, L_0062CD10; 1 drivers
v006001D8_0 .alias "j", 0 0, v0062C420_0;
v00600230_0 .alias "k", 0 0, v0062C420_0;
v00602310_0 .var "q", 0 0;
v00602368_0 .var "qnot", 0 0;
E_005F06F0 .event posedge, v00600180_0;
S_0071BE10 .scope module, "JK3" "jkff" 3 16, 4 78, S_0071BBF0;
 .timescale 0 0;
v00712C38_0 .net "clk", 0 0, L_0062CDC0; 1 drivers
v00712C90_0 .alias "j", 0 0, v0062C420_0;
v00600B88_0 .alias "k", 0 0, v0062C420_0;
v00600BE0_0 .var "q", 0 0;
v00600C38_0 .var "qnot", 0 0;
E_005F0770 .event posedge, v00712C38_0;
S_0071B948 .scope module, "JK4" "jkff" 3 17, 4 78, S_0071BBF0;
 .timescale 0 0;
v007137F8_0 .net "clk", 0 0, L_0062CE70; 1 drivers
v0071EA20_0 .alias "j", 0 0, v0062C420_0;
v0071EA78_0 .alias "k", 0 0, v0062C420_0;
v0071EAD0_0 .var "q", 0 0;
v00712BE0_0 .var "qnot", 0 0;
E_005F02F0 .event posedge, v007137F8_0;
S_0071B9D0 .scope module, "dff" "dff" 4 9;
 .timescale 0 0;
v0062C688_0 .net "clk", 0 0, C4<z>; 0 drivers
v0062C6E0_0 .net "d", 0 0, C4<z>; 0 drivers
v0062C738_0 .var "q", 0 0;
v0062C790_0 .var "qnot", 0 0;
E_005F35A8 .event posedge, v0062C688_0;
S_0071BD88 .scope module, "srff" "srff" 4 51;
 .timescale 0 0;
v0062C7E8_0 .net "clk", 0 0, C4<z>; 0 drivers
v0062C840_0 .var "q", 0 0;
v0062C898_0 .var "qnot", 0 0;
v0062C8F0_0 .net "r", 0 0, C4<z>; 0 drivers
v0062C948_0 .net "s", 0 0, C4<z>; 0 drivers
E_005F35C8 .event posedge, v0062C7E8_0;
S_0071BD00 .scope module, "tff" "tff" 4 22;
 .timescale 0 0;
v0062C9A0_0 .net "clear", 0 0, C4<z>; 0 drivers
v0062C9F8_0 .net "clk", 0 0, C4<z>; 0 drivers
v0062CA50_0 .net "preset", 0 0, C4<z>; 0 drivers
v0062CAA8_0 .var "q", 0 0;
v0062CB00_0 .var "qnot", 0 0;
v0062CB58_0 .net "t", 0 0, C4<z>; 0 drivers
E_005F3608 .event posedge, v0062C9F8_0;
    .scope S_0071BC78;
T_0 ;
    %set/v v00713748_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0071BC78;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00713748_0, 1;
    %inv 8, 1;
    %set/v v00713748_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0071BAE0;
T_2 ;
    %vpi_call 2 29 "$dumpfile", "clock.vcd";
    %vpi_call 2 30 "$dumpvars";
    %delay 120, 0;
    %vpi_call 2 32 "$finish";
    %end;
    .thread T_2;
    .scope S_0071C030;
T_3 ;
    %set/v v0062C4D0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0071C030;
T_4 ;
    %delay 12, 0;
    %load/v 8, v0062C4D0_0, 1;
    %inv 8, 1;
    %set/v v0062C4D0_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0071BFA8;
T_5 ;
    %wait E_005F04F0;
    %load/v 8, v0062C210_0, 1;
    %load/v 9, v0062C268_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C2C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C318_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0062C210_0, 1;
    %inv 8, 1;
    %load/v 9, v0062C268_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C2C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C318_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0062C210_0, 1;
    %load/v 9, v0062C268_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0062C2C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C2C0_0, 0, 8;
    %load/v 8, v0062C318_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C318_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0071BF20;
T_6 ;
    %wait E_005F0550;
    %load/v 8, v0062C058_0, 1;
    %load/v 9, v0062C0B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C108_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C160_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0062C058_0, 1;
    %inv 8, 1;
    %load/v 9, v0062C0B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C108_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C160_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0062C058_0, 1;
    %load/v 9, v0062C0B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v0062C108_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C108_0, 0, 8;
    %load/v 8, v0062C160_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C160_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0071BE98;
T_7 ;
    %wait E_005F06F0;
    %load/v 8, v006001D8_0, 1;
    %load/v 9, v00600230_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00602310_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602368_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v006001D8_0, 1;
    %inv 8, 1;
    %load/v 9, v00600230_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00602310_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00602368_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v006001D8_0, 1;
    %load/v 9, v00600230_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v00602310_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602310_0, 0, 8;
    %load/v 8, v00602368_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602368_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0071BE10;
T_8 ;
    %wait E_005F0770;
    %load/v 8, v00712C90_0, 1;
    %load/v 9, v00600B88_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00600BE0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00600C38_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00712C90_0, 1;
    %inv 8, 1;
    %load/v 9, v00600B88_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00600BE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00600C38_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v00712C90_0, 1;
    %load/v 9, v00600B88_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v00600BE0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00600BE0_0, 0, 8;
    %load/v 8, v00600C38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00600C38_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0071B948;
T_9 ;
    %wait E_005F02F0;
    %load/v 8, v0071EA20_0, 1;
    %load/v 9, v0071EA78_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0071EAD0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00712BE0_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0071EA20_0, 1;
    %inv 8, 1;
    %load/v 9, v0071EA78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0071EAD0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00712BE0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0071EA20_0, 1;
    %load/v 9, v0071EA78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v0071EAD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0071EAD0_0, 0, 8;
    %load/v 8, v00712BE0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00712BE0_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0071BA58;
T_10 ;
    %delay 1, 0;
    %set/v v0062C5D8_0, 1, 1;
    %delay 1, 0;
    %set/v v0062C580_0, 0, 1;
    %vpi_call 3 35 "$display", "Exercicio01 - Roger Rubens Machado - 430533\012";
    %vpi_call 3 36 "$display", "Data Clear Clock Saida";
    %vpi_call 3 37 "$monitor", "%1b  %1b  %1b  %4b", v0062C5D8_0, v0062C580_0, v0062C528_0, v0062C630_0;
    %delay 100, 0;
    %vpi_call 3 39 "$finish";
    %end;
    .thread T_10;
    .scope S_0071B9D0;
T_11 ;
    %wait E_005F35A8;
    %load/v 8, v0062C6E0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C738_0, 0, 8;
    %load/v 8, v0062C738_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C790_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0071BD88;
T_12 ;
    %wait E_005F35C8;
    %load/v 8, v0062C948_0, 1;
    %load/v 9, v0062C8F0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C840_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C898_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0062C948_0, 1;
    %inv 8, 1;
    %load/v 9, v0062C8F0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C898_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0062C948_0, 1;
    %load/v 9, v0062C8F0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C898_0, 0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0071BD00;
T_13 ;
    %wait E_005F3608;
    %load/v 8, v0062C9A0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CAA8_0, 0, 0;
    %load/v 8, v0062CAA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CB00_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0062CA50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CAA8_0, 0, 1;
    %load/v 8, v0062CAA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CB00_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0062CB58_0, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v0062CAA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CAA8_0, 0, 8;
    %load/v 8, v0062CAA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CB00_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\Roger Rubens\Documents\Ciência da Computação\Arquitetura de Computadores I\2° semestre\Guia 09\Exercicio01.v";
    "./flipflops.v";
