# Tiny Tapeout project information
project:
  title:        "Clock Domain Crossing FIFO"      # Project title
  author:       "Pavan Mantri"      # Your name
  discord:      "pa1man3"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "This FIFO buffers 4-bits data asynchronously across clock domains"      # One line description of what your project does
  language:     "System Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_pa1mantri_cdc_fifo"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "tt_um_pa1mantri_cdc_fifo.sv"
    - "cdc_fifo.sv"
    - "dpram.sv"
    - "binary_to_gray.sv"
    - "gray_to_binary.sv"
    - "synchronizer.sv"
    - "cdc_fifo_read_state.sv"
    - "cdc_fifo_write_state.sv"
    
    

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "write_clock"
  ui[1]: "write_increment"
  ui[2]: "read_clock"
  ui[3]: "read_increment"
  ui[4]: "write_data0"
  ui[5]: "write_data1"
  ui[6]: "write_data2"
  ui[7]: "write_data3"

  # Outputs
  uo[0]: "empty"
  uo[1]: "full"
  uo[2]: ""
  uo[3]: ""
  uo[4]: "read_data0"
  uo[5]: "read-data1"
  uo[6]: "read_data2"
  uo[7]: "read_data3"

  # Bidirectional pins
  uio[0]: "write_reset"
  uio[1]: "read_reset"
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
