Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 15 05:07:26 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (47)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (47)
----------------------
 There are 47 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.976    -8524.036                    422                 1406        0.073        0.000                      0                 1406        4.500        0.000                       0                   506  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -29.976    -8524.036                    422                 1406        0.073        0.000                      0                 1406        4.500        0.000                       0                   506  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          422  Failing Endpoints,  Worst Slack      -29.976ns,  Total Violation    -8524.036ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.976ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_coloured_letter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.702ns  (logic 10.968ns (27.626%)  route 28.734ns (72.374%))
  Logic Levels:           48  (CARRY4=9 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.637     5.221    button_panel_controller/clear_/button_cond/CLK
    SLICE_X58Y43         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.816     6.493    button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  button_panel_controller/clear_/button_cond/M_last_q_i_4__3/O
                         net (fo=1, routed)           1.022     7.640    button_panel_controller/clear_/button_cond/M_last_q_i_4__3_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.764 f  button_panel_controller/clear_/button_cond/M_last_q_i_1__3/O
                         net (fo=4, routed)           0.434     8.197    button_panel_controller/clear_/button_cond/M_button_cond_out_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.321 f  button_panel_controller/clear_/button_cond/out1_carry__0_i_22/O
                         net (fo=8, routed)           0.716     9.037    betaCPU/control_unit/i__carry_i_56_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.161 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_26/O
                         net (fo=4, routed)           0.673     9.834    betaCPU/control_unit/M_stage_q_reg[3]_15
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22/O
                         net (fo=1, routed)           0.560    10.518    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.642 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=2, routed)           0.558    11.200    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.324 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=21, routed)          0.601    11.925    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_15_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    12.647 f  betaCPU/control_unit/i__carry_i_70/O[3]
                         net (fo=1, routed)           0.761    13.408    betaCPU/control_unit/in26[4]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.306    13.714 f  betaCPU/control_unit/i__carry_i_53/O
                         net (fo=3, routed)           0.304    14.018    betaCPU/control_unit/i__carry_i_53_n_0
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.124    14.142 r  betaCPU/control_unit/i__carry_i_25_comp_1/O
                         net (fo=1, routed)           0.840    14.983    reset_cond/FSM_onehot_M_game_fsm_q_reg[31]_2_repN_1_alias
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_5_comp_1/O
                         net (fo=4, routed)           0.703    15.810    betaCPU/r/M_word_index_q_reg[6]_3
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.934 r  betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.347    16.281    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.124    16.405 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.404    16.808    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    17.538 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           0.953    18.491    betaCPU/control_unit/O[2]
    SLICE_X53Y39         LUT5 (Prop_lut5_I1_O)        0.306    18.797 f  betaCPU/control_unit/i__carry_i_28__0_replica_2/O
                         net (fo=4, routed)           0.410    19.207    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0_repN_2
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.331 f  betaCPU/control_unit/i__carry_i_27/O
                         net (fo=5, routed)           1.034    20.365    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_1
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.489 f  betaCPU/control_unit/i__carry_i_11__0/O
                         net (fo=2, routed)           0.275    20.764    betaCPU/control_unit/i__carry_i_11__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=12, routed)          0.305    21.192    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.316 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=1, routed)           0.409    21.726    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.850 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    21.850    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[1]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.430 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.732    23.162    betaCPU/control_unit/O[1]
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.302    23.464 r  betaCPU/control_unit/i__carry_i_30_comp/O
                         net (fo=13, routed)          1.322    24.785    betaCPU/r/i__carry_i_18_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.909 r  betaCPU/r/i__carry_i_18_comp/O
                         net (fo=8, routed)           0.352    25.261    betaCPU/control_unit/M_word_index_q_reg[6]_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I1_O)        0.124    25.385 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    25.385    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.025 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           0.935    26.960    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.306    27.266 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.402    27.668    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    27.792 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.818    28.610    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.124    28.734 f  betaCPU/game_alu/i__carry_i_62/O
                         net (fo=3, routed)           0.476    29.210    betaCPU/control_unit/i__carry_i_14
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.334 r  betaCPU/control_unit/i__carry_i_23__0_comp/O
                         net (fo=58, routed)          2.610    31.944    betaCPU/r/out1_carry__0_i_16_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    32.068 r  betaCPU/r/i__carry_i_20__0/O
                         net (fo=1, routed)           0.402    32.470    betaCPU/r/i__carry_i_20__0_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.594 r  betaCPU/r/i__carry_i_8/O
                         net (fo=2, routed)           0.721    33.315    betaCPU/r/i__carry_i_8_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124    33.439 r  betaCPU/r/i__carry_i_1/O
                         net (fo=13, routed)          0.621    34.060    betaCPU/control_unit/M_word_index_q_reg[6][0]
    SLICE_X53Y46         LUT4 (Prop_lut4_I2_O)        0.124    34.184 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    34.184    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.582 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    34.582    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.916 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.453    35.369    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.303    35.672 r  betaCPU/control_unit/i__carry_i_7__0/O
                         net (fo=21, routed)          1.242    36.914    betaCPU/r/M_matrix4_letter_address_dff_q_reg[4]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    37.038 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=9, routed)           0.323    37.361    betaCPU/control_unit/S[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    37.485 r  betaCPU/control_unit/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    37.485    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[0]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.732 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.579    38.311    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.299    38.610 f  betaCPU/control_unit/i__carry_i_25/O
                         net (fo=2, routed)           0.308    38.918    reset_cond/i__carry_i_11__0
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.124    39.042 r  reset_cond/i__carry_i_8__0/O
                         net (fo=16, routed)          1.051    40.092    betaCPU/r/M_matrix4_letter_address_dff_q_reg[2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    40.216 r  betaCPU/r/i__carry_i_20/O
                         net (fo=3, routed)           1.133    41.350    betaCPU/r/i__carry_i_20_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I2_O)        0.124    41.474 f  betaCPU/r/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.647    42.120    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.124    42.244 r  betaCPU/r/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.000    42.244    betaCPU/r/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.794 r  betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.794    betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.016 r  betaCPU/r/M_word_index_q_reg[9]_i_4/O[0]
                         net (fo=1, routed)           0.305    43.322    betaCPU/control_unit/regfile_data00_in[4]
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.299    43.621 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_comp_2/O
                         net (fo=1, routed)           0.430    44.051    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124    44.175 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp/O
                         net (fo=18, routed)          0.749    44.924    betaCPU/r/D[6]
    SLICE_X48Y50         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.442    14.846    betaCPU/r/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[6]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X48Y50         FDRE (Setup_fdre_C_D)       -0.043    14.947    betaCPU/r/M_temp_coloured_letter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -44.924    
  -------------------------------------------------------------------
                         slack                                -29.976    

Slack (VIOLATED) :        -29.973ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.723ns  (logic 10.968ns (27.611%)  route 28.755ns (72.389%))
  Logic Levels:           48  (CARRY4=9 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.637     5.221    button_panel_controller/clear_/button_cond/CLK
    SLICE_X58Y43         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.816     6.493    button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  button_panel_controller/clear_/button_cond/M_last_q_i_4__3/O
                         net (fo=1, routed)           1.022     7.640    button_panel_controller/clear_/button_cond/M_last_q_i_4__3_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.764 f  button_panel_controller/clear_/button_cond/M_last_q_i_1__3/O
                         net (fo=4, routed)           0.434     8.197    button_panel_controller/clear_/button_cond/M_button_cond_out_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.321 f  button_panel_controller/clear_/button_cond/out1_carry__0_i_22/O
                         net (fo=8, routed)           0.716     9.037    betaCPU/control_unit/i__carry_i_56_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.161 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_26/O
                         net (fo=4, routed)           0.673     9.834    betaCPU/control_unit/M_stage_q_reg[3]_15
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22/O
                         net (fo=1, routed)           0.560    10.518    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.642 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=2, routed)           0.558    11.200    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.324 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=21, routed)          0.601    11.925    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_15_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    12.647 f  betaCPU/control_unit/i__carry_i_70/O[3]
                         net (fo=1, routed)           0.761    13.408    betaCPU/control_unit/in26[4]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.306    13.714 f  betaCPU/control_unit/i__carry_i_53/O
                         net (fo=3, routed)           0.304    14.018    betaCPU/control_unit/i__carry_i_53_n_0
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.124    14.142 r  betaCPU/control_unit/i__carry_i_25_comp_1/O
                         net (fo=1, routed)           0.840    14.983    reset_cond/FSM_onehot_M_game_fsm_q_reg[31]_2_repN_1_alias
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_5_comp_1/O
                         net (fo=4, routed)           0.703    15.810    betaCPU/r/M_word_index_q_reg[6]_3
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.934 r  betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.347    16.281    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.124    16.405 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.404    16.808    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    17.538 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           0.953    18.491    betaCPU/control_unit/O[2]
    SLICE_X53Y39         LUT5 (Prop_lut5_I1_O)        0.306    18.797 f  betaCPU/control_unit/i__carry_i_28__0_replica_2/O
                         net (fo=4, routed)           0.410    19.207    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0_repN_2
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.331 f  betaCPU/control_unit/i__carry_i_27/O
                         net (fo=5, routed)           1.034    20.365    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_1
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.489 f  betaCPU/control_unit/i__carry_i_11__0/O
                         net (fo=2, routed)           0.275    20.764    betaCPU/control_unit/i__carry_i_11__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=12, routed)          0.305    21.192    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.316 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=1, routed)           0.409    21.726    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.850 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    21.850    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[1]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.430 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.732    23.162    betaCPU/control_unit/O[1]
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.302    23.464 r  betaCPU/control_unit/i__carry_i_30_comp/O
                         net (fo=13, routed)          1.322    24.785    betaCPU/r/i__carry_i_18_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.909 r  betaCPU/r/i__carry_i_18_comp/O
                         net (fo=8, routed)           0.352    25.261    betaCPU/control_unit/M_word_index_q_reg[6]_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I1_O)        0.124    25.385 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    25.385    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.025 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           0.935    26.960    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.306    27.266 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.402    27.668    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    27.792 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.818    28.610    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.124    28.734 f  betaCPU/game_alu/i__carry_i_62/O
                         net (fo=3, routed)           0.476    29.210    betaCPU/control_unit/i__carry_i_14
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.334 r  betaCPU/control_unit/i__carry_i_23__0_comp/O
                         net (fo=58, routed)          2.610    31.944    betaCPU/r/out1_carry__0_i_16_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    32.068 r  betaCPU/r/i__carry_i_20__0/O
                         net (fo=1, routed)           0.402    32.470    betaCPU/r/i__carry_i_20__0_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.594 r  betaCPU/r/i__carry_i_8/O
                         net (fo=2, routed)           0.721    33.315    betaCPU/r/i__carry_i_8_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124    33.439 r  betaCPU/r/i__carry_i_1/O
                         net (fo=13, routed)          0.621    34.060    betaCPU/control_unit/M_word_index_q_reg[6][0]
    SLICE_X53Y46         LUT4 (Prop_lut4_I2_O)        0.124    34.184 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    34.184    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.582 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    34.582    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.916 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.453    35.369    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.303    35.672 r  betaCPU/control_unit/i__carry_i_7__0/O
                         net (fo=21, routed)          1.242    36.914    betaCPU/r/M_matrix4_letter_address_dff_q_reg[4]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    37.038 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=9, routed)           0.323    37.361    betaCPU/control_unit/S[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    37.485 r  betaCPU/control_unit/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    37.485    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[0]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.732 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.579    38.311    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.299    38.610 f  betaCPU/control_unit/i__carry_i_25/O
                         net (fo=2, routed)           0.308    38.918    reset_cond/i__carry_i_11__0
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.124    39.042 r  reset_cond/i__carry_i_8__0/O
                         net (fo=16, routed)          1.051    40.092    betaCPU/r/M_matrix4_letter_address_dff_q_reg[2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    40.216 r  betaCPU/r/i__carry_i_20/O
                         net (fo=3, routed)           1.133    41.350    betaCPU/r/i__carry_i_20_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I2_O)        0.124    41.474 f  betaCPU/r/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.647    42.120    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.124    42.244 r  betaCPU/r/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.000    42.244    betaCPU/r/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.794 r  betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.794    betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.016 r  betaCPU/r/M_word_index_q_reg[9]_i_4/O[0]
                         net (fo=1, routed)           0.305    43.322    betaCPU/control_unit/regfile_data00_in[4]
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.299    43.621 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_comp_2/O
                         net (fo=1, routed)           0.430    44.051    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124    44.175 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp/O
                         net (fo=18, routed)          0.770    44.945    betaCPU/r/D[6]
    SLICE_X49Y47         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.452    14.857    betaCPU/r/clk_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[6]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X49Y47         FDRE (Setup_fdre_C_D)       -0.109    14.972    betaCPU/r/M_guess_2_letter_1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -44.945    
  -------------------------------------------------------------------
                         slack                                -29.973    

Slack (VIOLATED) :        -29.945ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_1_letter_3_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.765ns  (logic 10.719ns (26.956%)  route 29.046ns (73.044%))
  Logic Levels:           46  (CARRY4=8 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.637     5.221    button_panel_controller/clear_/button_cond/CLK
    SLICE_X58Y43         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.816     6.493    button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  button_panel_controller/clear_/button_cond/M_last_q_i_4__3/O
                         net (fo=1, routed)           1.022     7.640    button_panel_controller/clear_/button_cond/M_last_q_i_4__3_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.764 f  button_panel_controller/clear_/button_cond/M_last_q_i_1__3/O
                         net (fo=4, routed)           0.434     8.197    button_panel_controller/clear_/button_cond/M_button_cond_out_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.321 f  button_panel_controller/clear_/button_cond/out1_carry__0_i_22/O
                         net (fo=8, routed)           0.716     9.037    betaCPU/control_unit/i__carry_i_56_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.161 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_26/O
                         net (fo=4, routed)           0.673     9.834    betaCPU/control_unit/M_stage_q_reg[3]_15
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22/O
                         net (fo=1, routed)           0.560    10.518    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.642 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=2, routed)           0.558    11.200    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.324 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=21, routed)          0.601    11.925    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_15_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    12.647 f  betaCPU/control_unit/i__carry_i_70/O[3]
                         net (fo=1, routed)           0.761    13.408    betaCPU/control_unit/in26[4]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.306    13.714 f  betaCPU/control_unit/i__carry_i_53/O
                         net (fo=3, routed)           0.304    14.018    betaCPU/control_unit/i__carry_i_53_n_0
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.124    14.142 r  betaCPU/control_unit/i__carry_i_25_comp_1/O
                         net (fo=1, routed)           0.840    14.983    reset_cond/FSM_onehot_M_game_fsm_q_reg[31]_2_repN_1_alias
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_5_comp_1/O
                         net (fo=4, routed)           0.703    15.810    betaCPU/r/M_word_index_q_reg[6]_3
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.934 r  betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.347    16.281    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.124    16.405 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.404    16.808    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    17.538 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           0.953    18.491    betaCPU/control_unit/O[2]
    SLICE_X53Y39         LUT5 (Prop_lut5_I1_O)        0.306    18.797 f  betaCPU/control_unit/i__carry_i_28__0_replica_2/O
                         net (fo=4, routed)           0.410    19.207    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0_repN_2
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.331 f  betaCPU/control_unit/i__carry_i_27/O
                         net (fo=5, routed)           1.034    20.365    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_1
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.489 f  betaCPU/control_unit/i__carry_i_11__0/O
                         net (fo=2, routed)           0.275    20.764    betaCPU/control_unit/i__carry_i_11__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=12, routed)          0.305    21.192    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.316 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=1, routed)           0.409    21.726    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.850 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    21.850    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[1]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.430 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.732    23.162    betaCPU/control_unit/O[1]
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.302    23.464 r  betaCPU/control_unit/i__carry_i_30_comp/O
                         net (fo=13, routed)          1.322    24.785    betaCPU/r/i__carry_i_18_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.909 r  betaCPU/r/i__carry_i_18_comp/O
                         net (fo=8, routed)           0.352    25.261    betaCPU/control_unit/M_word_index_q_reg[6]_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I1_O)        0.124    25.385 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    25.385    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.025 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           0.935    26.960    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.306    27.266 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.402    27.668    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    27.792 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.818    28.610    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.124    28.734 f  betaCPU/game_alu/i__carry_i_62/O
                         net (fo=3, routed)           0.476    29.210    betaCPU/control_unit/i__carry_i_14
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.334 r  betaCPU/control_unit/i__carry_i_23__0_comp/O
                         net (fo=58, routed)          2.610    31.944    betaCPU/r/out1_carry__0_i_16_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    32.068 r  betaCPU/r/i__carry_i_20__0/O
                         net (fo=1, routed)           0.402    32.470    betaCPU/r/i__carry_i_20__0_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.594 r  betaCPU/r/i__carry_i_8/O
                         net (fo=2, routed)           0.721    33.315    betaCPU/r/i__carry_i_8_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124    33.439 r  betaCPU/r/i__carry_i_1/O
                         net (fo=13, routed)          0.621    34.060    betaCPU/control_unit/M_word_index_q_reg[6][0]
    SLICE_X53Y46         LUT4 (Prop_lut4_I2_O)        0.124    34.184 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    34.184    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.582 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    34.582    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.916 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.453    35.369    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.303    35.672 r  betaCPU/control_unit/i__carry_i_7__0/O
                         net (fo=21, routed)          1.242    36.914    betaCPU/r/M_matrix4_letter_address_dff_q_reg[4]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    37.038 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=9, routed)           0.323    37.361    betaCPU/control_unit/S[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    37.485 r  betaCPU/control_unit/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    37.485    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[0]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.732 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.579    38.311    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.299    38.610 f  betaCPU/control_unit/i__carry_i_25/O
                         net (fo=2, routed)           0.308    38.918    reset_cond/i__carry_i_11__0
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.124    39.042 r  reset_cond/i__carry_i_8__0/O
                         net (fo=16, routed)          1.051    40.092    betaCPU/r/M_matrix4_letter_address_dff_q_reg[2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    40.216 r  betaCPU/r/i__carry_i_20/O
                         net (fo=3, routed)           1.133    41.350    betaCPU/r/i__carry_i_20_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I2_O)        0.124    41.474 f  betaCPU/r/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.647    42.120    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.124    42.244 r  betaCPU/r/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.000    42.244    betaCPU/r/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.884 r  betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7/O[3]
                         net (fo=1, routed)           0.862    43.746    betaCPU/control_unit/regfile_data00_in[3]
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.306    44.052 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_1_comp/O
                         net (fo=19, routed)          0.934    44.986    betaCPU/r/D[5]
    SLICE_X51Y44         FDRE                                         r  betaCPU/r/M_guess_1_letter_3_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.452    14.857    betaCPU/r/clk_IBUF_BUFG
    SLICE_X51Y44         FDRE                                         r  betaCPU/r/M_guess_1_letter_3_q_reg[5]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X51Y44         FDRE (Setup_fdre_C_D)       -0.040    15.041    betaCPU/r/M_guess_1_letter_3_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -44.986    
  -------------------------------------------------------------------
                         slack                                -29.945    

Slack (VIOLATED) :        -29.939ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_3_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.755ns  (logic 10.968ns (27.589%)  route 28.787ns (72.411%))
  Logic Levels:           48  (CARRY4=9 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.637     5.221    button_panel_controller/clear_/button_cond/CLK
    SLICE_X58Y43         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.816     6.493    button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  button_panel_controller/clear_/button_cond/M_last_q_i_4__3/O
                         net (fo=1, routed)           1.022     7.640    button_panel_controller/clear_/button_cond/M_last_q_i_4__3_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.764 f  button_panel_controller/clear_/button_cond/M_last_q_i_1__3/O
                         net (fo=4, routed)           0.434     8.197    button_panel_controller/clear_/button_cond/M_button_cond_out_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.321 f  button_panel_controller/clear_/button_cond/out1_carry__0_i_22/O
                         net (fo=8, routed)           0.716     9.037    betaCPU/control_unit/i__carry_i_56_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.161 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_26/O
                         net (fo=4, routed)           0.673     9.834    betaCPU/control_unit/M_stage_q_reg[3]_15
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22/O
                         net (fo=1, routed)           0.560    10.518    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.642 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=2, routed)           0.558    11.200    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.324 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=21, routed)          0.601    11.925    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_15_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    12.647 f  betaCPU/control_unit/i__carry_i_70/O[3]
                         net (fo=1, routed)           0.761    13.408    betaCPU/control_unit/in26[4]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.306    13.714 f  betaCPU/control_unit/i__carry_i_53/O
                         net (fo=3, routed)           0.304    14.018    betaCPU/control_unit/i__carry_i_53_n_0
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.124    14.142 r  betaCPU/control_unit/i__carry_i_25_comp_1/O
                         net (fo=1, routed)           0.840    14.983    reset_cond/FSM_onehot_M_game_fsm_q_reg[31]_2_repN_1_alias
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_5_comp_1/O
                         net (fo=4, routed)           0.703    15.810    betaCPU/r/M_word_index_q_reg[6]_3
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.934 r  betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.347    16.281    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.124    16.405 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.404    16.808    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    17.538 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           0.953    18.491    betaCPU/control_unit/O[2]
    SLICE_X53Y39         LUT5 (Prop_lut5_I1_O)        0.306    18.797 f  betaCPU/control_unit/i__carry_i_28__0_replica_2/O
                         net (fo=4, routed)           0.410    19.207    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0_repN_2
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.331 f  betaCPU/control_unit/i__carry_i_27/O
                         net (fo=5, routed)           1.034    20.365    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_1
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.489 f  betaCPU/control_unit/i__carry_i_11__0/O
                         net (fo=2, routed)           0.275    20.764    betaCPU/control_unit/i__carry_i_11__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=12, routed)          0.305    21.192    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.316 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=1, routed)           0.409    21.726    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.850 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    21.850    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[1]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.430 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.732    23.162    betaCPU/control_unit/O[1]
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.302    23.464 r  betaCPU/control_unit/i__carry_i_30_comp/O
                         net (fo=13, routed)          1.322    24.785    betaCPU/r/i__carry_i_18_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.909 r  betaCPU/r/i__carry_i_18_comp/O
                         net (fo=8, routed)           0.352    25.261    betaCPU/control_unit/M_word_index_q_reg[6]_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I1_O)        0.124    25.385 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    25.385    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.025 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           0.935    26.960    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.306    27.266 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.402    27.668    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    27.792 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.818    28.610    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.124    28.734 f  betaCPU/game_alu/i__carry_i_62/O
                         net (fo=3, routed)           0.476    29.210    betaCPU/control_unit/i__carry_i_14
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.334 r  betaCPU/control_unit/i__carry_i_23__0_comp/O
                         net (fo=58, routed)          2.610    31.944    betaCPU/r/out1_carry__0_i_16_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    32.068 r  betaCPU/r/i__carry_i_20__0/O
                         net (fo=1, routed)           0.402    32.470    betaCPU/r/i__carry_i_20__0_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.594 r  betaCPU/r/i__carry_i_8/O
                         net (fo=2, routed)           0.721    33.315    betaCPU/r/i__carry_i_8_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124    33.439 r  betaCPU/r/i__carry_i_1/O
                         net (fo=13, routed)          0.621    34.060    betaCPU/control_unit/M_word_index_q_reg[6][0]
    SLICE_X53Y46         LUT4 (Prop_lut4_I2_O)        0.124    34.184 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    34.184    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.582 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    34.582    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.916 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.453    35.369    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.303    35.672 r  betaCPU/control_unit/i__carry_i_7__0/O
                         net (fo=21, routed)          1.242    36.914    betaCPU/r/M_matrix4_letter_address_dff_q_reg[4]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    37.038 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=9, routed)           0.323    37.361    betaCPU/control_unit/S[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    37.485 r  betaCPU/control_unit/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    37.485    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[0]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.732 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.579    38.311    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.299    38.610 f  betaCPU/control_unit/i__carry_i_25/O
                         net (fo=2, routed)           0.308    38.918    reset_cond/i__carry_i_11__0
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.124    39.042 r  reset_cond/i__carry_i_8__0/O
                         net (fo=16, routed)          1.051    40.092    betaCPU/r/M_matrix4_letter_address_dff_q_reg[2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    40.216 r  betaCPU/r/i__carry_i_20/O
                         net (fo=3, routed)           1.133    41.350    betaCPU/r/i__carry_i_20_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I2_O)        0.124    41.474 f  betaCPU/r/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.647    42.120    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.124    42.244 r  betaCPU/r/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.000    42.244    betaCPU/r/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.794 r  betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.794    betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.016 r  betaCPU/r/M_word_index_q_reg[9]_i_4/O[0]
                         net (fo=1, routed)           0.305    43.322    betaCPU/control_unit/regfile_data00_in[4]
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.299    43.621 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_comp_2/O
                         net (fo=1, routed)           0.430    44.051    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124    44.175 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp/O
                         net (fo=18, routed)          0.802    44.977    betaCPU/r/D[6]
    SLICE_X48Y49         FDRE                                         r  betaCPU/r/M_guess_4_letter_3_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.452    14.857    betaCPU/r/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  betaCPU/r/M_guess_4_letter_3_q_reg[6]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)       -0.043    15.038    betaCPU/r/M_guess_4_letter_3_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -44.977    
  -------------------------------------------------------------------
                         slack                                -29.939    

Slack (VIOLATED) :        -29.880ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.712ns  (logic 10.968ns (27.619%)  route 28.744ns (72.381%))
  Logic Levels:           48  (CARRY4=9 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.637     5.221    button_panel_controller/clear_/button_cond/CLK
    SLICE_X58Y43         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.816     6.493    button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  button_panel_controller/clear_/button_cond/M_last_q_i_4__3/O
                         net (fo=1, routed)           1.022     7.640    button_panel_controller/clear_/button_cond/M_last_q_i_4__3_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.764 f  button_panel_controller/clear_/button_cond/M_last_q_i_1__3/O
                         net (fo=4, routed)           0.434     8.197    button_panel_controller/clear_/button_cond/M_button_cond_out_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.321 f  button_panel_controller/clear_/button_cond/out1_carry__0_i_22/O
                         net (fo=8, routed)           0.716     9.037    betaCPU/control_unit/i__carry_i_56_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.161 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_26/O
                         net (fo=4, routed)           0.673     9.834    betaCPU/control_unit/M_stage_q_reg[3]_15
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22/O
                         net (fo=1, routed)           0.560    10.518    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.642 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=2, routed)           0.558    11.200    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.324 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=21, routed)          0.601    11.925    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_15_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    12.647 f  betaCPU/control_unit/i__carry_i_70/O[3]
                         net (fo=1, routed)           0.761    13.408    betaCPU/control_unit/in26[4]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.306    13.714 f  betaCPU/control_unit/i__carry_i_53/O
                         net (fo=3, routed)           0.304    14.018    betaCPU/control_unit/i__carry_i_53_n_0
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.124    14.142 r  betaCPU/control_unit/i__carry_i_25_comp_1/O
                         net (fo=1, routed)           0.840    14.983    reset_cond/FSM_onehot_M_game_fsm_q_reg[31]_2_repN_1_alias
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_5_comp_1/O
                         net (fo=4, routed)           0.703    15.810    betaCPU/r/M_word_index_q_reg[6]_3
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.934 r  betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.347    16.281    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.124    16.405 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.404    16.808    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    17.538 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           0.953    18.491    betaCPU/control_unit/O[2]
    SLICE_X53Y39         LUT5 (Prop_lut5_I1_O)        0.306    18.797 f  betaCPU/control_unit/i__carry_i_28__0_replica_2/O
                         net (fo=4, routed)           0.410    19.207    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0_repN_2
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.331 f  betaCPU/control_unit/i__carry_i_27/O
                         net (fo=5, routed)           1.034    20.365    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_1
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.489 f  betaCPU/control_unit/i__carry_i_11__0/O
                         net (fo=2, routed)           0.275    20.764    betaCPU/control_unit/i__carry_i_11__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=12, routed)          0.305    21.192    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.316 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=1, routed)           0.409    21.726    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.850 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    21.850    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[1]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.430 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.732    23.162    betaCPU/control_unit/O[1]
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.302    23.464 r  betaCPU/control_unit/i__carry_i_30_comp/O
                         net (fo=13, routed)          1.322    24.785    betaCPU/r/i__carry_i_18_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.909 r  betaCPU/r/i__carry_i_18_comp/O
                         net (fo=8, routed)           0.352    25.261    betaCPU/control_unit/M_word_index_q_reg[6]_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I1_O)        0.124    25.385 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    25.385    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.025 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           0.935    26.960    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.306    27.266 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.402    27.668    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    27.792 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.818    28.610    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.124    28.734 f  betaCPU/game_alu/i__carry_i_62/O
                         net (fo=3, routed)           0.476    29.210    betaCPU/control_unit/i__carry_i_14
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.334 r  betaCPU/control_unit/i__carry_i_23__0_comp/O
                         net (fo=58, routed)          2.610    31.944    betaCPU/r/out1_carry__0_i_16_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    32.068 r  betaCPU/r/i__carry_i_20__0/O
                         net (fo=1, routed)           0.402    32.470    betaCPU/r/i__carry_i_20__0_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.594 r  betaCPU/r/i__carry_i_8/O
                         net (fo=2, routed)           0.721    33.315    betaCPU/r/i__carry_i_8_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124    33.439 r  betaCPU/r/i__carry_i_1/O
                         net (fo=13, routed)          0.621    34.060    betaCPU/control_unit/M_word_index_q_reg[6][0]
    SLICE_X53Y46         LUT4 (Prop_lut4_I2_O)        0.124    34.184 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    34.184    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.582 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    34.582    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.916 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.453    35.369    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.303    35.672 r  betaCPU/control_unit/i__carry_i_7__0/O
                         net (fo=21, routed)          1.242    36.914    betaCPU/r/M_matrix4_letter_address_dff_q_reg[4]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    37.038 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=9, routed)           0.323    37.361    betaCPU/control_unit/S[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    37.485 r  betaCPU/control_unit/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    37.485    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[0]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.732 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.579    38.311    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.299    38.610 f  betaCPU/control_unit/i__carry_i_25/O
                         net (fo=2, routed)           0.308    38.918    reset_cond/i__carry_i_11__0
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.124    39.042 r  reset_cond/i__carry_i_8__0/O
                         net (fo=16, routed)          1.051    40.092    betaCPU/r/M_matrix4_letter_address_dff_q_reg[2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    40.216 r  betaCPU/r/i__carry_i_20/O
                         net (fo=3, routed)           1.133    41.350    betaCPU/r/i__carry_i_20_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I2_O)        0.124    41.474 f  betaCPU/r/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.647    42.120    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.124    42.244 r  betaCPU/r/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.000    42.244    betaCPU/r/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.794 r  betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.794    betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.016 r  betaCPU/r/M_word_index_q_reg[9]_i_4/O[0]
                         net (fo=1, routed)           0.305    43.322    betaCPU/control_unit/regfile_data00_in[4]
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.299    43.621 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_comp_2/O
                         net (fo=1, routed)           0.430    44.051    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124    44.175 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp/O
                         net (fo=18, routed)          0.759    44.933    betaCPU/r/D[6]
    SLICE_X52Y44         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.452    14.857    betaCPU/r/clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[6]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X52Y44         FDRE (Setup_fdre_C_D)       -0.028    15.053    betaCPU/r/M_guess_2_letter_3_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -44.933    
  -------------------------------------------------------------------
                         slack                                -29.880    

Slack (VIOLATED) :        -29.861ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_2_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.678ns  (logic 10.968ns (27.642%)  route 28.710ns (72.358%))
  Logic Levels:           48  (CARRY4=9 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.637     5.221    button_panel_controller/clear_/button_cond/CLK
    SLICE_X58Y43         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.816     6.493    button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  button_panel_controller/clear_/button_cond/M_last_q_i_4__3/O
                         net (fo=1, routed)           1.022     7.640    button_panel_controller/clear_/button_cond/M_last_q_i_4__3_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.764 f  button_panel_controller/clear_/button_cond/M_last_q_i_1__3/O
                         net (fo=4, routed)           0.434     8.197    button_panel_controller/clear_/button_cond/M_button_cond_out_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.321 f  button_panel_controller/clear_/button_cond/out1_carry__0_i_22/O
                         net (fo=8, routed)           0.716     9.037    betaCPU/control_unit/i__carry_i_56_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.161 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_26/O
                         net (fo=4, routed)           0.673     9.834    betaCPU/control_unit/M_stage_q_reg[3]_15
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22/O
                         net (fo=1, routed)           0.560    10.518    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.642 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=2, routed)           0.558    11.200    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.324 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=21, routed)          0.601    11.925    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_15_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    12.647 f  betaCPU/control_unit/i__carry_i_70/O[3]
                         net (fo=1, routed)           0.761    13.408    betaCPU/control_unit/in26[4]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.306    13.714 f  betaCPU/control_unit/i__carry_i_53/O
                         net (fo=3, routed)           0.304    14.018    betaCPU/control_unit/i__carry_i_53_n_0
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.124    14.142 r  betaCPU/control_unit/i__carry_i_25_comp_1/O
                         net (fo=1, routed)           0.840    14.983    reset_cond/FSM_onehot_M_game_fsm_q_reg[31]_2_repN_1_alias
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_5_comp_1/O
                         net (fo=4, routed)           0.703    15.810    betaCPU/r/M_word_index_q_reg[6]_3
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.934 r  betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.347    16.281    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.124    16.405 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.404    16.808    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    17.538 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           0.953    18.491    betaCPU/control_unit/O[2]
    SLICE_X53Y39         LUT5 (Prop_lut5_I1_O)        0.306    18.797 f  betaCPU/control_unit/i__carry_i_28__0_replica_2/O
                         net (fo=4, routed)           0.410    19.207    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0_repN_2
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.331 f  betaCPU/control_unit/i__carry_i_27/O
                         net (fo=5, routed)           1.034    20.365    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_1
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.489 f  betaCPU/control_unit/i__carry_i_11__0/O
                         net (fo=2, routed)           0.275    20.764    betaCPU/control_unit/i__carry_i_11__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=12, routed)          0.305    21.192    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.316 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=1, routed)           0.409    21.726    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.850 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    21.850    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[1]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.430 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.732    23.162    betaCPU/control_unit/O[1]
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.302    23.464 r  betaCPU/control_unit/i__carry_i_30_comp/O
                         net (fo=13, routed)          1.322    24.785    betaCPU/r/i__carry_i_18_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.909 r  betaCPU/r/i__carry_i_18_comp/O
                         net (fo=8, routed)           0.352    25.261    betaCPU/control_unit/M_word_index_q_reg[6]_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I1_O)        0.124    25.385 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    25.385    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.025 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           0.935    26.960    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.306    27.266 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.402    27.668    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    27.792 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.818    28.610    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.124    28.734 f  betaCPU/game_alu/i__carry_i_62/O
                         net (fo=3, routed)           0.476    29.210    betaCPU/control_unit/i__carry_i_14
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.334 r  betaCPU/control_unit/i__carry_i_23__0_comp/O
                         net (fo=58, routed)          2.610    31.944    betaCPU/r/out1_carry__0_i_16_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    32.068 r  betaCPU/r/i__carry_i_20__0/O
                         net (fo=1, routed)           0.402    32.470    betaCPU/r/i__carry_i_20__0_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.594 r  betaCPU/r/i__carry_i_8/O
                         net (fo=2, routed)           0.721    33.315    betaCPU/r/i__carry_i_8_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124    33.439 r  betaCPU/r/i__carry_i_1/O
                         net (fo=13, routed)          0.621    34.060    betaCPU/control_unit/M_word_index_q_reg[6][0]
    SLICE_X53Y46         LUT4 (Prop_lut4_I2_O)        0.124    34.184 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    34.184    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.582 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    34.582    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.916 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.453    35.369    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.303    35.672 r  betaCPU/control_unit/i__carry_i_7__0/O
                         net (fo=21, routed)          1.242    36.914    betaCPU/r/M_matrix4_letter_address_dff_q_reg[4]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    37.038 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=9, routed)           0.323    37.361    betaCPU/control_unit/S[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    37.485 r  betaCPU/control_unit/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    37.485    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[0]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.732 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.579    38.311    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.299    38.610 f  betaCPU/control_unit/i__carry_i_25/O
                         net (fo=2, routed)           0.308    38.918    reset_cond/i__carry_i_11__0
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.124    39.042 r  reset_cond/i__carry_i_8__0/O
                         net (fo=16, routed)          1.051    40.092    betaCPU/r/M_matrix4_letter_address_dff_q_reg[2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    40.216 r  betaCPU/r/i__carry_i_20/O
                         net (fo=3, routed)           1.133    41.350    betaCPU/r/i__carry_i_20_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I2_O)        0.124    41.474 f  betaCPU/r/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.647    42.120    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.124    42.244 r  betaCPU/r/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.000    42.244    betaCPU/r/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.794 r  betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.794    betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.016 r  betaCPU/r/M_word_index_q_reg[9]_i_4/O[0]
                         net (fo=1, routed)           0.305    43.322    betaCPU/control_unit/regfile_data00_in[4]
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.299    43.621 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_comp_2/O
                         net (fo=1, routed)           0.430    44.051    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124    44.175 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp/O
                         net (fo=18, routed)          0.725    44.900    betaCPU/r/D[6]
    SLICE_X51Y49         FDRE                                         r  betaCPU/r/M_guess_2_letter_2_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.453    14.858    betaCPU/r/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  betaCPU/r/M_guess_2_letter_2_q_reg[6]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)       -0.043    15.039    betaCPU/r/M_guess_2_letter_2_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -44.900    
  -------------------------------------------------------------------
                         slack                                -29.861    

Slack (VIOLATED) :        -29.857ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_coloured_letter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.611ns  (logic 10.719ns (27.060%)  route 28.892ns (72.939%))
  Logic Levels:           46  (CARRY4=8 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.637     5.221    button_panel_controller/clear_/button_cond/CLK
    SLICE_X58Y43         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.816     6.493    button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  button_panel_controller/clear_/button_cond/M_last_q_i_4__3/O
                         net (fo=1, routed)           1.022     7.640    button_panel_controller/clear_/button_cond/M_last_q_i_4__3_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.764 f  button_panel_controller/clear_/button_cond/M_last_q_i_1__3/O
                         net (fo=4, routed)           0.434     8.197    button_panel_controller/clear_/button_cond/M_button_cond_out_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.321 f  button_panel_controller/clear_/button_cond/out1_carry__0_i_22/O
                         net (fo=8, routed)           0.716     9.037    betaCPU/control_unit/i__carry_i_56_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.161 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_26/O
                         net (fo=4, routed)           0.673     9.834    betaCPU/control_unit/M_stage_q_reg[3]_15
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22/O
                         net (fo=1, routed)           0.560    10.518    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.642 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=2, routed)           0.558    11.200    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.324 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=21, routed)          0.601    11.925    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_15_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    12.647 f  betaCPU/control_unit/i__carry_i_70/O[3]
                         net (fo=1, routed)           0.761    13.408    betaCPU/control_unit/in26[4]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.306    13.714 f  betaCPU/control_unit/i__carry_i_53/O
                         net (fo=3, routed)           0.304    14.018    betaCPU/control_unit/i__carry_i_53_n_0
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.124    14.142 r  betaCPU/control_unit/i__carry_i_25_comp_1/O
                         net (fo=1, routed)           0.840    14.983    reset_cond/FSM_onehot_M_game_fsm_q_reg[31]_2_repN_1_alias
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_5_comp_1/O
                         net (fo=4, routed)           0.703    15.810    betaCPU/r/M_word_index_q_reg[6]_3
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.934 r  betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.347    16.281    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.124    16.405 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.404    16.808    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    17.538 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           0.953    18.491    betaCPU/control_unit/O[2]
    SLICE_X53Y39         LUT5 (Prop_lut5_I1_O)        0.306    18.797 f  betaCPU/control_unit/i__carry_i_28__0_replica_2/O
                         net (fo=4, routed)           0.410    19.207    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0_repN_2
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.331 f  betaCPU/control_unit/i__carry_i_27/O
                         net (fo=5, routed)           1.034    20.365    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_1
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.489 f  betaCPU/control_unit/i__carry_i_11__0/O
                         net (fo=2, routed)           0.275    20.764    betaCPU/control_unit/i__carry_i_11__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=12, routed)          0.305    21.192    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.316 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=1, routed)           0.409    21.726    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.850 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    21.850    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[1]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.430 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.732    23.162    betaCPU/control_unit/O[1]
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.302    23.464 r  betaCPU/control_unit/i__carry_i_30_comp/O
                         net (fo=13, routed)          1.322    24.785    betaCPU/r/i__carry_i_18_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.909 r  betaCPU/r/i__carry_i_18_comp/O
                         net (fo=8, routed)           0.352    25.261    betaCPU/control_unit/M_word_index_q_reg[6]_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I1_O)        0.124    25.385 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    25.385    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.025 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           0.935    26.960    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.306    27.266 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.402    27.668    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    27.792 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.818    28.610    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.124    28.734 f  betaCPU/game_alu/i__carry_i_62/O
                         net (fo=3, routed)           0.476    29.210    betaCPU/control_unit/i__carry_i_14
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.334 r  betaCPU/control_unit/i__carry_i_23__0_comp/O
                         net (fo=58, routed)          2.610    31.944    betaCPU/r/out1_carry__0_i_16_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    32.068 r  betaCPU/r/i__carry_i_20__0/O
                         net (fo=1, routed)           0.402    32.470    betaCPU/r/i__carry_i_20__0_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.594 r  betaCPU/r/i__carry_i_8/O
                         net (fo=2, routed)           0.721    33.315    betaCPU/r/i__carry_i_8_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124    33.439 r  betaCPU/r/i__carry_i_1/O
                         net (fo=13, routed)          0.621    34.060    betaCPU/control_unit/M_word_index_q_reg[6][0]
    SLICE_X53Y46         LUT4 (Prop_lut4_I2_O)        0.124    34.184 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    34.184    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.582 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    34.582    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.916 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.453    35.369    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.303    35.672 r  betaCPU/control_unit/i__carry_i_7__0/O
                         net (fo=21, routed)          1.242    36.914    betaCPU/r/M_matrix4_letter_address_dff_q_reg[4]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    37.038 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=9, routed)           0.323    37.361    betaCPU/control_unit/S[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    37.485 r  betaCPU/control_unit/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    37.485    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[0]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.732 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.579    38.311    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.299    38.610 f  betaCPU/control_unit/i__carry_i_25/O
                         net (fo=2, routed)           0.308    38.918    reset_cond/i__carry_i_11__0
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.124    39.042 r  reset_cond/i__carry_i_8__0/O
                         net (fo=16, routed)          1.051    40.092    betaCPU/r/M_matrix4_letter_address_dff_q_reg[2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    40.216 r  betaCPU/r/i__carry_i_20/O
                         net (fo=3, routed)           1.133    41.350    betaCPU/r/i__carry_i_20_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I2_O)        0.124    41.474 f  betaCPU/r/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.647    42.120    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.124    42.244 r  betaCPU/r/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.000    42.244    betaCPU/r/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.884 r  betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7/O[3]
                         net (fo=1, routed)           0.862    43.746    betaCPU/control_unit/regfile_data00_in[3]
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.306    44.052 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_1_comp/O
                         net (fo=19, routed)          0.780    44.833    betaCPU/r/D[5]
    SLICE_X52Y52         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.443    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[5]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)       -0.016    14.975    betaCPU/r/M_temp_coloured_letter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -44.833    
  -------------------------------------------------------------------
                         slack                                -29.857    

Slack (VIOLATED) :        -29.835ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_2_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.573ns  (logic 10.719ns (27.086%)  route 28.854ns (72.914%))
  Logic Levels:           46  (CARRY4=8 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.637     5.221    button_panel_controller/clear_/button_cond/CLK
    SLICE_X58Y43         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.816     6.493    button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  button_panel_controller/clear_/button_cond/M_last_q_i_4__3/O
                         net (fo=1, routed)           1.022     7.640    button_panel_controller/clear_/button_cond/M_last_q_i_4__3_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.764 f  button_panel_controller/clear_/button_cond/M_last_q_i_1__3/O
                         net (fo=4, routed)           0.434     8.197    button_panel_controller/clear_/button_cond/M_button_cond_out_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.321 f  button_panel_controller/clear_/button_cond/out1_carry__0_i_22/O
                         net (fo=8, routed)           0.716     9.037    betaCPU/control_unit/i__carry_i_56_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.161 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_26/O
                         net (fo=4, routed)           0.673     9.834    betaCPU/control_unit/M_stage_q_reg[3]_15
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22/O
                         net (fo=1, routed)           0.560    10.518    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.642 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=2, routed)           0.558    11.200    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.324 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=21, routed)          0.601    11.925    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_15_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    12.647 f  betaCPU/control_unit/i__carry_i_70/O[3]
                         net (fo=1, routed)           0.761    13.408    betaCPU/control_unit/in26[4]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.306    13.714 f  betaCPU/control_unit/i__carry_i_53/O
                         net (fo=3, routed)           0.304    14.018    betaCPU/control_unit/i__carry_i_53_n_0
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.124    14.142 r  betaCPU/control_unit/i__carry_i_25_comp_1/O
                         net (fo=1, routed)           0.840    14.983    reset_cond/FSM_onehot_M_game_fsm_q_reg[31]_2_repN_1_alias
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_5_comp_1/O
                         net (fo=4, routed)           0.703    15.810    betaCPU/r/M_word_index_q_reg[6]_3
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.934 r  betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.347    16.281    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.124    16.405 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.404    16.808    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    17.538 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           0.953    18.491    betaCPU/control_unit/O[2]
    SLICE_X53Y39         LUT5 (Prop_lut5_I1_O)        0.306    18.797 f  betaCPU/control_unit/i__carry_i_28__0_replica_2/O
                         net (fo=4, routed)           0.410    19.207    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0_repN_2
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.331 f  betaCPU/control_unit/i__carry_i_27/O
                         net (fo=5, routed)           1.034    20.365    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_1
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.489 f  betaCPU/control_unit/i__carry_i_11__0/O
                         net (fo=2, routed)           0.275    20.764    betaCPU/control_unit/i__carry_i_11__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=12, routed)          0.305    21.192    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.316 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=1, routed)           0.409    21.726    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.850 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    21.850    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[1]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.430 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.732    23.162    betaCPU/control_unit/O[1]
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.302    23.464 r  betaCPU/control_unit/i__carry_i_30_comp/O
                         net (fo=13, routed)          1.322    24.785    betaCPU/r/i__carry_i_18_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.909 r  betaCPU/r/i__carry_i_18_comp/O
                         net (fo=8, routed)           0.352    25.261    betaCPU/control_unit/M_word_index_q_reg[6]_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I1_O)        0.124    25.385 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    25.385    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.025 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           0.935    26.960    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.306    27.266 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.402    27.668    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    27.792 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.818    28.610    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.124    28.734 f  betaCPU/game_alu/i__carry_i_62/O
                         net (fo=3, routed)           0.476    29.210    betaCPU/control_unit/i__carry_i_14
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.334 r  betaCPU/control_unit/i__carry_i_23__0_comp/O
                         net (fo=58, routed)          2.610    31.944    betaCPU/r/out1_carry__0_i_16_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    32.068 r  betaCPU/r/i__carry_i_20__0/O
                         net (fo=1, routed)           0.402    32.470    betaCPU/r/i__carry_i_20__0_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.594 r  betaCPU/r/i__carry_i_8/O
                         net (fo=2, routed)           0.721    33.315    betaCPU/r/i__carry_i_8_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124    33.439 r  betaCPU/r/i__carry_i_1/O
                         net (fo=13, routed)          0.621    34.060    betaCPU/control_unit/M_word_index_q_reg[6][0]
    SLICE_X53Y46         LUT4 (Prop_lut4_I2_O)        0.124    34.184 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    34.184    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.582 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    34.582    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.916 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.453    35.369    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.303    35.672 r  betaCPU/control_unit/i__carry_i_7__0/O
                         net (fo=21, routed)          1.242    36.914    betaCPU/r/M_matrix4_letter_address_dff_q_reg[4]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    37.038 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=9, routed)           0.323    37.361    betaCPU/control_unit/S[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    37.485 r  betaCPU/control_unit/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    37.485    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[0]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.732 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.579    38.311    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.299    38.610 f  betaCPU/control_unit/i__carry_i_25/O
                         net (fo=2, routed)           0.308    38.918    reset_cond/i__carry_i_11__0
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.124    39.042 r  reset_cond/i__carry_i_8__0/O
                         net (fo=16, routed)          1.051    40.092    betaCPU/r/M_matrix4_letter_address_dff_q_reg[2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    40.216 r  betaCPU/r/i__carry_i_20/O
                         net (fo=3, routed)           1.133    41.350    betaCPU/r/i__carry_i_20_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I2_O)        0.124    41.474 f  betaCPU/r/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.647    42.120    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.124    42.244 r  betaCPU/r/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.000    42.244    betaCPU/r/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.884 r  betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7/O[3]
                         net (fo=1, routed)           0.862    43.746    betaCPU/control_unit/regfile_data00_in[3]
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.306    44.052 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_1_comp/O
                         net (fo=19, routed)          0.742    44.795    betaCPU/r/D[5]
    SLICE_X52Y50         FDRE                                         r  betaCPU/r/M_guess_4_letter_2_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.443    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  betaCPU/r/M_guess_4_letter_2_q_reg[5]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)       -0.031    14.960    betaCPU/r/M_guess_4_letter_2_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -44.795    
  -------------------------------------------------------------------
                         slack                                -29.835    

Slack (VIOLATED) :        -29.819ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_2_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.636ns  (logic 10.968ns (27.672%)  route 28.668ns (72.328%))
  Logic Levels:           48  (CARRY4=9 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.637     5.221    button_panel_controller/clear_/button_cond/CLK
    SLICE_X58Y43         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.816     6.493    button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  button_panel_controller/clear_/button_cond/M_last_q_i_4__3/O
                         net (fo=1, routed)           1.022     7.640    button_panel_controller/clear_/button_cond/M_last_q_i_4__3_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.764 f  button_panel_controller/clear_/button_cond/M_last_q_i_1__3/O
                         net (fo=4, routed)           0.434     8.197    button_panel_controller/clear_/button_cond/M_button_cond_out_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.321 f  button_panel_controller/clear_/button_cond/out1_carry__0_i_22/O
                         net (fo=8, routed)           0.716     9.037    betaCPU/control_unit/i__carry_i_56_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.161 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_26/O
                         net (fo=4, routed)           0.673     9.834    betaCPU/control_unit/M_stage_q_reg[3]_15
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22/O
                         net (fo=1, routed)           0.560    10.518    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.642 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=2, routed)           0.558    11.200    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.324 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=21, routed)          0.601    11.925    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_15_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    12.647 f  betaCPU/control_unit/i__carry_i_70/O[3]
                         net (fo=1, routed)           0.761    13.408    betaCPU/control_unit/in26[4]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.306    13.714 f  betaCPU/control_unit/i__carry_i_53/O
                         net (fo=3, routed)           0.304    14.018    betaCPU/control_unit/i__carry_i_53_n_0
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.124    14.142 r  betaCPU/control_unit/i__carry_i_25_comp_1/O
                         net (fo=1, routed)           0.840    14.983    reset_cond/FSM_onehot_M_game_fsm_q_reg[31]_2_repN_1_alias
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_5_comp_1/O
                         net (fo=4, routed)           0.703    15.810    betaCPU/r/M_word_index_q_reg[6]_3
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.934 r  betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.347    16.281    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.124    16.405 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.404    16.808    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    17.538 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           0.953    18.491    betaCPU/control_unit/O[2]
    SLICE_X53Y39         LUT5 (Prop_lut5_I1_O)        0.306    18.797 f  betaCPU/control_unit/i__carry_i_28__0_replica_2/O
                         net (fo=4, routed)           0.410    19.207    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0_repN_2
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.331 f  betaCPU/control_unit/i__carry_i_27/O
                         net (fo=5, routed)           1.034    20.365    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_1
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.489 f  betaCPU/control_unit/i__carry_i_11__0/O
                         net (fo=2, routed)           0.275    20.764    betaCPU/control_unit/i__carry_i_11__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=12, routed)          0.305    21.192    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.316 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=1, routed)           0.409    21.726    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.850 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    21.850    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[1]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.430 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.732    23.162    betaCPU/control_unit/O[1]
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.302    23.464 r  betaCPU/control_unit/i__carry_i_30_comp/O
                         net (fo=13, routed)          1.322    24.785    betaCPU/r/i__carry_i_18_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.909 r  betaCPU/r/i__carry_i_18_comp/O
                         net (fo=8, routed)           0.352    25.261    betaCPU/control_unit/M_word_index_q_reg[6]_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I1_O)        0.124    25.385 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    25.385    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.025 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           0.935    26.960    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.306    27.266 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.402    27.668    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    27.792 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.818    28.610    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.124    28.734 f  betaCPU/game_alu/i__carry_i_62/O
                         net (fo=3, routed)           0.476    29.210    betaCPU/control_unit/i__carry_i_14
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.334 r  betaCPU/control_unit/i__carry_i_23__0_comp/O
                         net (fo=58, routed)          2.610    31.944    betaCPU/r/out1_carry__0_i_16_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    32.068 r  betaCPU/r/i__carry_i_20__0/O
                         net (fo=1, routed)           0.402    32.470    betaCPU/r/i__carry_i_20__0_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.594 r  betaCPU/r/i__carry_i_8/O
                         net (fo=2, routed)           0.721    33.315    betaCPU/r/i__carry_i_8_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124    33.439 r  betaCPU/r/i__carry_i_1/O
                         net (fo=13, routed)          0.621    34.060    betaCPU/control_unit/M_word_index_q_reg[6][0]
    SLICE_X53Y46         LUT4 (Prop_lut4_I2_O)        0.124    34.184 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    34.184    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.582 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    34.582    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.916 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.453    35.369    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.303    35.672 r  betaCPU/control_unit/i__carry_i_7__0/O
                         net (fo=21, routed)          1.242    36.914    betaCPU/r/M_matrix4_letter_address_dff_q_reg[4]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    37.038 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=9, routed)           0.323    37.361    betaCPU/control_unit/S[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    37.485 r  betaCPU/control_unit/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    37.485    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[0]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.732 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.579    38.311    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.299    38.610 f  betaCPU/control_unit/i__carry_i_25/O
                         net (fo=2, routed)           0.308    38.918    reset_cond/i__carry_i_11__0
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.124    39.042 r  reset_cond/i__carry_i_8__0/O
                         net (fo=16, routed)          1.051    40.092    betaCPU/r/M_matrix4_letter_address_dff_q_reg[2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    40.216 r  betaCPU/r/i__carry_i_20/O
                         net (fo=3, routed)           1.133    41.350    betaCPU/r/i__carry_i_20_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I2_O)        0.124    41.474 f  betaCPU/r/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.647    42.120    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.124    42.244 r  betaCPU/r/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.000    42.244    betaCPU/r/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.794 r  betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.794    betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.016 r  betaCPU/r/M_word_index_q_reg[9]_i_4/O[0]
                         net (fo=1, routed)           0.305    43.322    betaCPU/control_unit/regfile_data00_in[4]
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.299    43.621 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_comp_2/O
                         net (fo=1, routed)           0.430    44.051    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124    44.175 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp/O
                         net (fo=18, routed)          0.683    44.858    betaCPU/r/D[6]
    SLICE_X47Y47         FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.449    14.854    betaCPU/r/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[6]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.040    15.038    betaCPU/r/M_guess_3_letter_2_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -44.858    
  -------------------------------------------------------------------
                         slack                                -29.819    

Slack (VIOLATED) :        -29.805ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_4_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.649ns  (logic 10.968ns (27.663%)  route 28.681ns (72.337%))
  Logic Levels:           48  (CARRY4=9 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.637     5.221    button_panel_controller/clear_/button_cond/CLK
    SLICE_X58Y43         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.816     6.493    button_panel_controller/clear_/button_cond/M_ctr_q_reg[10]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  button_panel_controller/clear_/button_cond/M_last_q_i_4__3/O
                         net (fo=1, routed)           1.022     7.640    button_panel_controller/clear_/button_cond/M_last_q_i_4__3_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.764 f  button_panel_controller/clear_/button_cond/M_last_q_i_1__3/O
                         net (fo=4, routed)           0.434     8.197    button_panel_controller/clear_/button_cond/M_button_cond_out_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.321 f  button_panel_controller/clear_/button_cond/out1_carry__0_i_22/O
                         net (fo=8, routed)           0.716     9.037    betaCPU/control_unit/i__carry_i_56_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.161 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_26/O
                         net (fo=4, routed)           0.673     9.834    betaCPU/control_unit/M_stage_q_reg[3]_15
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22/O
                         net (fo=1, routed)           0.560    10.518    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_22_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.642 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=2, routed)           0.558    11.200    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.324 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=21, routed)          0.601    11.925    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_15_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    12.647 f  betaCPU/control_unit/i__carry_i_70/O[3]
                         net (fo=1, routed)           0.761    13.408    betaCPU/control_unit/in26[4]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.306    13.714 f  betaCPU/control_unit/i__carry_i_53/O
                         net (fo=3, routed)           0.304    14.018    betaCPU/control_unit/i__carry_i_53_n_0
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.124    14.142 r  betaCPU/control_unit/i__carry_i_25_comp_1/O
                         net (fo=1, routed)           0.840    14.983    reset_cond/FSM_onehot_M_game_fsm_q_reg[31]_2_repN_1_alias
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_5_comp_1/O
                         net (fo=4, routed)           0.703    15.810    betaCPU/r/M_word_index_q_reg[6]_3
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.934 r  betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.347    16.281    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.124    16.405 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.404    16.808    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    17.538 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           0.953    18.491    betaCPU/control_unit/O[2]
    SLICE_X53Y39         LUT5 (Prop_lut5_I1_O)        0.306    18.797 f  betaCPU/control_unit/i__carry_i_28__0_replica_2/O
                         net (fo=4, routed)           0.410    19.207    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_0_repN_2
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.331 f  betaCPU/control_unit/i__carry_i_27/O
                         net (fo=5, routed)           1.034    20.365    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_1
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.489 f  betaCPU/control_unit/i__carry_i_11__0/O
                         net (fo=2, routed)           0.275    20.764    betaCPU/control_unit/i__carry_i_11__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=12, routed)          0.305    21.192    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.316 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=1, routed)           0.409    21.726    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.850 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    21.850    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[1]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.430 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.732    23.162    betaCPU/control_unit/O[1]
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.302    23.464 r  betaCPU/control_unit/i__carry_i_30_comp/O
                         net (fo=13, routed)          1.322    24.785    betaCPU/r/i__carry_i_18_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.909 r  betaCPU/r/i__carry_i_18_comp/O
                         net (fo=8, routed)           0.352    25.261    betaCPU/control_unit/M_word_index_q_reg[6]_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I1_O)        0.124    25.385 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    25.385    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.025 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           0.935    26.960    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.306    27.266 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.402    27.668    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    27.792 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.818    28.610    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.124    28.734 f  betaCPU/game_alu/i__carry_i_62/O
                         net (fo=3, routed)           0.476    29.210    betaCPU/control_unit/i__carry_i_14
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.334 r  betaCPU/control_unit/i__carry_i_23__0_comp/O
                         net (fo=58, routed)          2.610    31.944    betaCPU/r/out1_carry__0_i_16_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    32.068 r  betaCPU/r/i__carry_i_20__0/O
                         net (fo=1, routed)           0.402    32.470    betaCPU/r/i__carry_i_20__0_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.594 r  betaCPU/r/i__carry_i_8/O
                         net (fo=2, routed)           0.721    33.315    betaCPU/r/i__carry_i_8_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124    33.439 r  betaCPU/r/i__carry_i_1/O
                         net (fo=13, routed)          0.621    34.060    betaCPU/control_unit/M_word_index_q_reg[6][0]
    SLICE_X53Y46         LUT4 (Prop_lut4_I2_O)        0.124    34.184 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    34.184    betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_0[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.582 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    34.582    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.916 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.453    35.369    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.303    35.672 r  betaCPU/control_unit/i__carry_i_7__0/O
                         net (fo=21, routed)          1.242    36.914    betaCPU/r/M_matrix4_letter_address_dff_q_reg[4]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    37.038 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=9, routed)           0.323    37.361    betaCPU/control_unit/S[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    37.485 r  betaCPU/control_unit/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    37.485    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11_1[0]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.732 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.579    38.311    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.299    38.610 f  betaCPU/control_unit/i__carry_i_25/O
                         net (fo=2, routed)           0.308    38.918    reset_cond/i__carry_i_11__0
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.124    39.042 r  reset_cond/i__carry_i_8__0/O
                         net (fo=16, routed)          1.051    40.092    betaCPU/r/M_matrix4_letter_address_dff_q_reg[2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    40.216 r  betaCPU/r/i__carry_i_20/O
                         net (fo=3, routed)           1.133    41.350    betaCPU/r/i__carry_i_20_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I2_O)        0.124    41.474 f  betaCPU/r/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.647    42.120    betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.124    42.244 r  betaCPU/r/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.000    42.244    betaCPU/r/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.794 r  betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.794    betaCPU/r/M_guess_1_letter_1_q_reg[5]_i_7_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.016 r  betaCPU/r/M_word_index_q_reg[9]_i_4/O[0]
                         net (fo=1, routed)           0.305    43.322    betaCPU/control_unit/regfile_data00_in[4]
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.299    43.621 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_comp_2/O
                         net (fo=1, routed)           0.430    44.051    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124    44.175 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp/O
                         net (fo=18, routed)          0.696    44.870    betaCPU/r/D[6]
    SLICE_X46Y48         FDRE                                         r  betaCPU/r/M_guess_3_letter_4_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.449    14.854    betaCPU/r/clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  betaCPU/r/M_guess_3_letter_4_q_reg[6]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X46Y48         FDRE (Setup_fdre_C_D)       -0.013    15.065    betaCPU/r/M_guess_3_letter_4_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -44.870    
  -------------------------------------------------------------------
                         slack                                -29.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.032%)  route 0.273ns (65.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.567     1.511    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=7, routed)           0.273     1.925    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X53Y48         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.838     2.028    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X53Y48         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[21]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y48         FDRE (Hold_fdre_C_D)         0.070     1.852    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/b_/button_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.539    keyboard_controller/b_/button_cond/CLK
    SLICE_X58Y49         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.812    keyboard_controller/b_/button_cond/M_ctr_q_reg[14]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.972 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.973    keyboard_controller/b_/button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.027    keyboard_controller/b_/button_cond/M_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X58Y50         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.863     2.052    keyboard_controller/b_/button_cond/CLK
    SLICE_X58Y50         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    keyboard_controller/b_/button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/b_/button_cond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.539    keyboard_controller/b_/button_cond/CLK
    SLICE_X58Y49         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.812    keyboard_controller/b_/button_cond/M_ctr_q_reg[14]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.972 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.973    keyboard_controller/b_/button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.038    keyboard_controller/b_/button_cond/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X58Y50         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.863     2.052    keyboard_controller/b_/button_cond/CLK
    SLICE_X58Y50         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    keyboard_controller/b_/button_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.567     1.511    keyboard_controller/e_/button_cond/CLK
    SLICE_X54Y48         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.800    keyboard_controller/e_/button_cond/M_ctr_q_reg[6]
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.956    keyboard_controller/e_/button_cond/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.996 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.997    keyboard_controller/e_/button_cond/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.050 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.050    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X54Y50         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.025    keyboard_controller/e_/button_cond/CLK
    SLICE_X54Y50         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 keyboard_controller/a_/button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/a_/button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.569     1.513    keyboard_controller/a_/button_cond/CLK
    SLICE_X56Y48         FDRE                                         r  keyboard_controller/a_/button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  keyboard_controller/a_/button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.802    keyboard_controller/a_/button_cond/M_ctr_q_reg[6]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  keyboard_controller/a_/button_cond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    keyboard_controller/a_/button_cond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  keyboard_controller/a_/button_cond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    keyboard_controller/a_/button_cond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.052 r  keyboard_controller/a_/button_cond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.052    keyboard_controller/a_/button_cond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X56Y50         FDRE                                         r  keyboard_controller/a_/button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.025    keyboard_controller/a_/button_cond/CLK
    SLICE_X56Y50         FDRE                                         r  keyboard_controller/a_/button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    keyboard_controller/a_/button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/e_/button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.567     1.511    keyboard_controller/e_/button_cond/CLK
    SLICE_X54Y48         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.800    keyboard_controller/e_/button_cond/M_ctr_q_reg[6]
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.956    keyboard_controller/e_/button_cond/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.996 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.997    keyboard_controller/e_/button_cond/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.063 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.063    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X54Y50         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.025    keyboard_controller/e_/button_cond/CLK
    SLICE_X54Y50         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    keyboard_controller/e_/button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 keyboard_controller/a_/button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/a_/button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.569     1.513    keyboard_controller/a_/button_cond/CLK
    SLICE_X56Y48         FDRE                                         r  keyboard_controller/a_/button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  keyboard_controller/a_/button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.802    keyboard_controller/a_/button_cond/M_ctr_q_reg[6]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  keyboard_controller/a_/button_cond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    keyboard_controller/a_/button_cond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  keyboard_controller/a_/button_cond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    keyboard_controller/a_/button_cond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.065 r  keyboard_controller/a_/button_cond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.065    keyboard_controller/a_/button_cond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X56Y50         FDRE                                         r  keyboard_controller/a_/button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.025    keyboard_controller/a_/button_cond/CLK
    SLICE_X56Y50         FDRE                                         r  keyboard_controller/a_/button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    keyboard_controller/a_/button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/b_/button_cond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.539    keyboard_controller/b_/button_cond/CLK
    SLICE_X58Y49         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.812    keyboard_controller/b_/button_cond/M_ctr_q_reg[14]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.972 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.973    keyboard_controller/b_/button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.063    keyboard_controller/b_/button_cond/M_ctr_q_reg[16]_i_1__0_n_6
    SLICE_X58Y50         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.863     2.052    keyboard_controller/b_/button_cond/CLK
    SLICE_X58Y50         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    keyboard_controller/b_/button_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/b_/button_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.539    keyboard_controller/b_/button_cond/CLK
    SLICE_X58Y49         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.812    keyboard_controller/b_/button_cond/M_ctr_q_reg[14]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.972 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.973    keyboard_controller/b_/button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.063 r  keyboard_controller/b_/button_cond/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.063    keyboard_controller/b_/button_cond/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X58Y50         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.863     2.052    keyboard_controller/b_/button_cond/CLK
    SLICE_X58Y50         FDRE                                         r  keyboard_controller/b_/button_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    keyboard_controller/b_/button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.588     1.532    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.084     1.757    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[1]
    SLICE_X59Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.856     2.046    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.092     1.637    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y41   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y40   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y48   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y37   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y48   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y48   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y47   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y47   betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y43   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y43   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y43   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y48   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y37   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y47   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y47   betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[3]/C



