
---------- Begin Simulation Statistics ----------
simSeconds                                   2.168736                       # Number of seconds simulated (Second)
simTicks                                 2168736272154                       # Number of ticks simulated (Tick)
finalTick                                26708585035978                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  23155.13                       # Real time elapsed on the host (Second)
hostTickRate                                 93661168                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4145640                       # Number of bytes of host memory used (Byte)
simInsts                                   6963523545                       # Number of instructions simulated (Count)
simOps                                     9264701705                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   300734                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     400114                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          128                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         1279                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples    296920588                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.274614                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     1.572534                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |   296919400    100.00%    100.00% |        1008      0.00%    100.00% |         169      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total    296920588                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples   1457902480                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.852362                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.582792                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.319259                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |   734620717     50.39%     50.39% |   612663267     42.02%     92.41% |    90178898      6.19%     98.60% |    10499064      0.72%     99.32% |     3593319      0.25%     99.56% |     1711456      0.12%     99.68% |     1665252      0.11%     99.80% |     1651973      0.11%     99.91% |     1318534      0.09%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total   1457902480                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples   1464416322                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     6.089748                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.183774                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    34.339665                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |  1463783797     99.96%     99.96% |      588940      0.04%    100.00% |       37267      0.00%    100.00% |        4947      0.00%    100.00% |        1153      0.00%    100.00% |         180      0.00%    100.00% |          33      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total   1464416322                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples   1409168798                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.019307                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.004440                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     1.763575                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |  1409165339    100.00%    100.00% |        1822      0.00%    100.00% |         627      0.00%    100.00% |         944      0.00%    100.00% |          34      0.00%    100.00% |          23      0.00%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total   1409168798                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples     55247524                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   135.418742                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    78.166288                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   117.455006                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |    54616636     98.86%     98.86% |      587369      1.06%     99.92% |       37210      0.07%     99.99% |        4938      0.01%    100.00% |        1153      0.00%    100.00% |         180      0.00%    100.00% |          33      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total     55247524                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples    105636446                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     0.656799                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     2.319809                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |   105636397    100.00%    100.00% |          32      0.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total    105636446                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           64                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          639                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples    172672531                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.070363                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     0.905926                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |   172669696    100.00%    100.00% |        1696      0.00%    100.00% |         676      0.00%    100.00% |         300      0.00%    100.00% |         130      0.00%    100.00% |          27      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total    172672531                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples     18611611                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000368                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.027109                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |    18608191     99.98%     99.98% |           0      0.00%     99.98% |        3420      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total     18611611                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch     37455294      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data      6654234      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data     37618656      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack      8080592      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ       196693      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE      1426432      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement     30796964      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch     37455294      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ       163363      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE      1426358      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data       163363      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack      1426358      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data      6620837      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ        33323      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE           74      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement     30796964      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data     37455293      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack      6620837      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.DMA_READ            7      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data        33323      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack        33323      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data           74      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack           74      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |      196686    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total       196686                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |     1426432    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total      1426432                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |      196686    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total       196686                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |     1426432    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total      1426432                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |      196686    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total       196686                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |     1426432    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total      1426432                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |      196686    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total       196686                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |     1426432    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total      1426432                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load    628877718      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch    468815172      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store    368511858      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv     18611611      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement     54132059      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive     21001683      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks     34312278      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all           31      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack     23807040      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load     20366735      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch     28378323      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store      5388086      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv     15273175      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load       641330      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch       413875      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store       125613      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement      2156888      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load        88523      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch    440022600      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store           31      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv       630128      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement     28167680      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load    328705325      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store      1990041      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv      1581347      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement     17429419      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load    279074453      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store    361007987      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv      1126012      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement      6377621      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv          263      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement          364      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive     21001683      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks     28798316      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement           87      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks      5513699      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all           31      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks          263      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load         1350      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch          374      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store          100      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv          686      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack     23806354      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack          686      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR     28796356      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS     21012483      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX      5516124      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE           31      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX     23806354      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old         1370      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement      5636796      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean     31781005      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data     37455293      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack     37451198      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data      1126354      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean          344      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all     17484913      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock     26515413      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv        66794      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR     15904020      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS     16512162      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX      5039112      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old          684      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR     12887708      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS         6381      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX            6      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE           31      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement          135      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean     15903431      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR          470      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS      4489522      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX       474581      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement      5482547      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean     13333715      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv        23325      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX     23806354      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement       154114      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean      2543859      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv        10072      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR         3895      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS         4417      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX         2424      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_PUTX_old            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack     37451198      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv        23325      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_PUTX_old           29      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data       142313      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data_clean            9      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all        21864      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv        10072      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETS            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETX            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old          655      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data       984041      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean          335      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all      1559483      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR          263      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all     15903431      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all          135      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data     16512161      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data     15904020      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data      5039112      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock           37      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock     26515376      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples    628286807                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     6.517344                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.171090                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    36.668456                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |   628005331     99.96%     99.96% |      261568      0.04%    100.00% |       17256      0.00%    100.00% |        1988      0.00%    100.00% |         535      0.00%    100.00% |         103      0.00%    100.00% |          23      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total    628286807                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples    607297123                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000770                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000534                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.027749                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |   606829288     99.92%     99.92% |      467783      0.08%    100.00% |          51      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total    607297123                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples     20989684                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   166.129064                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean   111.277247                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   117.859731                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |    20708208     98.66%     98.66% |      261568      1.25%     99.91% |       17256      0.08%     99.99% |        1988      0.01%    100.00% |         535      0.00%    100.00% |         103      0.00%    100.00% |          23      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total     20989684                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples    355961923                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     3.411024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.088938                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    23.616242                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |   355854907     99.97%     99.97% |      103109      0.03%    100.00% |        3271      0.00%    100.00% |         551      0.00%    100.00% |          76      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total    355961923                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples    350868306                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.041947                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.015021                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     2.224393                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |   350867259    100.00%    100.00% |         503      0.00%    100.00% |         154      0.00%    100.00% |         374      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total    350868306                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples      5093617                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   166.602301                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   138.002375                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   107.783608                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |     4987145     97.91%     97.91% |      102581      2.01%     99.92% |        3259      0.06%     99.99% |         547      0.01%    100.00% |          76      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total      5093617                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    468177903                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     7.512527                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.278140                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    37.540998                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   467941499     99.95%     99.95% |      217452      0.05%    100.00% |       16099      0.00%    100.00% |        2279      0.00%    100.00% |         499      0.00%    100.00% |          65      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    468177903                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    439420008                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000855                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   439419690    100.00%    100.00% |         317      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    439420008                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples     28757895                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   107.023784                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    54.336613                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   111.324954                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |    28521491     99.18%     99.18% |      217452      0.76%     99.93% |       16099      0.06%     99.99% |        2279      0.01%    100.00% |         499      0.00%    100.00% |          65      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total     28757895                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples     10308332                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     7.982132                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.259920                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    41.991573                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |    10301817     99.94%     99.94% |        5713      0.06%     99.99% |         626      0.01%    100.00% |         128      0.00%    100.00% |          43      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total     10308332                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples      9946166                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.195695                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.071128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    16.170598                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |     9943776     99.98%     99.98% |        1311      0.01%     99.99% |         471      0.00%     99.99% |         559      0.01%    100.00% |          24      0.00%    100.00% |          20      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total      9946166                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples       362166                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   166.895073                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   108.775984                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   129.747907                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |      356730     98.50%     98.50% |        4683      1.29%     99.79% |         582      0.16%     99.95% |         123      0.03%     99.99% |          43      0.01%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total       362166                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       840676                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    10.286688                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.307508                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    47.125792                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |      838230     99.71%     99.71% |        1332      0.16%     99.87% |         639      0.08%     99.94% |         459      0.05%    100.00% |           5      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total       840676                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       796514                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.161226                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.004668                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     6.250062                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |      796026     99.94%     99.94% |         466      0.06%    100.00% |           2      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       796514                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        44162                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   174.875209                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   151.418086                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   113.932830                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       41738     94.51%     94.51% |        1324      3.00%     97.51% |         637      1.44%     98.95% |         448      1.01%     99.97% |           4      0.01%     99.98% |          10      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        44162                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       840681                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      840681    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total       840681                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       840681                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      840681    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       840681                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.000487                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_stall_time   180.865195                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.009819                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time    89.145038                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.000957                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_stall_time    27.077272                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.000855                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_stall_time    27.075313                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.000467                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_stall_time   162.937524                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000021                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_stall_time    27.075314                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000121                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_stall_time   162.451882                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000020                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_stall_time   135.377279                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.fullyBusyCycles     11543556                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::samples     97732643                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::mean     0.093067                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::stdev     0.801197                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::0-7     97249137     99.51%     99.51% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::8-15       466088      0.48%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::16-23        15489      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::24-31         1712      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::32-39          204      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::40-47           10      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::48-55            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::total     97732643                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_hits    970866329                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_misses     26521795                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_accesses    997388124                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_hits    440022600                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_misses     28792198                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_accesses    468814798                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_buf_msgs     0.018964                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_stall_time    27.109375                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_stall_count         2277                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache.m_buf_msgs     0.001973                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache.m_stall_time    54.150627                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache.m_buf_msgs     0.000232                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache.m_stall_time   135.360319                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache.m_buf_msgs     0.000464                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache.m_stall_time    54.142679                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache.m_buf_msgs     0.000986                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache.m_stall_time   140.301134                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache.m_buf_msgs     0.000331                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache.m_stall_time    27.075313                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles        67236                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples    199187945                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.363691                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     1.829513                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-127    199186757    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::128-255         1008      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::256-383          169      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::384-511            8      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::512-639            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total    199187945                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.000934                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_stall_time    54.150627                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000232                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_stall_time    27.071340                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.000989                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time   180.261721                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count        11685                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits     17858699                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses     37455294                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses     55313993                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.002143                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_stall_time    45.813448                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.001166                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_stall_time   136.362080                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.000331                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_stall_time   135.378159                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Control    185538574                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   1484308592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control     37223222                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control    297785776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    199240348                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  14345305056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    272177912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   2177423296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     15008638                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   1080621936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     40957938                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    327663504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers0.m_buf_msgs     0.012134                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers0.m_stall_time  1536.009903                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_buf_msgs     0.002855                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_stall_time  1334.402491                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers2.m_buf_msgs     0.004066                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers2.m_stall_time   999.011163                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_buf_msgs     0.012134                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_stall_time  1059.572956                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers22.m_buf_msgs     0.002855                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers22.m_stall_time   999.044595                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers25.m_buf_msgs     0.005744                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers25.m_stall_time  1549.885746                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_buf_msgs     0.005744                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_stall_time  1338.252574                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_buf_msgs     0.011493                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_stall_time  1000.433913                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_buf_msgs     0.000249                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_stall_time   999.008801                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers70.m_buf_msgs     0.000249                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers70.m_stall_time         2664                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     1.111029                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     55313993                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    442511944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2     18611611                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2    148892888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     55313961                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   3982605192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     41291984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2     26515413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    330335872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2    212123304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0      6377621                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1      1126698                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    459188712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1     81122256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0     17429419                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0    139435352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000986                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time   113.225821                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000232                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time   108.288979                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_buf_msgs     0.001360                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_stall_time    97.841052                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000236                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time    81.409179                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_buf_msgs     0.000331                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_stall_time    54.151533                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     4.142648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2     18611611                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2    148892888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     55313961                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   3982605192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1     23807071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1    190456568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     1.412496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Control::0     55313993                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Control::0    442511944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1     17484913                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::2     26515413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1    139879304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::2    212123304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::0      6377621                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::1      1126698                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::0    459188712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::1     81122256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Control::0     17429419                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Control::0    139435352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     1.881900                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0     92769287                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0    742154296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2     18611611                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2    148892888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1     99423488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1   7158491136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1    109573543                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2     26515413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1    876588344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2    212123304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0      6377621                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1      1126698                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0    459188712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1     81122256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0     17429419                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0    139435352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_buf_msgs     0.001045                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_stall_time   153.018355                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.001176                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time   109.286767                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000331                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time   108.302846                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.001043                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time    59.075196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_buf_msgs     0.000232                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_stall_time    54.146300                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_buf_msgs     0.000760                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_stall_time    98.963913                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000485                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time    81.723051                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     4.284771                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Control::0     55313993                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Control::0    442511944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     37455293                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1   2696781096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1     54969508                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::2     26515413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1    439756064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::2    212123304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Data::0      6377621                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Data::1      1126698                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Data::0    459188712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Data::1     81122256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Control::0     17429419                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Control::0    139435352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     4.142648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Request_Control::2     18611611                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Request_Control::2    148892888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1     55313961                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1   3982605192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1     23807071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1    190456568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     0.982079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Control::0     37455294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Control::0    299642352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1      6654234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1    479104848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1     30796964                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1    246375712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.778270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0     37455294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0    299642352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1     44306213                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1   3190047336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1     68281559                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1    546252472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0      1623118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::1      1426432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0     12984944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::1     11411456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.000520                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_stall_time   153.789874                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000467                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time   135.866184                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_buf_msgs     0.000020                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_stall_time    54.151340                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_buf_msgs     0.000940                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_stall_time    54.267156                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     0.994537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0     37455294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0    299642352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1      6654234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1    479104848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1     30796964                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1    246375712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Control::0      1623118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Control::0     12984944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     2.872275                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1     37455293                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1   2696781096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1     37484595                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1    299876760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     0.024537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1       196686                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1     14161392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Writeback_Control::1      1426432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Writeback_Control::1     11411456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.007399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1       196686                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1     14161392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0      1623118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::1      1426432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0     12984944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::1     11411456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000020                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time   108.301966                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers12.m_buf_msgs     0.000020                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers12.m_stall_time   189.527196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     0.024537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1       196686                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1     14161392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Control::1      1426432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Control::1     11411456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization     0.012458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Writeback_Control::0      1623118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Writeback_Control::0     12984944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                  30540                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                 30540                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                 59998                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                59998                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port         9748                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total         9748                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.south_bridge.ide.pio       146372                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.com_1.pio        13848                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port        11108                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::total       171328                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                    181076                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port        19496                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total        19496                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        82732                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.com_1.pio         6924                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port        22216                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::total       111872                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     131368                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy              8208134                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy              40265028                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               2918412                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy              2398728                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy             63778664                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples  45450153.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.003957963560                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds       455025                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds       455025                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState       78040020                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState       7616661                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs               37572682                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs               8063597                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts             37572682                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts             8063597                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ            185005                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts             1121                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.44                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 25.86                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                81234                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry              1190180                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6         37572682                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6         8063597                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0           24837891                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1            9366488                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2            2396819                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3             459527                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4             114596                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              34704                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6              14355                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               9397                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               6930                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9               4127                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10              3459                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11              3215                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12              3026                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13              3038                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14              3150                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15              3314                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16              3000                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17              2708                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18              2663                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19              2634                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20              2620                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21              2629                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22              2607                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23              2579                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24              2574                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25              2582                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26              2756                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27              2608                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28              2593                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29              2590                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30              2618                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31             83880                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              8410                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16             10457                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17            348947                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18            407937                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19            419621                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20            420745                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21            419657                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22            417658                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23            416290                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24            415999                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25            416115                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26            417631                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27            421271                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28            420813                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29            424085                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30            424390                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31            424866                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32            426147                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33              9153                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34              6051                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35              5812                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36              5766                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37              5747                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38              5820                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39              5954                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40              6214                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41              5867                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42              5848                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43              5945                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44              6146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45              6476                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46              6981                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47              6802                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48              5965                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49              5957                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50              5831                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51              5754                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52              5837                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53              5946                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54              6188                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55              5824                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56              5796                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57              5904                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              6038                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              6360                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60              6871                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61              7489                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62              8277                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63           1212818                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples       455025                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    82.166167                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev   243.038776                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-2047       454850     99.96%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2048-4095           54      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::4096-6143           25      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::6144-8191           15      0.00%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::8192-10239           14      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::10240-12287           13      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::12288-14335           19      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::14336-16383            7      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::16384-18431            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::18432-20479            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::20480-22527           13      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::22528-24575            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::24576-26623            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::26624-28671            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::28672-30719            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::36864-38911            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total       455025                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples       455025                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    17.718732                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.881915                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     8.742266                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-23       435965     95.81%     95.81% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24-31         1714      0.38%     96.19% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-39         2312      0.51%     96.70% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::40-47          200      0.04%     96.74% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::48-55         3350      0.74%     97.48% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::56-63          298      0.07%     97.54% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::64-71        10498      2.31%     99.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::72-79          175      0.04%     99.89% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::80-87          159      0.03%     99.92% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::88-95          115      0.03%     99.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::96-103           69      0.02%     99.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::104-111            4      0.00%     99.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::112-119           12      0.00%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::120-127            2      0.00%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::128-135           38      0.01%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::144-151            6      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::152-159           12      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::160-167           28      0.01%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::176-183            5      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::184-191            3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::192-199           40      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::200-207            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::208-215            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::216-223            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::224-231            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::240-247            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::256-263            6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::280-287            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total       455025                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ           11840320                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys         2404651648                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys       516070208                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         1108780112.58219385                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         237958950.85363993                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             2168736310449                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 47522.20                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers   2392811328                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers    515997824                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 1103320564.479445457458                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 237925574.734593361616                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers     37572682                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers      8063597                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers 1354747191285                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 53663358604314                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     36056.71                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   6655014.95                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers   2404651584                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total   2404651584                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers    516070208                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total    516070208                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers     37572681                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total     37572681                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers      8063597                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total      8063597                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers   1108780083                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   1108780083                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    237958951                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    237958951                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   1346739034                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   1346739034                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts        37387677                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts        8062466                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0      2593774                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1      2286585                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2      2073902                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3      2708803                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4      2616157                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5      2242279                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6      2194732                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7      2519872                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8      1991853                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9      2019576                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10      2179451                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11      2224473                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12      2481236                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13      2634952                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14      2141088                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15      2478944                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0       432847                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1       484562                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2       512911                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3       591890                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4       477856                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5       434258                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6       471999                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7       588687                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8       509544                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9       517194                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10       604530                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11       535924                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12       442673                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13       585315                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14       418587                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15       453689                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       653728247535                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat     186938385000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  1354747191285                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           17485.13                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      36235.13                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits       21993138                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits       4915655                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        58.82                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        60.97                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples     18541353                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   156.882321                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   106.284242                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   199.676318                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127     11052229     59.61%     59.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255      4609819     24.86%     84.47% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383      1156237      6.24%     90.71% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511       501883      2.71%     93.41% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639       300492      1.62%     95.03% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767       186091      1.00%     96.04% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895       128993      0.70%     96.73% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023        89387      0.48%     97.22% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151       516222      2.78%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total     18541353                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead       2392811328                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten     515997824                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        1103.320564                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         237.925575                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              10.48                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           8.62                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          1.86                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          59.21                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy  66852712500                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy  35533036605                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 137346482280                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy  20854056600                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 171198752400.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 930403729650                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  49299715200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 1411488485235                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   650.834545                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 119601380401                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF  72419100000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 1976722378161                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy  65533069140                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy  34831629525                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 129602745300                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy  21232350000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 171198752400.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 923646084960                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  54990363360                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 1401034994685                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   646.014461                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 134490915035                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF  72419100000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 1961832842861                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages         2982                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes     12214272                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs         2982                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages        22281                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes     91262976                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs        22281                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores0.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::OFF 2171601558666                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles      6512721538                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded     5850236619                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded      6951486                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued    5586158940                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued      8802490                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined    995001129                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined   1192126234                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved      2462855                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples   4809771917                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     1.161419                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     1.993477                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0   3224138643     67.03%     67.03% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1    283548362      5.90%     72.93% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2    285189075      5.93%     78.86% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3    263183698      5.47%     84.33% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4    294522195      6.12%     90.45% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5    172368134      3.58%     94.04% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6    153941268      3.20%     97.24% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7     83940060      1.75%     98.98% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8     48940482      1.02%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total   4809771917                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu     55662612     60.19%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt          134      0.00%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd         6507      0.01%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%     60.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu      9439602     10.21%     70.40% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp          394      0.00%     70.40% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt       356733      0.39%     70.79% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc      2352152      2.54%     73.33% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%     73.33% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%     73.33% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift       642131      0.69%     74.02% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%     74.02% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%     74.02% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%     74.02% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd         2892      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            1      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult          132      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%     74.03% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead      6220881      6.73%     80.75% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite      7708391      8.33%     89.09% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead      7854053      8.49%     97.58% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite      2236991      2.42%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass     27251047      0.49%      0.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu   4184158230     74.90%     75.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult      3274196      0.06%     75.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv      2179999      0.04%     75.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd      3915148      0.07%     75.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt       121538      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            2      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd      1515830      0.03%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu     53874308      0.96%     76.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp       571557      0.01%     76.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt     20876251      0.37%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc     43169377      0.77%     77.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift      1934169      0.03%     77.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd       325553      0.01%     77.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp        12138      0.00%     77.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt       521751      0.01%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv        59854      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult       208951      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt          461      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead    747706701     13.38%     91.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite    403979169      7.23%     98.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead     57734342      1.03%     99.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite     32768368      0.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total   5586158940                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.857730                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy           92483606                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.016556                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads  15588750034                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites   6535048464                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses   5258167632                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads    494625859                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites    317985272                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses    229228465                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses   5392876544                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses    258514955                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numInsts       5526360982                       # Number of executed instructions (Count)
board.processor.cores1.core.numLoadInsts    781196718                       # Number of load instructions executed (Count)
board.processor.cores1.core.numSquashedInsts     43306232                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores1.core.numRefs        1209654606                       # Number of memory reference insts executed (Count)
board.processor.cores1.core.numBranches     542273030                       # Number of branches executed (Count)
board.processor.cores1.core.numStoreInsts    428457888                       # Number of stores executed (Count)
board.processor.cores1.core.numRate          0.848549                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.timesIdled       13679540                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles     1702949621                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.committedInsts   2564166380                       # Number of Instructions Simulated (Count)
board.processor.cores1.core.committedOps   4862186860                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.cpi              2.539898                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores1.core.totalCpi         2.539898                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores1.core.ipc              0.393717                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores1.core.totalIpc         0.393717                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores1.core.intRegfileReads   8637848140                       # Number of integer regfile reads (Count)
board.processor.cores1.core.intRegfileWrites   4334713903                       # Number of integer regfile writes (Count)
board.processor.cores1.core.fpRegfileReads    327977729                       # Number of floating regfile reads (Count)
board.processor.cores1.core.fpRegfileWrites    181023338                       # Number of floating regfile writes (Count)
board.processor.cores1.core.ccRegfileReads   2905439055                       # number of cc regfile reads (Count)
board.processor.cores1.core.ccRegfileWrites   1786930034                       # number of cc regfile writes (Count)
board.processor.cores1.core.miscRegfileReads   2272517963                       # number of misc regfile reads (Count)
board.processor.cores1.core.miscRegfileWrites      1829812                       # number of misc regfile writes (Count)
board.processor.cores1.core.MemDepUnit__0.insertedLoads    828095325                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores    461493703                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads     60240161                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores     59068708                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups    662317243                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.condPredicted    437377212                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condIncorrect     38658616                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.BTBLookups    351911180                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBHits    313369797                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.890480                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.RASUsed     76216911                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores1.core.branchPred.RASIncorrect      1245136                       # Number of incorrect RAS predictions. (Count)
board.processor.cores1.core.branchPred.indirectLookups     28245573                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits     16641673                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses     11603900                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted      3548991                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.commit.commitSquashedInsts    972201282                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls      4488631                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts     30546166                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples   4663623076                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     1.042577                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     2.214485                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0   3420624517     73.35%     73.35% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1    307035698      6.58%     79.93% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2    198634826      4.26%     84.19% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3    181443364      3.89%     88.08% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4    146872433      3.15%     91.23% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5     50826536      1.09%     92.32% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6     31808872      0.68%     93.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7     29938866      0.64%     93.64% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8    296437964      6.36%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total   4663623076                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.instsCommitted   2564166380                       # Number of instructions committed (Count)
board.processor.cores1.core.commit.opsCommitted   4862186860                       # Number of ops (including micro ops) committed (Count)
board.processor.cores1.core.commit.memRefs   1033656952                       # Number of memory references committed (Count)
board.processor.cores1.core.commit.loads    673856581                       # Number of loads committed (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars      1842160                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.branches    493435763                       # Number of branches committed (Count)
board.processor.cores1.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores1.core.commit.floating    179714880                       # Number of committed floating point instructions. (Count)
board.processor.cores1.core.commit.integer   4717237334                       # Number of committed integer instructions. (Count)
board.processor.cores1.core.commit.functionCalls     59721033                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass      6296754      0.13%      0.13% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu   3697776238     76.05%     76.18% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult      3139411      0.06%     76.25% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv      1997135      0.04%     76.29% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd      3357842      0.07%     76.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt       117040      0.00%     76.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     76.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd      1365784      0.03%     76.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu     51983750      1.07%     77.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp       550370      0.01%     77.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt     19418104      0.40%     77.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc     39770005      0.82%     78.68% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift      1793813      0.04%     78.72% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.72% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.72% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.72% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd       286819      0.01%     78.73% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.73% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp        12023      0.00%     78.73% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt       436107      0.01%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv        48758      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult       179621      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt          334      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead    642482255     13.21%     91.95% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite    348218389      7.16%     99.12% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead     31374326      0.65%     99.76% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite     11581982      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total   4862186860                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples    296437964                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.decode.idleCycles   1121302415                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles   2700317188                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles    827573010                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles    127936803                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles     32642501                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved    306571546                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred     12824711                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts   6102864579                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts     63705069                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.fetch.icacheStallCycles   1149709675                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores1.core.fetch.insts    3358001758                       # Number of instructions fetch has processed (Count)
board.processor.cores1.core.fetch.branches    662317243                       # Number of branches that fetch encountered (Count)
board.processor.cores1.core.fetch.predictedBranches    406228381                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles   3504975416                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles     90613842                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.tlbCycles     67613728                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores1.core.fetch.miscStallCycles      2212255                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles     36069945                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.pendingQuiesceStallCycles          156                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores1.core.fetch.icacheWaitRetryStallCycles      3883821                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores1.core.fetch.cacheLines    472475122                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes     16729740                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.tlbSquashes       730503                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples   4809771917                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     1.347643                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     2.752568                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0   3735814075     77.67%     77.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1     63862116      1.33%     79.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2     63287908      1.32%     80.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3     64689953      1.34%     81.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4    132669545      2.76%     84.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5     84572877      1.76%     86.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6     58404294      1.21%     87.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7     58391225      1.21%     88.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8    548079924     11.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total   4809771917                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.branchRate     0.101696                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetch.rate       0.515607                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles     32642501                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles   1021586851                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles    285437753                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts   5857188105                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts      3132803                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts    828095325                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts    461493703                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts      3547224                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents      5208985                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents    275980164                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents       881240                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect      9018786                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect     25423517                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts     34442303                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit   5512619562                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount   5487396097                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst   3982084946                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst   7065582581                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.842566                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.563589                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.lsq0.forwLoads    117954029                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads    154238719                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses       551252                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation       881240                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores    101693328                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads       369222                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache       626076                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples    673129917                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean    11.275647                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev    49.175499                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9    640580958     95.16%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19      4939703      0.73%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::20-29      1137006      0.17%     96.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::30-39       425765      0.06%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49       213221      0.03%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59       218785      0.03%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69        91607      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79        54586      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89        64768      0.01%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99       122606      0.02%     96.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::100-109       154507      0.02%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119       235533      0.03%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::120-129       274480      0.04%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139      3127203      0.46%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149      5714540      0.85%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::150-159      1266156      0.19%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169       793054      0.12%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::170-179       406665      0.06%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::180-189      1240287      0.18%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::190-199       713222      0.11%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::200-209       534065      0.08%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219       406930      0.06%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::220-229      2612003      0.39%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239      2324603      0.35%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249      1288309      0.19%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259       504944      0.08%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::260-269       255144      0.04%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279       107246      0.02%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289        62215      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::290-299        46123      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows      3213683      0.48%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value         6013                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total    673129917                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses    796398712                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses    431112105                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses     13885268                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses      2685610                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses    480738491                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses      6467753                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::OFF 26708585035978                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles     32642501                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles   1187079673                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles   1762838517                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles    160859991                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles    881744490                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles    784606745                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts   5998470907                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents     18932813                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents    215414153                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.LQFullEvents    127699514                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.SQFullEvents    442860702                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.fullRegistersEvents         1852                       # Number of times there has been no free registers (Count)
board.processor.cores1.core.rename.renamedOperands   6851149343                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups  15610786744                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups   9494713081                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups    356854727                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps   5668439133                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps   1182710072                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing      2961212                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing      2948693                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts    658772036                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads     10186700328                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes    11815663707                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts   2564166380                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps   4862186860                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
