
Motorsteuergeraet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006698  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  08006890  08006890  00016890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f14  08006f14  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006f14  08006f14  00016f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f1c  08006f1c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f1c  08006f1c  00016f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f20  08006f20  00016f20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006f24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  2000000c  08006f30  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  08006f30  00020240  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018511  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039e6  00000000  00000000  0003854b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001190  00000000  00000000  0003bf38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fe8  00000000  00000000  0003d0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c6ed  00000000  00000000  0003e0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000198a2  00000000  00000000  0006a79d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001084e9  00000000  00000000  0008403f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018c528  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004648  00000000  00000000  0018c578  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	08006878 	.word	0x08006878

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	08006878 	.word	0x08006878

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b974 	b.w	8000548 <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	4604      	mov	r4, r0
 8000280:	468e      	mov	lr, r1
 8000282:	2b00      	cmp	r3, #0
 8000284:	d14d      	bne.n	8000322 <__udivmoddi4+0xaa>
 8000286:	428a      	cmp	r2, r1
 8000288:	4694      	mov	ip, r2
 800028a:	d969      	bls.n	8000360 <__udivmoddi4+0xe8>
 800028c:	fab2 f282 	clz	r2, r2
 8000290:	b152      	cbz	r2, 80002a8 <__udivmoddi4+0x30>
 8000292:	fa01 f302 	lsl.w	r3, r1, r2
 8000296:	f1c2 0120 	rsb	r1, r2, #32
 800029a:	fa20 f101 	lsr.w	r1, r0, r1
 800029e:	fa0c fc02 	lsl.w	ip, ip, r2
 80002a2:	ea41 0e03 	orr.w	lr, r1, r3
 80002a6:	4094      	lsls	r4, r2
 80002a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ac:	0c21      	lsrs	r1, r4, #16
 80002ae:	fbbe f6f8 	udiv	r6, lr, r8
 80002b2:	fa1f f78c 	uxth.w	r7, ip
 80002b6:	fb08 e316 	mls	r3, r8, r6, lr
 80002ba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002be:	fb06 f107 	mul.w	r1, r6, r7
 80002c2:	4299      	cmp	r1, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x64>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ce:	f080 811f 	bcs.w	8000510 <__udivmoddi4+0x298>
 80002d2:	4299      	cmp	r1, r3
 80002d4:	f240 811c 	bls.w	8000510 <__udivmoddi4+0x298>
 80002d8:	3e02      	subs	r6, #2
 80002da:	4463      	add	r3, ip
 80002dc:	1a5b      	subs	r3, r3, r1
 80002de:	b2a4      	uxth	r4, r4
 80002e0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002e4:	fb08 3310 	mls	r3, r8, r0, r3
 80002e8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002ec:	fb00 f707 	mul.w	r7, r0, r7
 80002f0:	42a7      	cmp	r7, r4
 80002f2:	d90a      	bls.n	800030a <__udivmoddi4+0x92>
 80002f4:	eb1c 0404 	adds.w	r4, ip, r4
 80002f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fc:	f080 810a 	bcs.w	8000514 <__udivmoddi4+0x29c>
 8000300:	42a7      	cmp	r7, r4
 8000302:	f240 8107 	bls.w	8000514 <__udivmoddi4+0x29c>
 8000306:	4464      	add	r4, ip
 8000308:	3802      	subs	r0, #2
 800030a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800030e:	1be4      	subs	r4, r4, r7
 8000310:	2600      	movs	r6, #0
 8000312:	b11d      	cbz	r5, 800031c <__udivmoddi4+0xa4>
 8000314:	40d4      	lsrs	r4, r2
 8000316:	2300      	movs	r3, #0
 8000318:	e9c5 4300 	strd	r4, r3, [r5]
 800031c:	4631      	mov	r1, r6
 800031e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000322:	428b      	cmp	r3, r1
 8000324:	d909      	bls.n	800033a <__udivmoddi4+0xc2>
 8000326:	2d00      	cmp	r5, #0
 8000328:	f000 80ef 	beq.w	800050a <__udivmoddi4+0x292>
 800032c:	2600      	movs	r6, #0
 800032e:	e9c5 0100 	strd	r0, r1, [r5]
 8000332:	4630      	mov	r0, r6
 8000334:	4631      	mov	r1, r6
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	fab3 f683 	clz	r6, r3
 800033e:	2e00      	cmp	r6, #0
 8000340:	d14a      	bne.n	80003d8 <__udivmoddi4+0x160>
 8000342:	428b      	cmp	r3, r1
 8000344:	d302      	bcc.n	800034c <__udivmoddi4+0xd4>
 8000346:	4282      	cmp	r2, r0
 8000348:	f200 80f9 	bhi.w	800053e <__udivmoddi4+0x2c6>
 800034c:	1a84      	subs	r4, r0, r2
 800034e:	eb61 0303 	sbc.w	r3, r1, r3
 8000352:	2001      	movs	r0, #1
 8000354:	469e      	mov	lr, r3
 8000356:	2d00      	cmp	r5, #0
 8000358:	d0e0      	beq.n	800031c <__udivmoddi4+0xa4>
 800035a:	e9c5 4e00 	strd	r4, lr, [r5]
 800035e:	e7dd      	b.n	800031c <__udivmoddi4+0xa4>
 8000360:	b902      	cbnz	r2, 8000364 <__udivmoddi4+0xec>
 8000362:	deff      	udf	#255	; 0xff
 8000364:	fab2 f282 	clz	r2, r2
 8000368:	2a00      	cmp	r2, #0
 800036a:	f040 8092 	bne.w	8000492 <__udivmoddi4+0x21a>
 800036e:	eba1 010c 	sub.w	r1, r1, ip
 8000372:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000376:	fa1f fe8c 	uxth.w	lr, ip
 800037a:	2601      	movs	r6, #1
 800037c:	0c20      	lsrs	r0, r4, #16
 800037e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000382:	fb07 1113 	mls	r1, r7, r3, r1
 8000386:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038a:	fb0e f003 	mul.w	r0, lr, r3
 800038e:	4288      	cmp	r0, r1
 8000390:	d908      	bls.n	80003a4 <__udivmoddi4+0x12c>
 8000392:	eb1c 0101 	adds.w	r1, ip, r1
 8000396:	f103 38ff 	add.w	r8, r3, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x12a>
 800039c:	4288      	cmp	r0, r1
 800039e:	f200 80cb 	bhi.w	8000538 <__udivmoddi4+0x2c0>
 80003a2:	4643      	mov	r3, r8
 80003a4:	1a09      	subs	r1, r1, r0
 80003a6:	b2a4      	uxth	r4, r4
 80003a8:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ac:	fb07 1110 	mls	r1, r7, r0, r1
 80003b0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003b4:	fb0e fe00 	mul.w	lr, lr, r0
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x156>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x154>
 80003c6:	45a6      	cmp	lr, r4
 80003c8:	f200 80bb 	bhi.w	8000542 <__udivmoddi4+0x2ca>
 80003cc:	4608      	mov	r0, r1
 80003ce:	eba4 040e 	sub.w	r4, r4, lr
 80003d2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003d6:	e79c      	b.n	8000312 <__udivmoddi4+0x9a>
 80003d8:	f1c6 0720 	rsb	r7, r6, #32
 80003dc:	40b3      	lsls	r3, r6
 80003de:	fa22 fc07 	lsr.w	ip, r2, r7
 80003e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003e6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ea:	fa01 f306 	lsl.w	r3, r1, r6
 80003ee:	431c      	orrs	r4, r3
 80003f0:	40f9      	lsrs	r1, r7
 80003f2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003f6:	fa00 f306 	lsl.w	r3, r0, r6
 80003fa:	fbb1 f8f9 	udiv	r8, r1, r9
 80003fe:	0c20      	lsrs	r0, r4, #16
 8000400:	fa1f fe8c 	uxth.w	lr, ip
 8000404:	fb09 1118 	mls	r1, r9, r8, r1
 8000408:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800040c:	fb08 f00e 	mul.w	r0, r8, lr
 8000410:	4288      	cmp	r0, r1
 8000412:	fa02 f206 	lsl.w	r2, r2, r6
 8000416:	d90b      	bls.n	8000430 <__udivmoddi4+0x1b8>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000420:	f080 8088 	bcs.w	8000534 <__udivmoddi4+0x2bc>
 8000424:	4288      	cmp	r0, r1
 8000426:	f240 8085 	bls.w	8000534 <__udivmoddi4+0x2bc>
 800042a:	f1a8 0802 	sub.w	r8, r8, #2
 800042e:	4461      	add	r1, ip
 8000430:	1a09      	subs	r1, r1, r0
 8000432:	b2a4      	uxth	r4, r4
 8000434:	fbb1 f0f9 	udiv	r0, r1, r9
 8000438:	fb09 1110 	mls	r1, r9, r0, r1
 800043c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000440:	fb00 fe0e 	mul.w	lr, r0, lr
 8000444:	458e      	cmp	lr, r1
 8000446:	d908      	bls.n	800045a <__udivmoddi4+0x1e2>
 8000448:	eb1c 0101 	adds.w	r1, ip, r1
 800044c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000450:	d26c      	bcs.n	800052c <__udivmoddi4+0x2b4>
 8000452:	458e      	cmp	lr, r1
 8000454:	d96a      	bls.n	800052c <__udivmoddi4+0x2b4>
 8000456:	3802      	subs	r0, #2
 8000458:	4461      	add	r1, ip
 800045a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800045e:	fba0 9402 	umull	r9, r4, r0, r2
 8000462:	eba1 010e 	sub.w	r1, r1, lr
 8000466:	42a1      	cmp	r1, r4
 8000468:	46c8      	mov	r8, r9
 800046a:	46a6      	mov	lr, r4
 800046c:	d356      	bcc.n	800051c <__udivmoddi4+0x2a4>
 800046e:	d053      	beq.n	8000518 <__udivmoddi4+0x2a0>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x212>
 8000472:	ebb3 0208 	subs.w	r2, r3, r8
 8000476:	eb61 010e 	sbc.w	r1, r1, lr
 800047a:	fa01 f707 	lsl.w	r7, r1, r7
 800047e:	fa22 f306 	lsr.w	r3, r2, r6
 8000482:	40f1      	lsrs	r1, r6
 8000484:	431f      	orrs	r7, r3
 8000486:	e9c5 7100 	strd	r7, r1, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	f1c2 0320 	rsb	r3, r2, #32
 8000496:	40d8      	lsrs	r0, r3
 8000498:	fa0c fc02 	lsl.w	ip, ip, r2
 800049c:	fa21 f303 	lsr.w	r3, r1, r3
 80004a0:	4091      	lsls	r1, r2
 80004a2:	4301      	orrs	r1, r0
 80004a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fbb3 f0f7 	udiv	r0, r3, r7
 80004b0:	fb07 3610 	mls	r6, r7, r0, r3
 80004b4:	0c0b      	lsrs	r3, r1, #16
 80004b6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004ba:	fb00 f60e 	mul.w	r6, r0, lr
 80004be:	429e      	cmp	r6, r3
 80004c0:	fa04 f402 	lsl.w	r4, r4, r2
 80004c4:	d908      	bls.n	80004d8 <__udivmoddi4+0x260>
 80004c6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ca:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ce:	d22f      	bcs.n	8000530 <__udivmoddi4+0x2b8>
 80004d0:	429e      	cmp	r6, r3
 80004d2:	d92d      	bls.n	8000530 <__udivmoddi4+0x2b8>
 80004d4:	3802      	subs	r0, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	1b9b      	subs	r3, r3, r6
 80004da:	b289      	uxth	r1, r1
 80004dc:	fbb3 f6f7 	udiv	r6, r3, r7
 80004e0:	fb07 3316 	mls	r3, r7, r6, r3
 80004e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004e8:	fb06 f30e 	mul.w	r3, r6, lr
 80004ec:	428b      	cmp	r3, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x28a>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004f8:	d216      	bcs.n	8000528 <__udivmoddi4+0x2b0>
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d914      	bls.n	8000528 <__udivmoddi4+0x2b0>
 80004fe:	3e02      	subs	r6, #2
 8000500:	4461      	add	r1, ip
 8000502:	1ac9      	subs	r1, r1, r3
 8000504:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000508:	e738      	b.n	800037c <__udivmoddi4+0x104>
 800050a:	462e      	mov	r6, r5
 800050c:	4628      	mov	r0, r5
 800050e:	e705      	b.n	800031c <__udivmoddi4+0xa4>
 8000510:	4606      	mov	r6, r0
 8000512:	e6e3      	b.n	80002dc <__udivmoddi4+0x64>
 8000514:	4618      	mov	r0, r3
 8000516:	e6f8      	b.n	800030a <__udivmoddi4+0x92>
 8000518:	454b      	cmp	r3, r9
 800051a:	d2a9      	bcs.n	8000470 <__udivmoddi4+0x1f8>
 800051c:	ebb9 0802 	subs.w	r8, r9, r2
 8000520:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000524:	3801      	subs	r0, #1
 8000526:	e7a3      	b.n	8000470 <__udivmoddi4+0x1f8>
 8000528:	4646      	mov	r6, r8
 800052a:	e7ea      	b.n	8000502 <__udivmoddi4+0x28a>
 800052c:	4620      	mov	r0, r4
 800052e:	e794      	b.n	800045a <__udivmoddi4+0x1e2>
 8000530:	4640      	mov	r0, r8
 8000532:	e7d1      	b.n	80004d8 <__udivmoddi4+0x260>
 8000534:	46d0      	mov	r8, sl
 8000536:	e77b      	b.n	8000430 <__udivmoddi4+0x1b8>
 8000538:	3b02      	subs	r3, #2
 800053a:	4461      	add	r1, ip
 800053c:	e732      	b.n	80003a4 <__udivmoddi4+0x12c>
 800053e:	4630      	mov	r0, r6
 8000540:	e709      	b.n	8000356 <__udivmoddi4+0xde>
 8000542:	4464      	add	r4, ip
 8000544:	3802      	subs	r0, #2
 8000546:	e742      	b.n	80003ce <__udivmoddi4+0x156>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <BAMOCAN_ID>:
//----------------------------------------------------------------------

// Ermittle Register nach Empfang Bamocar CAN-ID
//----------------------------------------------------------------------
void BAMOCAN_ID(uint8_t* data, uint8_t dlc)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b084      	sub	sp, #16
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	460b      	mov	r3, r1
 8000556:	70fb      	strb	r3, [r7, #3]
	uint8_t Reg = data[0];
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	733b      	strb	r3, [r7, #12]
	uint16_t speed = 0, strom;
 800055e:	2300      	movs	r3, #0
 8000560:	817b      	strh	r3, [r7, #10]

	// Waehlen welches Register gesendet wurde
	switch (Reg)
 8000562:	7b3b      	ldrb	r3, [r7, #12]
 8000564:	2bd8      	cmp	r3, #216	; 0xd8
 8000566:	f000 80be 	beq.w	80006e6 <BAMOCAN_ID+0x19a>
 800056a:	2bd8      	cmp	r3, #216	; 0xd8
 800056c:	f300 8100 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 8000570:	2ba8      	cmp	r3, #168	; 0xa8
 8000572:	d012      	beq.n	800059a <BAMOCAN_ID+0x4e>
 8000574:	2ba8      	cmp	r3, #168	; 0xa8
 8000576:	f300 80fb 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 800057a:	2b8f      	cmp	r3, #143	; 0x8f
 800057c:	d077      	beq.n	800066e <BAMOCAN_ID+0x122>
 800057e:	2b8f      	cmp	r3, #143	; 0x8f
 8000580:	f300 80f6 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 8000584:	2b5f      	cmp	r3, #95	; 0x5f
 8000586:	d025      	beq.n	80005d4 <BAMOCAN_ID+0x88>
 8000588:	2b5f      	cmp	r3, #95	; 0x5f
 800058a:	f300 80f1 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 800058e:	2b1b      	cmp	r3, #27
 8000590:	f000 80d4 	beq.w	800073c <BAMOCAN_ID+0x1f0>
 8000594:	2b40      	cmp	r3, #64	; 0x40
 8000596:	d037      	beq.n	8000608 <BAMOCAN_ID+0xbc>
 8000598:	e0ea      	b.n	8000770 <BAMOCAN_ID+0x224>
	{
		// Drehzahl vom Bamocar bekommen
		case BAMOCAR_REG_N_ACT_FILTER:
			speed = ((data[2]<<8) + data[1]);
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	3302      	adds	r3, #2
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	021b      	lsls	r3, r3, #8
 80005a4:	b29a      	uxth	r2, r3
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	3301      	adds	r3, #1
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	4413      	add	r3, r2
 80005b0:	817b      	strh	r3, [r7, #10]
			motor1.Drehzahl = speed;
 80005b2:	4a74      	ldr	r2, [pc, #464]	; (8000784 <BAMOCAN_ID+0x238>)
 80005b4:	897b      	ldrh	r3, [r7, #10]
 80005b6:	8053      	strh	r3, [r2, #2]
// Uart Ausgabe
#ifdef DEBUG_BAMOCAR
			uartTransmit("Motordrehzahl\n", 14);
 80005b8:	210e      	movs	r1, #14
 80005ba:	4873      	ldr	r0, [pc, #460]	; (8000788 <BAMOCAN_ID+0x23c>)
 80005bc:	f000 f900 	bl	80007c0 <uartTransmit>
			uartTransmitNumber(speed, 10);
 80005c0:	897b      	ldrh	r3, [r7, #10]
 80005c2:	210a      	movs	r1, #10
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 f90f 	bl	80007e8 <uartTransmitNumber>
			uartTransmit("\n", 1);
 80005ca:	2101      	movs	r1, #1
 80005cc:	486f      	ldr	r0, [pc, #444]	; (800078c <BAMOCAN_ID+0x240>)
 80005ce:	f000 f8f7 	bl	80007c0 <uartTransmit>
#endif
			break;
 80005d2:	e0d2      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Stromwert von Bamocar bekommen
		case BAMOCAR_REG_I_ACT_FILTER:
			strom = ((data[2]<<8) + data[1]);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	3302      	adds	r3, #2
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	b29b      	uxth	r3, r3
 80005dc:	021b      	lsls	r3, r3, #8
 80005de:	b29a      	uxth	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	3301      	adds	r3, #1
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	b29b      	uxth	r3, r3
 80005e8:	4413      	add	r3, r2
 80005ea:	813b      	strh	r3, [r7, #8]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Motorstrom\n", 11);
 80005ec:	210b      	movs	r1, #11
 80005ee:	4868      	ldr	r0, [pc, #416]	; (8000790 <BAMOCAN_ID+0x244>)
 80005f0:	f000 f8e6 	bl	80007c0 <uartTransmit>
			uartTransmitNumber(strom, 10);
 80005f4:	893b      	ldrh	r3, [r7, #8]
 80005f6:	210a      	movs	r1, #10
 80005f8:	4618      	mov	r0, r3
 80005fa:	f000 f8f5 	bl	80007e8 <uartTransmitNumber>
			uartTransmit("\n", 1);
 80005fe:	2101      	movs	r1, #1
 8000600:	4862      	ldr	r0, [pc, #392]	; (800078c <BAMOCAN_ID+0x240>)
 8000602:	f000 f8dd 	bl	80007c0 <uartTransmit>
#endif

			break;
 8000606:	e0b8      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Statusregister von Bamocar bekommen
		case BAMOCAR_REG_STATUS:
			bamocar_stat.status1 = ((data[4] << 24) + (data[3] << 16) + (data[2] << 8) + data[1]);
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	3304      	adds	r3, #4
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	061a      	lsls	r2, r3, #24
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	3303      	adds	r3, #3
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	041b      	lsls	r3, r3, #16
 8000618:	441a      	add	r2, r3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	3302      	adds	r3, #2
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	021b      	lsls	r3, r3, #8
 8000622:	4413      	add	r3, r2
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	3201      	adds	r2, #1
 8000628:	7812      	ldrb	r2, [r2, #0]
 800062a:	4413      	add	r3, r2
 800062c:	461a      	mov	r2, r3
 800062e:	4b59      	ldr	r3, [pc, #356]	; (8000794 <BAMOCAN_ID+0x248>)
 8000630:	601a      	str	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Bamocar Status\n", 15);
 8000632:	210f      	movs	r1, #15
 8000634:	4858      	ldr	r0, [pc, #352]	; (8000798 <BAMOCAN_ID+0x24c>)
 8000636:	f000 f8c3 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 4; i > 0; i--)
 800063a:	2304      	movs	r3, #4
 800063c:	73fb      	strb	r3, [r7, #15]
 800063e:	e00e      	b.n	800065e <BAMOCAN_ID+0x112>
			{
				uartTransmitNumber(bamocar_stat.status[i-1], 16);
 8000640:	7bfb      	ldrb	r3, [r7, #15]
 8000642:	3b01      	subs	r3, #1
 8000644:	4a53      	ldr	r2, [pc, #332]	; (8000794 <BAMOCAN_ID+0x248>)
 8000646:	5cd3      	ldrb	r3, [r2, r3]
 8000648:	2110      	movs	r1, #16
 800064a:	4618      	mov	r0, r3
 800064c:	f000 f8cc 	bl	80007e8 <uartTransmitNumber>
				uartTransmit(" ", 1);
 8000650:	2101      	movs	r1, #1
 8000652:	4852      	ldr	r0, [pc, #328]	; (800079c <BAMOCAN_ID+0x250>)
 8000654:	f000 f8b4 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 4; i > 0; i--)
 8000658:	7bfb      	ldrb	r3, [r7, #15]
 800065a:	3b01      	subs	r3, #1
 800065c:	73fb      	strb	r3, [r7, #15]
 800065e:	7bfb      	ldrb	r3, [r7, #15]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d1ed      	bne.n	8000640 <BAMOCAN_ID+0xf4>
			}
			uartTransmit("\n", 1);
 8000664:	2101      	movs	r1, #1
 8000666:	4849      	ldr	r0, [pc, #292]	; (800078c <BAMOCAN_ID+0x240>)
 8000668:	f000 f8aa 	bl	80007c0 <uartTransmit>
#endif

			break;
 800066c:	e085      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Errorregister von Bamocar bekommen
		case BAMOCAR_REG_ERROR:
			bamocar_error.error1 = ((data[2] << 8) + data[1]);
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	3302      	adds	r3, #2
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	b29b      	uxth	r3, r3
 8000676:	021b      	lsls	r3, r3, #8
 8000678:	b29a      	uxth	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	3301      	adds	r3, #1
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	b29b      	uxth	r3, r3
 8000682:	4413      	add	r3, r2
 8000684:	b29a      	uxth	r2, r3
 8000686:	4b46      	ldr	r3, [pc, #280]	; (80007a0 <BAMOCAN_ID+0x254>)
 8000688:	801a      	strh	r2, [r3, #0]
			bamocar_warnung.warnung1 = ((data[4] << 8) + data[3]);
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	3304      	adds	r3, #4
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	b29b      	uxth	r3, r3
 8000692:	021b      	lsls	r3, r3, #8
 8000694:	b29a      	uxth	r2, r3
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	3303      	adds	r3, #3
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	b29b      	uxth	r3, r3
 800069e:	4413      	add	r3, r2
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	4b40      	ldr	r3, [pc, #256]	; (80007a4 <BAMOCAN_ID+0x258>)
 80006a4:	801a      	strh	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Bamocar Error\n", 14);
 80006a6:	210e      	movs	r1, #14
 80006a8:	483f      	ldr	r0, [pc, #252]	; (80007a8 <BAMOCAN_ID+0x25c>)
 80006aa:	f000 f889 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 4; i++)
 80006ae:	2300      	movs	r3, #0
 80006b0:	73bb      	strb	r3, [r7, #14]
 80006b2:	e010      	b.n	80006d6 <BAMOCAN_ID+0x18a>
			{
				uartTransmitNumber(data[1+i], 16);
 80006b4:	7bbb      	ldrb	r3, [r7, #14]
 80006b6:	3301      	adds	r3, #1
 80006b8:	461a      	mov	r2, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	4413      	add	r3, r2
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	2110      	movs	r1, #16
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 f890 	bl	80007e8 <uartTransmitNumber>
				uartTransmit(" ", 1);
 80006c8:	2101      	movs	r1, #1
 80006ca:	4834      	ldr	r0, [pc, #208]	; (800079c <BAMOCAN_ID+0x250>)
 80006cc:	f000 f878 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 4; i++)
 80006d0:	7bbb      	ldrb	r3, [r7, #14]
 80006d2:	3301      	adds	r3, #1
 80006d4:	73bb      	strb	r3, [r7, #14]
 80006d6:	7bbb      	ldrb	r3, [r7, #14]
 80006d8:	2b03      	cmp	r3, #3
 80006da:	d9eb      	bls.n	80006b4 <BAMOCAN_ID+0x168>
			}
			uartTransmit("\n", 1);
 80006dc:	2101      	movs	r1, #1
 80006de:	482b      	ldr	r0, [pc, #172]	; (800078c <BAMOCAN_ID+0x240>)
 80006e0:	f000 f86e 	bl	80007c0 <uartTransmit>
#endif

			break;
 80006e4:	e049      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Status IO Register von Bamocar bekommen
		case BAMOCAR_REG_STATUS_IO:
			bamocar_IOstatus.status1 = ((data[2] << 8) + data[1]);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	3302      	adds	r3, #2
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	021b      	lsls	r3, r3, #8
 80006f0:	b29a      	uxth	r2, r3
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	3301      	adds	r3, #1
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	b29b      	uxth	r3, r3
 80006fa:	4413      	add	r3, r2
 80006fc:	b29a      	uxth	r2, r3
 80006fe:	4b2b      	ldr	r3, [pc, #172]	; (80007ac <BAMOCAN_ID+0x260>)
 8000700:	801a      	strh	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Bamocar IO Status\n", 18);
 8000702:	2112      	movs	r1, #18
 8000704:	482a      	ldr	r0, [pc, #168]	; (80007b0 <BAMOCAN_ID+0x264>)
 8000706:	f000 f85b 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 2; i++)
 800070a:	2300      	movs	r3, #0
 800070c:	737b      	strb	r3, [r7, #13]
 800070e:	e00d      	b.n	800072c <BAMOCAN_ID+0x1e0>
			{
				uartTransmitNumber(bamocar_IOstatus.status[i], 16);
 8000710:	7b7b      	ldrb	r3, [r7, #13]
 8000712:	4a26      	ldr	r2, [pc, #152]	; (80007ac <BAMOCAN_ID+0x260>)
 8000714:	5cd3      	ldrb	r3, [r2, r3]
 8000716:	2110      	movs	r1, #16
 8000718:	4618      	mov	r0, r3
 800071a:	f000 f865 	bl	80007e8 <uartTransmitNumber>
				uartTransmit(" ", 1);
 800071e:	2101      	movs	r1, #1
 8000720:	481e      	ldr	r0, [pc, #120]	; (800079c <BAMOCAN_ID+0x250>)
 8000722:	f000 f84d 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 2; i++)
 8000726:	7b7b      	ldrb	r3, [r7, #13]
 8000728:	3301      	adds	r3, #1
 800072a:	737b      	strb	r3, [r7, #13]
 800072c:	7b7b      	ldrb	r3, [r7, #13]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d9ee      	bls.n	8000710 <BAMOCAN_ID+0x1c4>
			}
			uartTransmit("\n", 1);
 8000732:	2101      	movs	r1, #1
 8000734:	4815      	ldr	r0, [pc, #84]	; (800078c <BAMOCAN_ID+0x240>)
 8000736:	f000 f843 	bl	80007c0 <uartTransmit>
#endif

			break;
 800073a:	e01e      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Firmware von Bamocar ausgelesen
		case BAMOCAR_REG_FIRMWARE:
			bamocar_data.data = ((data[2]<<8) + data[1]);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	3302      	adds	r3, #2
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	021b      	lsls	r3, r3, #8
 8000744:	687a      	ldr	r2, [r7, #4]
 8000746:	3201      	adds	r2, #1
 8000748:	7812      	ldrb	r2, [r2, #0]
 800074a:	4413      	add	r3, r2
 800074c:	461a      	mov	r2, r3
 800074e:	4b19      	ldr	r3, [pc, #100]	; (80007b4 <BAMOCAN_ID+0x268>)
 8000750:	601a      	str	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Firmware\n", 9);
 8000752:	2109      	movs	r1, #9
 8000754:	4818      	ldr	r0, [pc, #96]	; (80007b8 <BAMOCAN_ID+0x26c>)
 8000756:	f000 f833 	bl	80007c0 <uartTransmit>
			uartTransmitNumber(bamocar_data.data, 16);
 800075a:	4b16      	ldr	r3, [pc, #88]	; (80007b4 <BAMOCAN_ID+0x268>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2110      	movs	r1, #16
 8000760:	4618      	mov	r0, r3
 8000762:	f000 f841 	bl	80007e8 <uartTransmitNumber>
			uartTransmit("\n", 1);
 8000766:	2101      	movs	r1, #1
 8000768:	4808      	ldr	r0, [pc, #32]	; (800078c <BAMOCAN_ID+0x240>)
 800076a:	f000 f829 	bl	80007c0 <uartTransmit>
#endif

			break;
 800076e:	e004      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Register fuer Bamocar nicht definiert, Fehler
		default:
			uartTransmit("Bamocar Register nicht definiert\n", 33);
 8000770:	2121      	movs	r1, #33	; 0x21
 8000772:	4812      	ldr	r0, [pc, #72]	; (80007bc <BAMOCAN_ID+0x270>)
 8000774:	f000 f824 	bl	80007c0 <uartTransmit>
			break;
 8000778:	bf00      	nop
	}
}
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000118 	.word	0x20000118
 8000788:	08006890 	.word	0x08006890
 800078c:	080068a0 	.word	0x080068a0
 8000790:	080068a4 	.word	0x080068a4
 8000794:	2000002c 	.word	0x2000002c
 8000798:	080068b0 	.word	0x080068b0
 800079c:	080068c0 	.word	0x080068c0
 80007a0:	20000030 	.word	0x20000030
 80007a4:	20000034 	.word	0x20000034
 80007a8:	080068c4 	.word	0x080068c4
 80007ac:	20000028 	.word	0x20000028
 80007b0:	080068d4 	.word	0x080068d4
 80007b4:	20000038 	.word	0x20000038
 80007b8:	080068e8 	.word	0x080068e8
 80007bc:	080068f4 	.word	0x080068f4

080007c0 <uartTransmit>:
//----------------------------------------------------------------------

// Uart2 Transmit Funktion
//----------------------------------------------------------------------
void uartTransmit(const char *str, const size_t size)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)str, size, 1000);
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	b29a      	uxth	r2, r3
 80007ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007d2:	6879      	ldr	r1, [r7, #4]
 80007d4:	4803      	ldr	r0, [pc, #12]	; (80007e4 <uartTransmit+0x24>)
 80007d6:	f005 fb37 	bl	8005e48 <HAL_UART_Transmit>
}
 80007da:	bf00      	nop
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	200001b8 	.word	0x200001b8

080007e8 <uartTransmitNumber>:
//----------------------------------------------------------------------

// Uart2 Transmit Nummer Funktion
//----------------------------------------------------------------------
void uartTransmitNumber(const uint32_t number, const uint32_t base)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	6039      	str	r1, [r7, #0]
	char str[11];

	utoa(number, str, base);
 80007f2:	683a      	ldr	r2, [r7, #0]
 80007f4:	f107 030c 	add.w	r3, r7, #12
 80007f8:	4619      	mov	r1, r3
 80007fa:	6878      	ldr	r0, [r7, #4]
 80007fc:	f006 f83a 	bl	8006874 <utoa>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
 8000800:	f107 030c 	add.w	r3, r7, #12
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff fd17 	bl	8000238 <strlen>
 800080a:	4603      	mov	r3, r0
 800080c:	b29a      	uxth	r2, r3
 800080e:	f107 010c 	add.w	r1, r7, #12
 8000812:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000816:	4803      	ldr	r0, [pc, #12]	; (8000824 <uartTransmitNumber+0x3c>)
 8000818:	f005 fb16 	bl	8005e48 <HAL_UART_Transmit>
}
 800081c:	bf00      	nop
 800081e:	3718      	adds	r7, #24
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200001b8 	.word	0x200001b8

08000828 <collectHardwareInfo>:


// Collects hardware information from microcontroller and prints it
//----------------------------------------------------------------------
void collectHardwareInfo(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
	#define STRING_STM_DEVICE_ID			"\nSTM32 Device ID:\t"
	#define STRING_STM_REVISION				"\nSTM32 Revision ID:\t"
	#define STRING_STM_FREQ					"\nSTM32 CPU-Freq:\t\t"
	#define STRING_STM_UUID					"\nSTM32 UUID:\t\t"

	uartTransmit(STRING_STM_DEVICE_ID, sizeof(STRING_STM_DEVICE_ID));
 800082e:	2113      	movs	r1, #19
 8000830:	483d      	ldr	r0, [pc, #244]	; (8000928 <collectHardwareInfo+0x100>)
 8000832:	f7ff ffc5 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetDEVID(), 10);									// Mikrocontroller Typ
 8000836:	f002 f895 	bl	8002964 <HAL_GetDEVID>
 800083a:	4603      	mov	r3, r0
 800083c:	210a      	movs	r1, #10
 800083e:	4618      	mov	r0, r3
 8000840:	f7ff ffd2 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(STRING_STM_REVISION, sizeof(STRING_STM_REVISION));
 8000844:	2115      	movs	r1, #21
 8000846:	4839      	ldr	r0, [pc, #228]	; (800092c <collectHardwareInfo+0x104>)
 8000848:	f7ff ffba 	bl	80007c0 <uartTransmit>

	switch(HAL_GetREVID())													// Mikrocontroller Revision
 800084c:	f002 f87e 	bl	800294c <HAL_GetREVID>
 8000850:	4603      	mov	r3, r0
 8000852:	f242 0201 	movw	r2, #8193	; 0x2001
 8000856:	4293      	cmp	r3, r2
 8000858:	d016      	beq.n	8000888 <collectHardwareInfo+0x60>
 800085a:	f242 0201 	movw	r2, #8193	; 0x2001
 800085e:	4293      	cmp	r3, r2
 8000860:	d817      	bhi.n	8000892 <collectHardwareInfo+0x6a>
 8000862:	f241 0201 	movw	r2, #4097	; 0x1001
 8000866:	4293      	cmp	r3, r2
 8000868:	d004      	beq.n	8000874 <collectHardwareInfo+0x4c>
 800086a:	f241 0203 	movw	r2, #4099	; 0x1003
 800086e:	4293      	cmp	r3, r2
 8000870:	d005      	beq.n	800087e <collectHardwareInfo+0x56>
 8000872:	e00e      	b.n	8000892 <collectHardwareInfo+0x6a>
	{
		case 0x1001:
			uartTransmit("Z", 1);
 8000874:	2101      	movs	r1, #1
 8000876:	482e      	ldr	r0, [pc, #184]	; (8000930 <collectHardwareInfo+0x108>)
 8000878:	f7ff ffa2 	bl	80007c0 <uartTransmit>
			break;
 800087c:	e011      	b.n	80008a2 <collectHardwareInfo+0x7a>
		case 0x1003:
			uartTransmit("Y", 1);
 800087e:	2101      	movs	r1, #1
 8000880:	482c      	ldr	r0, [pc, #176]	; (8000934 <collectHardwareInfo+0x10c>)
 8000882:	f7ff ff9d 	bl	80007c0 <uartTransmit>
			break;
 8000886:	e00c      	b.n	80008a2 <collectHardwareInfo+0x7a>
		case 0x2001:
			uartTransmit("X", 1);
 8000888:	2101      	movs	r1, #1
 800088a:	482b      	ldr	r0, [pc, #172]	; (8000938 <collectHardwareInfo+0x110>)
 800088c:	f7ff ff98 	bl	80007c0 <uartTransmit>
			break;
 8000890:	e007      	b.n	80008a2 <collectHardwareInfo+0x7a>
		default:
			uartTransmitNumber(HAL_GetREVID(), 10);
 8000892:	f002 f85b 	bl	800294c <HAL_GetREVID>
 8000896:	4603      	mov	r3, r0
 8000898:	210a      	movs	r1, #10
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff ffa4 	bl	80007e8 <uartTransmitNumber>
			break;
 80008a0:	bf00      	nop
	}


	uartTransmit(STRING_STM_FREQ, sizeof(STRING_STM_FREQ));
 80008a2:	2113      	movs	r1, #19
 80008a4:	4825      	ldr	r0, [pc, #148]	; (800093c <collectHardwareInfo+0x114>)
 80008a6:	f7ff ff8b 	bl	80007c0 <uartTransmit>
	{
		uint32_t frequency = HAL_RCC_GetSysClockFreq();						// Systemfrequenz ausgeben
 80008aa:	f004 f9f9 	bl	8004ca0 <HAL_RCC_GetSysClockFreq>
 80008ae:	6078      	str	r0, [r7, #4]
		frequency = frequency/1000000;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	4a23      	ldr	r2, [pc, #140]	; (8000940 <collectHardwareInfo+0x118>)
 80008b4:	fba2 2303 	umull	r2, r3, r2, r3
 80008b8:	0c9b      	lsrs	r3, r3, #18
 80008ba:	607b      	str	r3, [r7, #4]

		uartTransmitNumber(frequency, 10);
 80008bc:	210a      	movs	r1, #10
 80008be:	6878      	ldr	r0, [r7, #4]
 80008c0:	f7ff ff92 	bl	80007e8 <uartTransmitNumber>
	}

	uartTransmit(" MHz", 4);
 80008c4:	2104      	movs	r1, #4
 80008c6:	481f      	ldr	r0, [pc, #124]	; (8000944 <collectHardwareInfo+0x11c>)
 80008c8:	f7ff ff7a 	bl	80007c0 <uartTransmit>


	uartTransmit("\n", 1);
 80008cc:	2101      	movs	r1, #1
 80008ce:	481e      	ldr	r0, [pc, #120]	; (8000948 <collectHardwareInfo+0x120>)
 80008d0:	f7ff ff76 	bl	80007c0 <uartTransmit>
	uartTransmit(STRING_STM_UUID, sizeof(STRING_STM_UUID));
 80008d4:	210f      	movs	r1, #15
 80008d6:	481d      	ldr	r0, [pc, #116]	; (800094c <collectHardwareInfo+0x124>)
 80008d8:	f7ff ff72 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw0(), 16);									// UID0 ausgeben
 80008dc:	f002 f850 	bl	8002980 <HAL_GetUIDw0>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2110      	movs	r1, #16
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff ff7f 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(" ", 1);
 80008ea:	2101      	movs	r1, #1
 80008ec:	4818      	ldr	r0, [pc, #96]	; (8000950 <collectHardwareInfo+0x128>)
 80008ee:	f7ff ff67 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw1(), 16);									// UID1 ausgeben
 80008f2:	f002 f851 	bl	8002998 <HAL_GetUIDw1>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2110      	movs	r1, #16
 80008fa:	4618      	mov	r0, r3
 80008fc:	f7ff ff74 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000900:	2101      	movs	r1, #1
 8000902:	4813      	ldr	r0, [pc, #76]	; (8000950 <collectHardwareInfo+0x128>)
 8000904:	f7ff ff5c 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw2(), 16);									// UID2 ausgeben
 8000908:	f002 f852 	bl	80029b0 <HAL_GetUIDw2>
 800090c:	4603      	mov	r3, r0
 800090e:	2110      	movs	r1, #16
 8000910:	4618      	mov	r0, r3
 8000912:	f7ff ff69 	bl	80007e8 <uartTransmitNumber>

	uartTransmit("\n", 1);
 8000916:	2101      	movs	r1, #1
 8000918:	480b      	ldr	r0, [pc, #44]	; (8000948 <collectHardwareInfo+0x120>)
 800091a:	f7ff ff51 	bl	80007c0 <uartTransmit>
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	08006970 	.word	0x08006970
 800092c:	08006984 	.word	0x08006984
 8000930:	0800699c 	.word	0x0800699c
 8000934:	080069a0 	.word	0x080069a0
 8000938:	080069a4 	.word	0x080069a4
 800093c:	080069a8 	.word	0x080069a8
 8000940:	431bde83 	.word	0x431bde83
 8000944:	080069bc 	.word	0x080069bc
 8000948:	080069c4 	.word	0x080069c4
 800094c:	080069c8 	.word	0x080069c8
 8000950:	080069d8 	.word	0x080069d8

08000954 <collectSoftwareInfo>:
//----------------------------------------------------------------------

// Collects Software information and prints it
//----------------------------------------------------------------------
void collectSoftwareInfo(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
	#define STRING_GIT_TAG_COMMIT			"\nGit Tags commit:\t\t"
	#define STRING_GIT_TAG_DIRTY			"\nGit Dirty commit:\t\t"
	#define STRING_BUILD_DATE				"\nBuild Date:\t\t"
	#define STRING_BUILD_TIME				"\nBuild Time:\t\t"

	uartTransmit(STRING_GIT_COMMIT, sizeof(STRING_GIT_COMMIT));
 8000958:	210f      	movs	r1, #15
 800095a:	4826      	ldr	r0, [pc, #152]	; (80009f4 <collectSoftwareInfo+0xa0>)
 800095c:	f7ff ff30 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_COMMIT, sizeof(GIT_COMMIT));							// Git Commit anzeigen
 8000960:	2108      	movs	r1, #8
 8000962:	4825      	ldr	r0, [pc, #148]	; (80009f8 <collectSoftwareInfo+0xa4>)
 8000964:	f7ff ff2c 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH, sizeof(STRING_GIT_BRANCH));
 8000968:	210f      	movs	r1, #15
 800096a:	4824      	ldr	r0, [pc, #144]	; (80009fc <collectSoftwareInfo+0xa8>)
 800096c:	f7ff ff28 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_BRANCH, sizeof(GIT_BRANCH));							// Git Branch anzeigen
 8000970:	2106      	movs	r1, #6
 8000972:	4823      	ldr	r0, [pc, #140]	; (8000a00 <collectSoftwareInfo+0xac>)
 8000974:	f7ff ff24 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_HASH, sizeof(STRING_GIT_HASH));
 8000978:	210d      	movs	r1, #13
 800097a:	4822      	ldr	r0, [pc, #136]	; (8000a04 <collectSoftwareInfo+0xb0>)
 800097c:	f7ff ff20 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_HASH, sizeof(GIT_HASH));								// Git Hash anzeigen
 8000980:	2129      	movs	r1, #41	; 0x29
 8000982:	4821      	ldr	r0, [pc, #132]	; (8000a08 <collectSoftwareInfo+0xb4>)
 8000984:	f7ff ff1c 	bl	80007c0 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 8000988:	2101      	movs	r1, #1
 800098a:	4820      	ldr	r0, [pc, #128]	; (8000a0c <collectSoftwareInfo+0xb8>)
 800098c:	f7ff ff18 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 8000990:	2115      	movs	r1, #21
 8000992:	481f      	ldr	r0, [pc, #124]	; (8000a10 <collectSoftwareInfo+0xbc>)
 8000994:	f7ff ff14 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_LAST_TAG, sizeof(GIT_LAST_TAG));						// Git letzten Tags anzeigen
 8000998:	2105      	movs	r1, #5
 800099a:	481e      	ldr	r0, [pc, #120]	; (8000a14 <collectSoftwareInfo+0xc0>)
 800099c:	f7ff ff10 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 80009a0:	2114      	movs	r1, #20
 80009a2:	481d      	ldr	r0, [pc, #116]	; (8000a18 <collectSoftwareInfo+0xc4>)
 80009a4:	f7ff ff0c 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_COMMIT, sizeof(GIT_TAG_COMMIT));					// Git Tags Commit anzeigen
 80009a8:	2108      	movs	r1, #8
 80009aa:	481c      	ldr	r0, [pc, #112]	; (8000a1c <collectSoftwareInfo+0xc8>)
 80009ac:	f7ff ff08 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_DIRTY, sizeof(STRING_GIT_TAG_DIRTY));
 80009b0:	2115      	movs	r1, #21
 80009b2:	481b      	ldr	r0, [pc, #108]	; (8000a20 <collectSoftwareInfo+0xcc>)
 80009b4:	f7ff ff04 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY, sizeof(GIT_TAG_DIRTY));						// Git Dirty Commit anzeigen
 80009b8:	2111      	movs	r1, #17
 80009ba:	481a      	ldr	r0, [pc, #104]	; (8000a24 <collectSoftwareInfo+0xd0>)
 80009bc:	f7ff ff00 	bl	80007c0 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80009c0:	2101      	movs	r1, #1
 80009c2:	4812      	ldr	r0, [pc, #72]	; (8000a0c <collectSoftwareInfo+0xb8>)
 80009c4:	f7ff fefc 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_BUILD_DATE, sizeof(STRING_BUILD_DATE));
 80009c8:	210f      	movs	r1, #15
 80009ca:	4817      	ldr	r0, [pc, #92]	; (8000a28 <collectSoftwareInfo+0xd4>)
 80009cc:	f7ff fef8 	bl	80007c0 <uartTransmit>
	uartTransmit(BUILD_DATE, sizeof(BUILD_DATE));							// Kompilierdatum anzeigen
 80009d0:	210b      	movs	r1, #11
 80009d2:	4816      	ldr	r0, [pc, #88]	; (8000a2c <collectSoftwareInfo+0xd8>)
 80009d4:	f7ff fef4 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_BUILD_TIME, sizeof(STRING_BUILD_TIME));
 80009d8:	210f      	movs	r1, #15
 80009da:	4815      	ldr	r0, [pc, #84]	; (8000a30 <collectSoftwareInfo+0xdc>)
 80009dc:	f7ff fef0 	bl	80007c0 <uartTransmit>
	uartTransmit(BUILD_TIME, sizeof(BUILD_TIME));							// Kompilierzeit anzeigen
 80009e0:	2109      	movs	r1, #9
 80009e2:	4814      	ldr	r0, [pc, #80]	; (8000a34 <collectSoftwareInfo+0xe0>)
 80009e4:	f7ff feec 	bl	80007c0 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80009e8:	2101      	movs	r1, #1
 80009ea:	4808      	ldr	r0, [pc, #32]	; (8000a0c <collectSoftwareInfo+0xb8>)
 80009ec:	f7ff fee8 	bl	80007c0 <uartTransmit>
}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	080069dc 	.word	0x080069dc
 80009f8:	080069ec 	.word	0x080069ec
 80009fc:	080069f4 	.word	0x080069f4
 8000a00:	08006a04 	.word	0x08006a04
 8000a04:	08006a0c 	.word	0x08006a0c
 8000a08:	08006a1c 	.word	0x08006a1c
 8000a0c:	080069c4 	.word	0x080069c4
 8000a10:	08006a48 	.word	0x08006a48
 8000a14:	08006a60 	.word	0x08006a60
 8000a18:	08006a68 	.word	0x08006a68
 8000a1c:	08006a7c 	.word	0x08006a7c
 8000a20:	08006a84 	.word	0x08006a84
 8000a24:	08006a9c 	.word	0x08006a9c
 8000a28:	08006ab0 	.word	0x08006ab0
 8000a2c:	08006ac0 	.word	0x08006ac0
 8000a30:	08006acc 	.word	0x08006acc
 8000a34:	08006adc 	.word	0x08006adc

08000a38 <collectMiddlewareInfo>:
//----------------------------------------------------------------------

// Collects Version information from Middleware and prints it
//----------------------------------------------------------------------
void collectMiddlewareInfo(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	#define STRING_CMSIS_VERSION			"\nCMSIS Version:\t\t"
	#define STRING_HAL_VERSION				"\nHAL Version:\t\t"
	#define STRING_RTOS_CMSIS_VERSION		"\nRTOS CMSIS Version:\t"
	#define STRING_RTOS_VERSION				"\nRTOS Version:\t\t"

	uartTransmit(STRING_CMSIS_VERSION, sizeof(STRING_CMSIS_VERSION));
 8000a3c:	2112      	movs	r1, #18
 8000a3e:	4824      	ldr	r0, [pc, #144]	; (8000ad0 <collectMiddlewareInfo+0x98>)
 8000a40:	f7ff febe 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_MAIN, 10);						// CMSIS Version anzeigen
 8000a44:	210a      	movs	r1, #10
 8000a46:	2005      	movs	r0, #5
 8000a48:	f7ff fece 	bl	80007e8 <uartTransmitNumber>
	uartTransmit(".", 1);
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	4821      	ldr	r0, [pc, #132]	; (8000ad4 <collectMiddlewareInfo+0x9c>)
 8000a50:	f7ff feb6 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_SUB, 10);						// CMSIS Version anzeigen
 8000a54:	210a      	movs	r1, #10
 8000a56:	2001      	movs	r0, #1
 8000a58:	f7ff fec6 	bl	80007e8 <uartTransmitNumber>


	uartTransmit(STRING_HAL_VERSION, sizeof(STRING_HAL_VERSION));			// Hal Version anzeigen
 8000a5c:	2110      	movs	r1, #16
 8000a5e:	481e      	ldr	r0, [pc, #120]	; (8000ad8 <collectMiddlewareInfo+0xa0>)
 8000a60:	f7ff feae 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 24) & 0xFF), 10);
 8000a64:	f001 ff68 	bl	8002938 <HAL_GetHalVersion>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	0e1b      	lsrs	r3, r3, #24
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	210a      	movs	r1, #10
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff feb9 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000a76:	2101      	movs	r1, #1
 8000a78:	4816      	ldr	r0, [pc, #88]	; (8000ad4 <collectMiddlewareInfo+0x9c>)
 8000a7a:	f7ff fea1 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 16) & 0xFF), 10);
 8000a7e:	f001 ff5b 	bl	8002938 <HAL_GetHalVersion>
 8000a82:	4603      	mov	r3, r0
 8000a84:	0c1b      	lsrs	r3, r3, #16
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	210a      	movs	r1, #10
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff feac 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000a90:	2101      	movs	r1, #1
 8000a92:	4810      	ldr	r0, [pc, #64]	; (8000ad4 <collectMiddlewareInfo+0x9c>)
 8000a94:	f7ff fe94 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 8) & 0xFF), 10);
 8000a98:	f001 ff4e 	bl	8002938 <HAL_GetHalVersion>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	0a1b      	lsrs	r3, r3, #8
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	210a      	movs	r1, #10
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fe9f 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000aaa:	2101      	movs	r1, #1
 8000aac:	4809      	ldr	r0, [pc, #36]	; (8000ad4 <collectMiddlewareInfo+0x9c>)
 8000aae:	f7ff fe87 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)(HAL_GetHalVersion() & 0xFF), 10);
 8000ab2:	f001 ff41 	bl	8002938 <HAL_GetHalVersion>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	210a      	movs	r1, #10
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff fe93 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);
	uartTransmitNumber(tskKERNEL_VERSION_BUILD, 10);						// FreeRTOS Kernel Version anzeigen
#endif

	uartTransmit("\n", 1);
 8000ac2:	2101      	movs	r1, #1
 8000ac4:	4805      	ldr	r0, [pc, #20]	; (8000adc <collectMiddlewareInfo+0xa4>)
 8000ac6:	f7ff fe7b 	bl	80007c0 <uartTransmit>
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	08006ae8 	.word	0x08006ae8
 8000ad4:	08006afc 	.word	0x08006afc
 8000ad8:	08006b00 	.word	0x08006b00
 8000adc:	080069c4 	.word	0x080069c4

08000ae0 <collectGitcounts>:
//----------------------------------------------------------------------

// Collects Git count information and prints it
//----------------------------------------------------------------------
void collectGitcounts(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
	#define STRING_GIT_OVERALL_COMMIT_COUNT	"\nGit Overall count:\t\t"
	#define STRING_GIT_BRANCH_COMMIT_COUNT	"\nGit Branch commit count:\t\t"
	#define STRING_GIT_ACTIVE_BRANCHES		"\nGit active Branches:\t\t"
	#define STRING_GIT_TAG_COUNT			"\nGit Tags count:\t\t"

	uartTransmit(STRING_GIT_TAG_DIRTY_COUNT, sizeof(STRING_GIT_TAG_DIRTY_COUNT));
 8000ae4:	2114      	movs	r1, #20
 8000ae6:	4814      	ldr	r0, [pc, #80]	; (8000b38 <collectGitcounts+0x58>)
 8000ae8:	f7ff fe6a 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY_COUNT, sizeof(GIT_TAG_DIRTY_COUNT));			// Git zaehle Dirty commits nach letztem Tags und Anzahl anzeigen
 8000aec:	2103      	movs	r1, #3
 8000aee:	4813      	ldr	r0, [pc, #76]	; (8000b3c <collectGitcounts+0x5c>)
 8000af0:	f7ff fe66 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_OVERALL_COMMIT_COUNT, sizeof(STRING_GIT_OVERALL_COMMIT_COUNT));
 8000af4:	2116      	movs	r1, #22
 8000af6:	4812      	ldr	r0, [pc, #72]	; (8000b40 <collectGitcounts+0x60>)
 8000af8:	f7ff fe62 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_OVERALL_COMMIT_COUNT, sizeof(GIT_OVERALL_COMMIT_COUNT));// Git alle Commits zaehlen und Anzahl anzeigen
 8000afc:	2103      	movs	r1, #3
 8000afe:	4811      	ldr	r0, [pc, #68]	; (8000b44 <collectGitcounts+0x64>)
 8000b00:	f7ff fe5e 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH_COMMIT_COUNT, sizeof(STRING_GIT_BRANCH_COMMIT_COUNT));
 8000b04:	211c      	movs	r1, #28
 8000b06:	4810      	ldr	r0, [pc, #64]	; (8000b48 <collectGitcounts+0x68>)
 8000b08:	f7ff fe5a 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_BRANCH_COMMIT_COUNT, sizeof(GIT_BRANCH_COMMIT_COUNT));	// Git Branch Commits zaehken und Anzahl anzeigen
 8000b0c:	2103      	movs	r1, #3
 8000b0e:	480f      	ldr	r0, [pc, #60]	; (8000b4c <collectGitcounts+0x6c>)
 8000b10:	f7ff fe56 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 8000b14:	2115      	movs	r1, #21
 8000b16:	480e      	ldr	r0, [pc, #56]	; (8000b50 <collectGitcounts+0x70>)
 8000b18:	f7ff fe52 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_ACTIVE_BRANCHES, sizeof(GIT_ACTIVE_BRANCHES));			// Git aktive Branches zaehlen und Anzahl anzeigen
 8000b1c:	2102      	movs	r1, #2
 8000b1e:	480d      	ldr	r0, [pc, #52]	; (8000b54 <collectGitcounts+0x74>)
 8000b20:	f7ff fe4e 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 8000b24:	2114      	movs	r1, #20
 8000b26:	480c      	ldr	r0, [pc, #48]	; (8000b58 <collectGitcounts+0x78>)
 8000b28:	f7ff fe4a 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_COUNT, sizeof(GIT_TAG_COUNT));						// Git Tags zaehlen und Anzahl anzeigen
 8000b2c:	2102      	movs	r1, #2
 8000b2e:	480b      	ldr	r0, [pc, #44]	; (8000b5c <collectGitcounts+0x7c>)
 8000b30:	f7ff fe46 	bl	80007c0 <uartTransmit>
}
 8000b34:	bf00      	nop
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	08006b10 	.word	0x08006b10
 8000b3c:	08006b24 	.word	0x08006b24
 8000b40:	08006b28 	.word	0x08006b28
 8000b44:	08006b40 	.word	0x08006b40
 8000b48:	08006b44 	.word	0x08006b44
 8000b4c:	08006b60 	.word	0x08006b60
 8000b50:	08006a48 	.word	0x08006a48
 8000b54:	08006b64 	.word	0x08006b64
 8000b58:	08006a68 	.word	0x08006a68
 8000b5c:	08006b68 	.word	0x08006b68

08000b60 <collectSystemInfo>:
//----------------------------------------------------------------------

// Collects Information from microcontroller and send to UART
//----------------------------------------------------------------------
void collectSystemInfo(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
	#define STRING_HARDWARE_TITEL			"\n\t --Hardware--\n"
	#define STRING_MIDDLEWARE_TITEL			"\n\t --Middleware--\n"
	#define STRING_SOFTWARE_TITEL			"\n\t --Software--\n"
	#define STRING_GIT_COUNTS				"\n\t --Git counts--\n"

	uartTransmit(STRING_HARDWARE_TITEL, sizeof(STRING_HARDWARE_TITEL));
 8000b64:	2111      	movs	r1, #17
 8000b66:	480e      	ldr	r0, [pc, #56]	; (8000ba0 <collectSystemInfo+0x40>)
 8000b68:	f7ff fe2a 	bl	80007c0 <uartTransmit>
	collectHardwareInfo();													// Sammelt Hardware Informationen und gibt diese ueber Uart aus
 8000b6c:	f7ff fe5c 	bl	8000828 <collectHardwareInfo>

	uartTransmit(STRING_SOFTWARE_TITEL, sizeof(STRING_SOFTWARE_TITEL));
 8000b70:	2111      	movs	r1, #17
 8000b72:	480c      	ldr	r0, [pc, #48]	; (8000ba4 <collectSystemInfo+0x44>)
 8000b74:	f7ff fe24 	bl	80007c0 <uartTransmit>
	collectSoftwareInfo();													// Sammelt Software Informationen und gibt diese ueber Uart aus
 8000b78:	f7ff feec 	bl	8000954 <collectSoftwareInfo>

	uartTransmit(STRING_MIDDLEWARE_TITEL, sizeof(STRING_MIDDLEWARE_TITEL));
 8000b7c:	2113      	movs	r1, #19
 8000b7e:	480a      	ldr	r0, [pc, #40]	; (8000ba8 <collectSystemInfo+0x48>)
 8000b80:	f7ff fe1e 	bl	80007c0 <uartTransmit>
	collectMiddlewareInfo();												// Sammelt Middleware Informationen und gibt diese ueber Uart aus
 8000b84:	f7ff ff58 	bl	8000a38 <collectMiddlewareInfo>

	uartTransmit(STRING_GIT_COUNTS, sizeof(STRING_GIT_COUNTS));
 8000b88:	2113      	movs	r1, #19
 8000b8a:	4808      	ldr	r0, [pc, #32]	; (8000bac <collectSystemInfo+0x4c>)
 8000b8c:	f7ff fe18 	bl	80007c0 <uartTransmit>
	collectGitcounts();														// Sammelt Git count Informationen und gibt diese ueber Uart aus
 8000b90:	f7ff ffa6 	bl	8000ae0 <collectGitcounts>

	uartTransmit("\n\n\n", 3);
 8000b94:	2103      	movs	r1, #3
 8000b96:	4806      	ldr	r0, [pc, #24]	; (8000bb0 <collectSystemInfo+0x50>)
 8000b98:	f7ff fe12 	bl	80007c0 <uartTransmit>
}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	08006b6c 	.word	0x08006b6c
 8000ba4:	08006b80 	.word	0x08006b80
 8000ba8:	08006b94 	.word	0x08006b94
 8000bac:	08006ba8 	.word	0x08006ba8
 8000bb0:	08006bbc 	.word	0x08006bbc

08000bb4 <readResetSource>:
//----------------------------------------------------------------------

// Collects Reset source Flag microcontroller
//----------------------------------------------------------------------
reset_reason readResetSource(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
	reset_reason reset_flags = STARTUP;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	71fb      	strb	r3, [r7, #7]

	// Pruefe Reset Flag Internen Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == true)
 8000bbe:	4b25      	ldr	r3, [pc, #148]	; (8000c54 <readResetSource+0xa0>)
 8000bc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000bc2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d002      	beq.n	8000bd0 <readResetSource+0x1c>
	{
		reset_flags += IWDG1;
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Window Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST) == true)
 8000bd0:	4b20      	ldr	r3, [pc, #128]	; (8000c54 <readResetSource+0xa0>)
 8000bd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000bd4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d002      	beq.n	8000be2 <readResetSource+0x2e>
	{
		reset_flags += WWDG1;
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	3302      	adds	r3, #2
 8000be0:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Low Power Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST) == true)
 8000be2:	4b1c      	ldr	r3, [pc, #112]	; (8000c54 <readResetSource+0xa0>)
 8000be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	da02      	bge.n	8000bf0 <readResetSource+0x3c>
	{
		reset_flags += CPURST1;
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	3304      	adds	r3, #4
 8000bee:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Brown Out Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == true)
 8000bf0:	4b18      	ldr	r3, [pc, #96]	; (8000c54 <readResetSource+0xa0>)
 8000bf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000bf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d002      	beq.n	8000c02 <readResetSource+0x4e>
	{
		reset_flags += BORST1;
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	3308      	adds	r3, #8
 8000c00:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Power On Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) == true)
 8000c02:	4b14      	ldr	r3, [pc, #80]	; (8000c54 <readResetSource+0xa0>)
 8000c04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c06:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d002      	beq.n	8000c14 <readResetSource+0x60>
	{
		reset_flags += PORST1;
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	3310      	adds	r3, #16
 8000c12:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Software Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST) == true)
 8000c14:	4b0f      	ldr	r3, [pc, #60]	; (8000c54 <readResetSource+0xa0>)
 8000c16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d002      	beq.n	8000c26 <readResetSource+0x72>
	{
		reset_flags += SFTRST1;
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	3320      	adds	r3, #32
 8000c24:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Pin-Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) == true)
 8000c26:	4b0b      	ldr	r3, [pc, #44]	; (8000c54 <readResetSource+0xa0>)
 8000c28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c2a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d002      	beq.n	8000c38 <readResetSource+0x84>
	{
		reset_flags += PINRST1;
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	3340      	adds	r3, #64	; 0x40
 8000c36:	71fb      	strb	r3, [r7, #7]
	}

	// Loesche alle Reset Flags
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8000c38:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <readResetSource+0xa0>)
 8000c3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c3c:	4a05      	ldr	r2, [pc, #20]	; (8000c54 <readResetSource+0xa0>)
 8000c3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c42:	6753      	str	r3, [r2, #116]	; 0x74

	return reset_flags;
 8000c44:	79fb      	ldrb	r3, [r7, #7]
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	40023800 	.word	0x40023800

08000c58 <printResetSource>:
//----------------------------------------------------------------------

// Print reset source from microcontroller
//----------------------------------------------------------------------
void printResetSource(reset_reason reset_flags)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
	// Returns für Absatz nach Neustart.
	uartTransmit("\r\r\r\r\r\r", 6);
 8000c62:	2106      	movs	r1, #6
 8000c64:	482a      	ldr	r0, [pc, #168]	; (8000d10 <printResetSource+0xb8>)
 8000c66:	f7ff fdab 	bl	80007c0 <uartTransmit>


	if (reset_flags == STARTUP)											// Regulärer Start
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d104      	bne.n	8000c7a <printResetSource+0x22>
	{
		uartTransmit("Regular Start\r\n", 15);
 8000c70:	210f      	movs	r1, #15
 8000c72:	4828      	ldr	r0, [pc, #160]	; (8000d14 <printResetSource+0xbc>)
 8000c74:	f7ff fda4 	bl	80007c0 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
		{
			uartTransmit("RMVF\n", 5);
		}
	}
}
 8000c78:	e046      	b.n	8000d08 <printResetSource+0xb0>
		if (reset_flags & IWDG1)											// Interner watchdog Reset
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	f003 0301 	and.w	r3, r3, #1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d003      	beq.n	8000c8c <printResetSource+0x34>
			uartTransmit("Interner Watchdog Reset\n", 24);
 8000c84:	2118      	movs	r1, #24
 8000c86:	4824      	ldr	r0, [pc, #144]	; (8000d18 <printResetSource+0xc0>)
 8000c88:	f7ff fd9a 	bl	80007c0 <uartTransmit>
		if (reset_flags & WWDG1)											// Window watchdog Reset
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	f003 0302 	and.w	r3, r3, #2
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d003      	beq.n	8000c9e <printResetSource+0x46>
			uartTransmit("Window Watchdog Reset\n", 22);
 8000c96:	2116      	movs	r1, #22
 8000c98:	4820      	ldr	r0, [pc, #128]	; (8000d1c <printResetSource+0xc4>)
 8000c9a:	f7ff fd91 	bl	80007c0 <uartTransmit>
		if (reset_flags & CPURST1)											// CPU Reset
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	f003 0304 	and.w	r3, r3, #4
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d003      	beq.n	8000cb0 <printResetSource+0x58>
			uartTransmit("CPU Reset\n", 10);
 8000ca8:	210a      	movs	r1, #10
 8000caa:	481d      	ldr	r0, [pc, #116]	; (8000d20 <printResetSource+0xc8>)
 8000cac:	f7ff fd88 	bl	80007c0 <uartTransmit>
		if (reset_flags & BORST1)											// Brown out Reset
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	f003 0308 	and.w	r3, r3, #8
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d003      	beq.n	8000cc2 <printResetSource+0x6a>
			uartTransmit("Brown Out Reset\n", 16);
 8000cba:	2110      	movs	r1, #16
 8000cbc:	4819      	ldr	r0, [pc, #100]	; (8000d24 <printResetSource+0xcc>)
 8000cbe:	f7ff fd7f 	bl	80007c0 <uartTransmit>
		if (reset_flags & PORST1)											//Power on Reset / Power down Reser
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	f003 0310 	and.w	r3, r3, #16
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d003      	beq.n	8000cd4 <printResetSource+0x7c>
			uartTransmit("Power On Reset\n", 15);
 8000ccc:	210f      	movs	r1, #15
 8000cce:	4816      	ldr	r0, [pc, #88]	; (8000d28 <printResetSource+0xd0>)
 8000cd0:	f7ff fd76 	bl	80007c0 <uartTransmit>
		if (reset_flags & SFTRST1)											// Software Reset
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	f003 0320 	and.w	r3, r3, #32
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d003      	beq.n	8000ce6 <printResetSource+0x8e>
			uartTransmit("Software Reset\n", 15);
 8000cde:	210f      	movs	r1, #15
 8000ce0:	4812      	ldr	r0, [pc, #72]	; (8000d2c <printResetSource+0xd4>)
 8000ce2:	f7ff fd6d 	bl	80007c0 <uartTransmit>
		if (reset_flags & PINRST1)											//NRST pin
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d003      	beq.n	8000cf8 <printResetSource+0xa0>
			uartTransmit("PIN Reset\n", 10);
 8000cf0:	210a      	movs	r1, #10
 8000cf2:	480f      	ldr	r0, [pc, #60]	; (8000d30 <printResetSource+0xd8>)
 8000cf4:	f7ff fd64 	bl	80007c0 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
 8000cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	da03      	bge.n	8000d08 <printResetSource+0xb0>
			uartTransmit("RMVF\n", 5);
 8000d00:	2105      	movs	r1, #5
 8000d02:	480c      	ldr	r0, [pc, #48]	; (8000d34 <printResetSource+0xdc>)
 8000d04:	f7ff fd5c 	bl	80007c0 <uartTransmit>
}
 8000d08:	bf00      	nop
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	08006bc0 	.word	0x08006bc0
 8000d14:	08006bc8 	.word	0x08006bc8
 8000d18:	08006bd8 	.word	0x08006bd8
 8000d1c:	08006bf4 	.word	0x08006bf4
 8000d20:	08006c0c 	.word	0x08006c0c
 8000d24:	08006c18 	.word	0x08006c18
 8000d28:	08006c2c 	.word	0x08006c2c
 8000d2c:	08006c3c 	.word	0x08006c3c
 8000d30:	08006c4c 	.word	0x08006c4c
 8000d34:	08006c58 	.word	0x08006c58

08000d38 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d40:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d44:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000d48:	f003 0301 	and.w	r3, r3, #1
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d013      	beq.n	8000d78 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000d50:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d54:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000d58:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d00b      	beq.n	8000d78 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000d60:	e000      	b.n	8000d64 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000d62:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000d64:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d0f9      	beq.n	8000d62 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000d6e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	b2d2      	uxtb	r2, r2
 8000d76:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000d78:	687b      	ldr	r3, [r7, #4]
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
	...

08000d88 <ADC_Gaspedal>:
//----------------------------------------------------------------------

// Gaspedal einlesen
//----------------------------------------------------------------------
uint16_t ADC_Gaspedal(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af00      	add	r7, sp, #0
#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC von Gaspedal einlesen\n");
 8000d8e:	481d      	ldr	r0, [pc, #116]	; (8000e04 <ADC_Gaspedal+0x7c>)
 8000d90:	f000 f89a 	bl	8000ec8 <ITM_SendString>
#endif

	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8000d94:	2300      	movs	r3, #0
 8000d96:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8000d98:	1d3b      	adds	r3, r7, #4
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
 8000d9e:	605a      	str	r2, [r3, #4]
 8000da0:	609a      	str	r2, [r3, #8]
 8000da2:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_6;
 8000da4:	2306      	movs	r3, #6
 8000da6:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 8000da8:	2301      	movs	r3, #1
 8000daa:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000dac:	2301      	movs	r3, #1
 8000dae:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000db0:	1d3b      	adds	r3, r7, #4
 8000db2:	4619      	mov	r1, r3
 8000db4:	4814      	ldr	r0, [pc, #80]	; (8000e08 <ADC_Gaspedal+0x80>)
 8000db6:	f001 ffe5 	bl	8002d84 <HAL_ADC_ConfigChannel>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <ADC_Gaspedal+0x3c>
	{
		Error_Handler();
 8000dc0:	f001 fb36 	bl	8002430 <Error_Handler>
	}

	// ADC Starten und Wert einlesen
	HAL_ADC_Start(&hadc1);
 8000dc4:	4810      	ldr	r0, [pc, #64]	; (8000e08 <ADC_Gaspedal+0x80>)
 8000dc6:	f001 fe43 	bl	8002a50 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8000dca:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000dce:	480e      	ldr	r0, [pc, #56]	; (8000e08 <ADC_Gaspedal+0x80>)
 8000dd0:	f001 ff40 	bl	8002c54 <HAL_ADC_PollForConversion>
	ADC_Data = HAL_ADC_GetValue(&hadc1);
 8000dd4:	480c      	ldr	r0, [pc, #48]	; (8000e08 <ADC_Gaspedal+0x80>)
 8000dd6:	f001 ffc8 	bl	8002d6a <HAL_ADC_GetValue>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	82fb      	strh	r3, [r7, #22]
	HAL_ADC_Stop(&hadc1);
 8000dde:	480a      	ldr	r0, [pc, #40]	; (8000e08 <ADC_Gaspedal+0x80>)
 8000de0:	f001 ff04 	bl	8002bec <HAL_ADC_Stop>

#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC-Wert Gaspedal:\t");
 8000de4:	4809      	ldr	r0, [pc, #36]	; (8000e0c <ADC_Gaspedal+0x84>)
 8000de6:	f000 f86f 	bl	8000ec8 <ITM_SendString>
	ITM_SendNumber(ADC_Data);
 8000dea:	8afb      	ldrh	r3, [r7, #22]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f000 f875 	bl	8000edc <ITM_SendNumber>
	ITM_SendChar('\n');
 8000df2:	200a      	movs	r0, #10
 8000df4:	f7ff ffa0 	bl	8000d38 <ITM_SendChar>
#endif

	//ADC Wert zurueck geben
	return ADC_Data;
 8000df8:	8afb      	ldrh	r3, [r7, #22]
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3718      	adds	r7, #24
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	08006c60 	.word	0x08006c60
 8000e08:	20000058 	.word	0x20000058
 8000e0c:	08006c7c 	.word	0x08006c7c

08000e10 <hal_error>:
//----------------------------------------------------------------------

// Hal Error auswerten und ausgeben
//----------------------------------------------------------------------
void hal_error(uint8_t status)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]
	}
	else if (status == HAL_TIMEOUT) {										// HAL Timeout
		uartTransmit("HAL TIMEOUT\n", 12);
	}
#endif
}
 8000e1a:	bf00      	nop
 8000e1c:	370c      	adds	r7, #12
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
	...

08000e28 <software_error>:
//----------------------------------------------------------------------

// Diagnose Funktion falls ein Fehler auftritt
//----------------------------------------------------------------------
void software_error(uint8_t errorcode)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e32:	b672      	cpsid	i
}
 8000e34:	bf00      	nop
	__disable_irq();														// Interrupts deaktivieren

	// Schalte Fehler LED ein
	leuchten_out.RedLed = 1;												// Setze Variable
 8000e36:	4a1e      	ldr	r2, [pc, #120]	; (8000eb0 <software_error+0x88>)
 8000e38:	7853      	ldrb	r3, [r2, #1]
 8000e3a:	f043 0308 	orr.w	r3, r3, #8
 8000e3e:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);	// Fehler LED einschalten
 8000e40:	4b1b      	ldr	r3, [pc, #108]	; (8000eb0 <software_error+0x88>)
 8000e42:	785b      	ldrb	r3, [r3, #1]
 8000e44:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	2104      	movs	r1, #4
 8000e4e:	4819      	ldr	r0, [pc, #100]	; (8000eb4 <software_error+0x8c>)
 8000e50:	f003 fb22 	bl	8004498 <HAL_GPIO_WritePin>

	// Schalte Ok LED aus
	leuchten_out.GreenLed = 0;												// Zuruechsetzen Variable
 8000e54:	4a16      	ldr	r2, [pc, #88]	; (8000eb0 <software_error+0x88>)
 8000e56:	7853      	ldrb	r3, [r2, #1]
 8000e58:	f36f 1304 	bfc	r3, #4, #1
 8000e5c:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);// OK LED ausschalten
 8000e5e:	4b14      	ldr	r3, [pc, #80]	; (8000eb0 <software_error+0x88>)
 8000e60:	785b      	ldrb	r3, [r3, #1]
 8000e62:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	461a      	mov	r2, r3
 8000e6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e6e:	4811      	ldr	r0, [pc, #68]	; (8000eb4 <software_error+0x8c>)
 8000e70:	f003 fb12 	bl	8004498 <HAL_GPIO_WritePin>

	// Schalte SDC_Motor aus
	system_out.MotorSDC = 0;												// Zuruecksetzen Variable
 8000e74:	4a10      	ldr	r2, [pc, #64]	; (8000eb8 <software_error+0x90>)
 8000e76:	7813      	ldrb	r3, [r2, #0]
 8000e78:	f36f 1345 	bfc	r3, #5, #1
 8000e7c:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, system_out.MotorSDC);// SDC oeffnen
 8000e7e:	4b0e      	ldr	r3, [pc, #56]	; (8000eb8 <software_error+0x90>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	461a      	mov	r2, r3
 8000e8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e8e:	480b      	ldr	r0, [pc, #44]	; (8000ebc <software_error+0x94>)
 8000e90:	f003 fb02 	bl	8004498 <HAL_GPIO_WritePin>
#ifdef DEBUG																// Serielle Kommunukation nur waehrend Debugging
#define SOFTERRORMESSAGE			"\nSoftware Error Handler ausgeloest\n"	// Ausgabe das Fehler aufgetreten ist
	uartTransmit(SOFTERRORMESSAGE,sizeof(SOFTERRORMESSAGE));
 8000e94:	2124      	movs	r1, #36	; 0x24
 8000e96:	480a      	ldr	r0, [pc, #40]	; (8000ec0 <software_error+0x98>)
 8000e98:	f7ff fc92 	bl	80007c0 <uartTransmit>

#define ERRORCODE					"Error Code:\t"							// Ausgabe des Fehlers anhand von Fehlercode
	uartTransmit(ERRORCODE,sizeof(ERRORCODE));
 8000e9c:	210d      	movs	r1, #13
 8000e9e:	4809      	ldr	r0, [pc, #36]	; (8000ec4 <software_error+0x9c>)
 8000ea0:	f7ff fc8e 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(errorcode, 10);										// Fehlercode ausgeben
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	210a      	movs	r1, #10
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff fc9d 	bl	80007e8 <uartTransmitNumber>
#endif
	while (1);																// Endlosschleife
 8000eae:	e7fe      	b.n	8000eae <software_error+0x86>
 8000eb0:	20000050 	.word	0x20000050
 8000eb4:	40020400 	.word	0x40020400
 8000eb8:	20000048 	.word	0x20000048
 8000ebc:	40021000 	.word	0x40021000
 8000ec0:	08006cc8 	.word	0x08006cc8
 8000ec4:	08006cec 	.word	0x08006cec

08000ec8 <ITM_SendString>:
// Nachricht SWO ITM Data Console
// Core Clock := Maximalfrequenz ; HCLK fuer Serial Wire Viewer
// Im String #GRN# oder #RED# oder #ORG# erscheint die Nachricht in einer Farbe
//----------------------------------------------------------------------
void ITM_SendString(char *text)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	{
		ITM_SendChar(*text);												// Sende ITM Zeichen
		text++;																// Pointer hochzaehlen
	}
#endif
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <ITM_SendNumber>:
//----------------------------------------------------------------------

// Debug Nummer ueber SWO senden
//----------------------------------------------------------------------
void ITM_SendNumber(long number)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
	for(; i > 0; i--)
	{
		ITM_SendChar('0' + buf[i-1]);
	}
#endif
}
 8000ee4:	bf00      	nop
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr

08000ef0 <ITM_SendChar>:
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ef8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000efc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000f00:	f003 0301 	and.w	r3, r3, #1
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d013      	beq.n	8000f30 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f08:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f0c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000f10:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d00b      	beq.n	8000f30 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 8000f18:	e000      	b.n	8000f1c <ITM_SendChar+0x2c>
      __NOP();
 8000f1a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f1c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d0f9      	beq.n	8000f1a <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f26:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	b2d2      	uxtb	r2, r2
 8000f2e:	701a      	strb	r2, [r3, #0]
  return (ch);
 8000f30:	687b      	ldr	r3, [r7, #4]
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
	...

08000f40 <readall_inputs>:
//----------------------------------------------------------------------

// Lese alle Eingaenge
//----------------------------------------------------------------------
void readall_inputs(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
#ifdef DEBUG_INPUT
	ITM_SendString("Lese Inputs ein\n");
 8000f44:	48cf      	ldr	r0, [pc, #828]	; (8001284 <readall_inputs+0x344>)
 8000f46:	f7ff ffbf 	bl	8000ec8 <ITM_SendString>
#endif

	// Systemeingaenge einlesen
	system_in.Kickdown = HAL_GPIO_ReadPin(KICKDOWN_GPIO_Port, KICKDOWN_Pin);					// Eingang Gaspedal getreten
 8000f4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f4e:	48ce      	ldr	r0, [pc, #824]	; (8001288 <readall_inputs+0x348>)
 8000f50:	f003 fa8a 	bl	8004468 <HAL_GPIO_ReadPin>
 8000f54:	4603      	mov	r3, r0
 8000f56:	f003 0301 	and.w	r3, r3, #1
 8000f5a:	b2d9      	uxtb	r1, r3
 8000f5c:	4acb      	ldr	r2, [pc, #812]	; (800128c <readall_inputs+0x34c>)
 8000f5e:	7813      	ldrb	r3, [r2, #0]
 8000f60:	f361 0300 	bfi	r3, r1, #0, #1
 8000f64:	7013      	strb	r3, [r2, #0]
	system_in.Leerlauf = HAL_GPIO_ReadPin(LEERLAUF_GPIO_Port, LEERLAUF_Pin);					// Eingang Gaspedal nicht getreten
 8000f66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f6a:	48c7      	ldr	r0, [pc, #796]	; (8001288 <readall_inputs+0x348>)
 8000f6c:	f003 fa7c 	bl	8004468 <HAL_GPIO_ReadPin>
 8000f70:	4603      	mov	r3, r0
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	b2d9      	uxtb	r1, r3
 8000f78:	4ac4      	ldr	r2, [pc, #784]	; (800128c <readall_inputs+0x34c>)
 8000f7a:	7813      	ldrb	r3, [r2, #0]
 8000f7c:	f361 0341 	bfi	r3, r1, #1, #1
 8000f80:	7013      	strb	r3, [r2, #0]
	system_in.BremseNO = HAL_GPIO_ReadPin(BREMSE_NO_GPIO_Port, BREMSE_NO_Pin);					// Eingang Bremse nicht getreten
 8000f82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f86:	48c0      	ldr	r0, [pc, #768]	; (8001288 <readall_inputs+0x348>)
 8000f88:	f003 fa6e 	bl	8004468 <HAL_GPIO_ReadPin>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	b2d9      	uxtb	r1, r3
 8000f94:	4abd      	ldr	r2, [pc, #756]	; (800128c <readall_inputs+0x34c>)
 8000f96:	7813      	ldrb	r3, [r2, #0]
 8000f98:	f361 0382 	bfi	r3, r1, #2, #1
 8000f9c:	7013      	strb	r3, [r2, #0]
	system_in.BremseNC = HAL_GPIO_ReadPin(BREMSE_NC_GPIO_Port, BREMSE_NC_Pin);					// Eingang Bremse getreten
 8000f9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fa2:	48b9      	ldr	r0, [pc, #740]	; (8001288 <readall_inputs+0x348>)
 8000fa4:	f003 fa60 	bl	8004468 <HAL_GPIO_ReadPin>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	b2d9      	uxtb	r1, r3
 8000fb0:	4ab6      	ldr	r2, [pc, #728]	; (800128c <readall_inputs+0x34c>)
 8000fb2:	7813      	ldrb	r3, [r2, #0]
 8000fb4:	f361 03c3 	bfi	r3, r1, #3, #1
 8000fb8:	7013      	strb	r3, [r2, #0]
	system_in.Kupplung = HAL_GPIO_ReadPin(KUPPLUNG_NO_GPIO_Port, KUPPLUNG_NO_Pin);				// Eingang Kupplung nicht getreten
 8000fba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fbe:	48b2      	ldr	r0, [pc, #712]	; (8001288 <readall_inputs+0x348>)
 8000fc0:	f003 fa52 	bl	8004468 <HAL_GPIO_ReadPin>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	b2d9      	uxtb	r1, r3
 8000fcc:	4aaf      	ldr	r2, [pc, #700]	; (800128c <readall_inputs+0x34c>)
 8000fce:	7813      	ldrb	r3, [r2, #0]
 8000fd0:	f361 1304 	bfi	r3, r1, #4, #1
 8000fd4:	7013      	strb	r3, [r2, #0]
	system_in.Recuperation = HAL_GPIO_ReadPin(RECUPERATION_GPIO_Port, RECUPERATION_Pin);		// Eingang Recuperation
 8000fd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fda:	48ad      	ldr	r0, [pc, #692]	; (8001290 <readall_inputs+0x350>)
 8000fdc:	f003 fa44 	bl	8004468 <HAL_GPIO_ReadPin>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	b2d9      	uxtb	r1, r3
 8000fe8:	4aa8      	ldr	r2, [pc, #672]	; (800128c <readall_inputs+0x34c>)
 8000fea:	7813      	ldrb	r3, [r2, #0]
 8000fec:	f361 1345 	bfi	r3, r1, #5, #1
 8000ff0:	7013      	strb	r3, [r2, #0]
	system_in.ECON = HAL_GPIO_ReadPin(ECON_GPIO_Port, ECON_Pin);								// Eingang Klima
 8000ff2:	2102      	movs	r1, #2
 8000ff4:	48a6      	ldr	r0, [pc, #664]	; (8001290 <readall_inputs+0x350>)
 8000ff6:	f003 fa37 	bl	8004468 <HAL_GPIO_ReadPin>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	f003 0301 	and.w	r3, r3, #1
 8001000:	b2d9      	uxtb	r1, r3
 8001002:	4aa2      	ldr	r2, [pc, #648]	; (800128c <readall_inputs+0x34c>)
 8001004:	7813      	ldrb	r3, [r2, #0]
 8001006:	f361 1386 	bfi	r3, r1, #6, #1
 800100a:	7013      	strb	r3, [r2, #0]
	system_in.Anlasser = HAL_GPIO_ReadPin(ANLASSER_GPIO_Port, ANLASSER_Pin);					// Eingang Zuendschloss, Motor starten
 800100c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001010:	48a0      	ldr	r0, [pc, #640]	; (8001294 <readall_inputs+0x354>)
 8001012:	f003 fa29 	bl	8004468 <HAL_GPIO_ReadPin>
 8001016:	4603      	mov	r3, r0
 8001018:	f003 0301 	and.w	r3, r3, #1
 800101c:	b2d9      	uxtb	r1, r3
 800101e:	4a9b      	ldr	r2, [pc, #620]	; (800128c <readall_inputs+0x34c>)
 8001020:	7813      	ldrb	r3, [r2, #0]
 8001022:	f361 13c7 	bfi	r3, r1, #7, #1
 8001026:	7013      	strb	r3, [r2, #0]
	system_in.KL15 = HAL_GPIO_ReadPin(KL15_GPIO_Port, KL15_Pin);								// Eingang Auto an
 8001028:	f44f 7180 	mov.w	r1, #256	; 0x100
 800102c:	489a      	ldr	r0, [pc, #616]	; (8001298 <readall_inputs+0x358>)
 800102e:	f003 fa1b 	bl	8004468 <HAL_GPIO_ReadPin>
 8001032:	4603      	mov	r3, r0
 8001034:	f003 0301 	and.w	r3, r3, #1
 8001038:	b2d9      	uxtb	r1, r3
 800103a:	4a94      	ldr	r2, [pc, #592]	; (800128c <readall_inputs+0x34c>)
 800103c:	7853      	ldrb	r3, [r2, #1]
 800103e:	f361 0300 	bfi	r3, r1, #0, #1
 8001042:	7053      	strb	r3, [r2, #1]
	system_in.DCDC_Inst = HAL_GPIO_ReadPin(DCDC_INSTRUCTION_GPIO_Port, DCDC_INSTRUCTION_Pin);	// DCDC Wandler funktioniert einwandfrei
 8001044:	2101      	movs	r1, #1
 8001046:	4895      	ldr	r0, [pc, #596]	; (800129c <readall_inputs+0x35c>)
 8001048:	f003 fa0e 	bl	8004468 <HAL_GPIO_ReadPin>
 800104c:	4603      	mov	r3, r0
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	b2d9      	uxtb	r1, r3
 8001054:	4a8d      	ldr	r2, [pc, #564]	; (800128c <readall_inputs+0x34c>)
 8001056:	7853      	ldrb	r3, [r2, #1]
 8001058:	f361 0341 	bfi	r3, r1, #1, #1
 800105c:	7053      	strb	r3, [r2, #1]
	system_in.Button1 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);						// Zusatzeingang Taster 1
 800105e:	2101      	movs	r1, #1
 8001060:	488b      	ldr	r0, [pc, #556]	; (8001290 <readall_inputs+0x350>)
 8001062:	f003 fa01 	bl	8004468 <HAL_GPIO_ReadPin>
 8001066:	4603      	mov	r3, r0
 8001068:	f003 0301 	and.w	r3, r3, #1
 800106c:	b2d9      	uxtb	r1, r3
 800106e:	4a87      	ldr	r2, [pc, #540]	; (800128c <readall_inputs+0x34c>)
 8001070:	7853      	ldrb	r3, [r2, #1]
 8001072:	f361 0382 	bfi	r3, r1, #2, #1
 8001076:	7053      	strb	r3, [r2, #1]
	system_in.Button2 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);						// Zusatzeingang Taster 2
 8001078:	2140      	movs	r1, #64	; 0x40
 800107a:	4883      	ldr	r0, [pc, #524]	; (8001288 <readall_inputs+0x348>)
 800107c:	f003 f9f4 	bl	8004468 <HAL_GPIO_ReadPin>
 8001080:	4603      	mov	r3, r0
 8001082:	f003 0301 	and.w	r3, r3, #1
 8001086:	b2d9      	uxtb	r1, r3
 8001088:	4a80      	ldr	r2, [pc, #512]	; (800128c <readall_inputs+0x34c>)
 800108a:	7853      	ldrb	r3, [r2, #1]
 800108c:	f361 03c3 	bfi	r3, r1, #3, #1
 8001090:	7053      	strb	r3, [r2, #1]
	system_in.Crash = HAL_GPIO_ReadPin(CRASH_GPIO_Port, CRASH_Pin);								// Crash Eingang
 8001092:	2101      	movs	r1, #1
 8001094:	4882      	ldr	r0, [pc, #520]	; (80012a0 <readall_inputs+0x360>)
 8001096:	f003 f9e7 	bl	8004468 <HAL_GPIO_ReadPin>
 800109a:	4603      	mov	r3, r0
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	b2d9      	uxtb	r1, r3
 80010a2:	4a7a      	ldr	r2, [pc, #488]	; (800128c <readall_inputs+0x34c>)
 80010a4:	7853      	ldrb	r3, [r2, #1]
 80010a6:	f361 1304 	bfi	r3, r1, #4, #1
 80010aa:	7053      	strb	r3, [r2, #1]
	system_in.Wakeup = HAL_GPIO_ReadPin(HW_WAKE_GPIO_Port, HW_WAKE_Pin);						// Eingang Hardware Wakeup
 80010ac:	2104      	movs	r1, #4
 80010ae:	487c      	ldr	r0, [pc, #496]	; (80012a0 <readall_inputs+0x360>)
 80010b0:	f003 f9da 	bl	8004468 <HAL_GPIO_ReadPin>
 80010b4:	4603      	mov	r3, r0
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	b2d9      	uxtb	r1, r3
 80010bc:	4a73      	ldr	r2, [pc, #460]	; (800128c <readall_inputs+0x34c>)
 80010be:	7853      	ldrb	r3, [r2, #1]
 80010c0:	f361 1345 	bfi	r3, r1, #5, #1
 80010c4:	7053      	strb	r3, [r2, #1]
//	system_in.Bremsdruck_NO = HAL_GPIO_ReadPin(Bremsdruck_NO_GPIO_Port, Bremsdruck_NO_Pin);		// Bremsdruck nicht zu hoch
//	system_in.Bremsdruck_NC = HAL_GPIO_ReadPin(Bremsdruck_NC_GPIO_Port, Bremsdruck_NC_Pin);		// Bremsdruck zu hoch

	// SDC-Eingaenge einlesen
	sdc_in.EmergencyRun = HAL_GPIO_ReadPin(EMERGENCY_RUN_GPIO_Port, EMERGENCY_RUN_Pin);			// Emergency Run, Akku
 80010c6:	2102      	movs	r1, #2
 80010c8:	4875      	ldr	r0, [pc, #468]	; (80012a0 <readall_inputs+0x360>)
 80010ca:	f003 f9cd 	bl	8004468 <HAL_GPIO_ReadPin>
 80010ce:	4603      	mov	r3, r0
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	b2d9      	uxtb	r1, r3
 80010d6:	4a73      	ldr	r2, [pc, #460]	; (80012a4 <readall_inputs+0x364>)
 80010d8:	7813      	ldrb	r3, [r2, #0]
 80010da:	f361 0300 	bfi	r3, r1, #0, #1
 80010de:	7013      	strb	r3, [r2, #0]
	sdc_in.SDC0 = HAL_GPIO_ReadPin(SENSE_SDC_0_GPIO_Port, SENSE_SDC_0_Pin);						// Shutdown-Circuit, OK
 80010e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010e4:	4868      	ldr	r0, [pc, #416]	; (8001288 <readall_inputs+0x348>)
 80010e6:	f003 f9bf 	bl	8004468 <HAL_GPIO_ReadPin>
 80010ea:	4603      	mov	r3, r0
 80010ec:	f003 0301 	and.w	r3, r3, #1
 80010f0:	b2d9      	uxtb	r1, r3
 80010f2:	4a6c      	ldr	r2, [pc, #432]	; (80012a4 <readall_inputs+0x364>)
 80010f4:	7813      	ldrb	r3, [r2, #0]
 80010f6:	f361 0341 	bfi	r3, r1, #1, #1
 80010fa:	7013      	strb	r3, [r2, #0]
	sdc_in.Akku1SDC = HAL_GPIO_ReadPin(SENSE_SDC_AKKU_GPIO_Port, SENSE_SDC_AKKU_Pin);			// Shutdown-Circuit Akku, OK
 80010fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001100:	4861      	ldr	r0, [pc, #388]	; (8001288 <readall_inputs+0x348>)
 8001102:	f003 f9b1 	bl	8004468 <HAL_GPIO_ReadPin>
 8001106:	4603      	mov	r3, r0
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	b2d9      	uxtb	r1, r3
 800110e:	4a65      	ldr	r2, [pc, #404]	; (80012a4 <readall_inputs+0x364>)
 8001110:	7813      	ldrb	r3, [r2, #0]
 8001112:	f361 0382 	bfi	r3, r1, #2, #1
 8001116:	7013      	strb	r3, [r2, #0]
	sdc_in.BTB_SDC = HAL_GPIO_ReadPin(SENSE_SDC_BTB_GPIO_Port, SENSE_SDC_BTB_Pin);				// Shutdown-Circuit Bamocar, OK
 8001118:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800111c:	485d      	ldr	r0, [pc, #372]	; (8001294 <readall_inputs+0x354>)
 800111e:	f003 f9a3 	bl	8004468 <HAL_GPIO_ReadPin>
 8001122:	4603      	mov	r3, r0
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	b2d9      	uxtb	r1, r3
 800112a:	4a5e      	ldr	r2, [pc, #376]	; (80012a4 <readall_inputs+0x364>)
 800112c:	7813      	ldrb	r3, [r2, #0]
 800112e:	f361 03c3 	bfi	r3, r1, #3, #1
 8001132:	7013      	strb	r3, [r2, #0]
	sdc_in.DCDC_Fault = HAL_GPIO_ReadPin(DCDC_FAULT_GPIO_Port, DCDC_FAULT_Pin);					// DCDC Wandler funktioniert nicht richtig
 8001134:	2102      	movs	r1, #2
 8001136:	4859      	ldr	r0, [pc, #356]	; (800129c <readall_inputs+0x35c>)
 8001138:	f003 f996 	bl	8004468 <HAL_GPIO_ReadPin>
 800113c:	4603      	mov	r3, r0
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	b2d9      	uxtb	r1, r3
 8001144:	4a57      	ldr	r2, [pc, #348]	; (80012a4 <readall_inputs+0x364>)
 8001146:	7813      	ldrb	r3, [r2, #0]
 8001148:	f361 1304 	bfi	r3, r1, #4, #1
 800114c:	7013      	strb	r3, [r2, #0]

	// Komforteingaenge einlesen
	komfort_in.ASR1 = HAL_GPIO_ReadPin(ASR_IN1_GPIO_Port, ASR_IN1_Pin);							// ASR Eingang Mittelkonsole
 800114e:	2110      	movs	r1, #16
 8001150:	4852      	ldr	r0, [pc, #328]	; (800129c <readall_inputs+0x35c>)
 8001152:	f003 f989 	bl	8004468 <HAL_GPIO_ReadPin>
 8001156:	4603      	mov	r3, r0
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	b2d9      	uxtb	r1, r3
 800115e:	4a52      	ldr	r2, [pc, #328]	; (80012a8 <readall_inputs+0x368>)
 8001160:	7813      	ldrb	r3, [r2, #0]
 8001162:	f361 0300 	bfi	r3, r1, #0, #1
 8001166:	7013      	strb	r3, [r2, #0]
	komfort_in.ASR2 = HAL_GPIO_ReadPin(ASR_IN2_GPIO_Port, ASR_IN2_Pin);							// ASR Eingang Mittelkonsole
 8001168:	2110      	movs	r1, #16
 800116a:	484b      	ldr	r0, [pc, #300]	; (8001298 <readall_inputs+0x358>)
 800116c:	f003 f97c 	bl	8004468 <HAL_GPIO_ReadPin>
 8001170:	4603      	mov	r3, r0
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	b2d9      	uxtb	r1, r3
 8001178:	4a4b      	ldr	r2, [pc, #300]	; (80012a8 <readall_inputs+0x368>)
 800117a:	7813      	ldrb	r3, [r2, #0]
 800117c:	f361 0341 	bfi	r3, r1, #1, #1
 8001180:	7013      	strb	r3, [r2, #0]
	komfort_in.ECO = HAL_GPIO_ReadPin(ECO_GPIO_Port, ECO_Pin);									// ECO Eingang Mittelkonsole
 8001182:	2108      	movs	r1, #8
 8001184:	4840      	ldr	r0, [pc, #256]	; (8001288 <readall_inputs+0x348>)
 8001186:	f003 f96f 	bl	8004468 <HAL_GPIO_ReadPin>
 800118a:	4603      	mov	r3, r0
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	b2d9      	uxtb	r1, r3
 8001192:	4a45      	ldr	r2, [pc, #276]	; (80012a8 <readall_inputs+0x368>)
 8001194:	7813      	ldrb	r3, [r2, #0]
 8001196:	f361 0382 	bfi	r3, r1, #2, #1
 800119a:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Rst_In = HAL_GPIO_ReadPin(BC_RESET_IN_GPIO_Port, BC_RESET_IN_Pin);			// Boardcomputer Reset Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 800119c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011a0:	483e      	ldr	r0, [pc, #248]	; (800129c <readall_inputs+0x35c>)
 80011a2:	f003 f961 	bl	8004468 <HAL_GPIO_ReadPin>
 80011a6:	4603      	mov	r3, r0
 80011a8:	f003 0301 	and.w	r3, r3, #1
 80011ac:	b2d9      	uxtb	r1, r3
 80011ae:	4a3e      	ldr	r2, [pc, #248]	; (80012a8 <readall_inputs+0x368>)
 80011b0:	7813      	ldrb	r3, [r2, #0]
 80011b2:	f361 03c3 	bfi	r3, r1, #3, #1
 80011b6:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Up_In = HAL_GPIO_ReadPin(BC_UP_IN_GPIO_Port, BC_UP_IN_Pin);					// Boardcomputer Rauf Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 80011b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011bc:	4838      	ldr	r0, [pc, #224]	; (80012a0 <readall_inputs+0x360>)
 80011be:	f003 f953 	bl	8004468 <HAL_GPIO_ReadPin>
 80011c2:	4603      	mov	r3, r0
 80011c4:	f003 0301 	and.w	r3, r3, #1
 80011c8:	b2d9      	uxtb	r1, r3
 80011ca:	4a37      	ldr	r2, [pc, #220]	; (80012a8 <readall_inputs+0x368>)
 80011cc:	7813      	ldrb	r3, [r2, #0]
 80011ce:	f361 1304 	bfi	r3, r1, #4, #1
 80011d2:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Down_In = HAL_GPIO_ReadPin(BC_DOWN_IN_GPIO_Port, BC_DOWN_IN_Pin);				// Boardcomputer Runter Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 80011d4:	2110      	movs	r1, #16
 80011d6:	482c      	ldr	r0, [pc, #176]	; (8001288 <readall_inputs+0x348>)
 80011d8:	f003 f946 	bl	8004468 <HAL_GPIO_ReadPin>
 80011dc:	4603      	mov	r3, r0
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	b2d9      	uxtb	r1, r3
 80011e4:	4a30      	ldr	r2, [pc, #192]	; (80012a8 <readall_inputs+0x368>)
 80011e6:	7813      	ldrb	r3, [r2, #0]
 80011e8:	f361 1345 	bfi	r3, r1, #5, #1
 80011ec:	7013      	strb	r3, [r2, #0]
	komfort_in.BamoIn1 = HAL_GPIO_ReadPin(BAMOCAR_IN1_GPIO_Port, BAMOCAR_IN1_Pin);				// Eingang Bamocar 1
 80011ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011f2:	4829      	ldr	r0, [pc, #164]	; (8001298 <readall_inputs+0x358>)
 80011f4:	f003 f938 	bl	8004468 <HAL_GPIO_ReadPin>
 80011f8:	4603      	mov	r3, r0
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	b2d9      	uxtb	r1, r3
 8001200:	4a29      	ldr	r2, [pc, #164]	; (80012a8 <readall_inputs+0x368>)
 8001202:	7813      	ldrb	r3, [r2, #0]
 8001204:	f361 1386 	bfi	r3, r1, #6, #1
 8001208:	7013      	strb	r3, [r2, #0]
	komfort_in.BamoIn2 = HAL_GPIO_ReadPin(BAMOCAR_IN2_GPIO_Port, BAMOCAR_IN2_Pin);				// Eingang Bamocar 2
 800120a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800120e:	4822      	ldr	r0, [pc, #136]	; (8001298 <readall_inputs+0x358>)
 8001210:	f003 f92a 	bl	8004468 <HAL_GPIO_ReadPin>
 8001214:	4603      	mov	r3, r0
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	b2d9      	uxtb	r1, r3
 800121c:	4a22      	ldr	r2, [pc, #136]	; (80012a8 <readall_inputs+0x368>)
 800121e:	7813      	ldrb	r3, [r2, #0]
 8001220:	f361 13c7 	bfi	r3, r1, #7, #1
 8001224:	7013      	strb	r3, [r2, #0]
	komfort_in.Enter = HAL_GPIO_ReadPin(ENTER_GPIO_Port, ENTER_Pin);							// Encoder Taster Enter Eingang Mittelconsole
 8001226:	2180      	movs	r1, #128	; 0x80
 8001228:	4820      	ldr	r0, [pc, #128]	; (80012ac <readall_inputs+0x36c>)
 800122a:	f003 f91d 	bl	8004468 <HAL_GPIO_ReadPin>
 800122e:	4603      	mov	r3, r0
 8001230:	f003 0301 	and.w	r3, r3, #1
 8001234:	b2d9      	uxtb	r1, r3
 8001236:	4a1c      	ldr	r2, [pc, #112]	; (80012a8 <readall_inputs+0x368>)
 8001238:	7853      	ldrb	r3, [r2, #1]
 800123a:	f361 0300 	bfi	r3, r1, #0, #1
 800123e:	7053      	strb	r3, [r2, #1]
	komfort_in.OutA = HAL_GPIO_ReadPin(OUTA_GPIO_Port, OUTA_Pin);								// Encoder OUTA Eingang Mittelconsole
 8001240:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001244:	4816      	ldr	r0, [pc, #88]	; (80012a0 <readall_inputs+0x360>)
 8001246:	f003 f90f 	bl	8004468 <HAL_GPIO_ReadPin>
 800124a:	4603      	mov	r3, r0
 800124c:	f003 0301 	and.w	r3, r3, #1
 8001250:	b2d9      	uxtb	r1, r3
 8001252:	4a15      	ldr	r2, [pc, #84]	; (80012a8 <readall_inputs+0x368>)
 8001254:	7853      	ldrb	r3, [r2, #1]
 8001256:	f361 0341 	bfi	r3, r1, #1, #1
 800125a:	7053      	strb	r3, [r2, #1]
	komfort_in.OutB = HAL_GPIO_ReadPin(OUTB_GPIO_Port, OUTB_Pin);								// Encoder OUTB Eingang Mittelconsole
 800125c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001260:	480f      	ldr	r0, [pc, #60]	; (80012a0 <readall_inputs+0x360>)
 8001262:	f003 f901 	bl	8004468 <HAL_GPIO_ReadPin>
 8001266:	4603      	mov	r3, r0
 8001268:	f003 0301 	and.w	r3, r3, #1
 800126c:	b2d9      	uxtb	r1, r3
 800126e:	4a0e      	ldr	r2, [pc, #56]	; (80012a8 <readall_inputs+0x368>)
 8001270:	7853      	ldrb	r3, [r2, #1]
 8001272:	f361 0382 	bfi	r3, r1, #2, #1
 8001276:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA1 = HAL_GPIO_ReadPin(GRA1_GPIO_Port, GRA1_Pin);								// Tempomat 1 Eingang
 8001278:	2120      	movs	r1, #32
 800127a:	4808      	ldr	r0, [pc, #32]	; (800129c <readall_inputs+0x35c>)
 800127c:	f003 f8f4 	bl	8004468 <HAL_GPIO_ReadPin>
 8001280:	4603      	mov	r3, r0
 8001282:	e015      	b.n	80012b0 <readall_inputs+0x370>
 8001284:	08006cfc 	.word	0x08006cfc
 8001288:	40021000 	.word	0x40021000
 800128c:	2000003c 	.word	0x2000003c
 8001290:	40021400 	.word	0x40021400
 8001294:	40020400 	.word	0x40020400
 8001298:	40020c00 	.word	0x40020c00
 800129c:	40021800 	.word	0x40021800
 80012a0:	40020000 	.word	0x40020000
 80012a4:	20000040 	.word	0x20000040
 80012a8:	20000044 	.word	0x20000044
 80012ac:	40020800 	.word	0x40020800
 80012b0:	f003 0301 	and.w	r3, r3, #1
 80012b4:	b2d9      	uxtb	r1, r3
 80012b6:	4a30      	ldr	r2, [pc, #192]	; (8001378 <readall_inputs+0x438>)
 80012b8:	7853      	ldrb	r3, [r2, #1]
 80012ba:	f361 03c3 	bfi	r3, r1, #3, #1
 80012be:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA2 = HAL_GPIO_ReadPin(GRA2_GPIO_Port, GRA2_Pin);								// Tempomat 2 Eingang
 80012c0:	2140      	movs	r1, #64	; 0x40
 80012c2:	482e      	ldr	r0, [pc, #184]	; (800137c <readall_inputs+0x43c>)
 80012c4:	f003 f8d0 	bl	8004468 <HAL_GPIO_ReadPin>
 80012c8:	4603      	mov	r3, r0
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	b2d9      	uxtb	r1, r3
 80012d0:	4a29      	ldr	r2, [pc, #164]	; (8001378 <readall_inputs+0x438>)
 80012d2:	7853      	ldrb	r3, [r2, #1]
 80012d4:	f361 1304 	bfi	r3, r1, #4, #1
 80012d8:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA3 = HAL_GPIO_ReadPin(GRA3_GPIO_Port, GRA3_Pin);								// Tempomat 3 Eingang
 80012da:	2180      	movs	r1, #128	; 0x80
 80012dc:	4827      	ldr	r0, [pc, #156]	; (800137c <readall_inputs+0x43c>)
 80012de:	f003 f8c3 	bl	8004468 <HAL_GPIO_ReadPin>
 80012e2:	4603      	mov	r3, r0
 80012e4:	f003 0301 	and.w	r3, r3, #1
 80012e8:	b2d9      	uxtb	r1, r3
 80012ea:	4a23      	ldr	r2, [pc, #140]	; (8001378 <readall_inputs+0x438>)
 80012ec:	7853      	ldrb	r3, [r2, #1]
 80012ee:	f361 1345 	bfi	r3, r1, #5, #1
 80012f2:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA4 = HAL_GPIO_ReadPin(GRA4_GPIO_Port, GRA4_Pin);								// Tempomat 4 Eingang
 80012f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012f8:	4820      	ldr	r0, [pc, #128]	; (800137c <readall_inputs+0x43c>)
 80012fa:	f003 f8b5 	bl	8004468 <HAL_GPIO_ReadPin>
 80012fe:	4603      	mov	r3, r0
 8001300:	f003 0301 	and.w	r3, r3, #1
 8001304:	b2d9      	uxtb	r1, r3
 8001306:	4a1c      	ldr	r2, [pc, #112]	; (8001378 <readall_inputs+0x438>)
 8001308:	7853      	ldrb	r3, [r2, #1]
 800130a:	f361 1386 	bfi	r3, r1, #6, #1
 800130e:	7053      	strb	r3, [r2, #1]
	komfort_in.Durchfluss = HAL_GPIO_ReadPin(DURCHFLUSS_GPIO_Port, DURCHFLUSS_Pin);				// Durchflusssensor Eingang
 8001310:	2120      	movs	r1, #32
 8001312:	481b      	ldr	r0, [pc, #108]	; (8001380 <readall_inputs+0x440>)
 8001314:	f003 f8a8 	bl	8004468 <HAL_GPIO_ReadPin>
 8001318:	4603      	mov	r3, r0
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	b2d9      	uxtb	r1, r3
 8001320:	4a15      	ldr	r2, [pc, #84]	; (8001378 <readall_inputs+0x438>)
 8001322:	7853      	ldrb	r3, [r2, #1]
 8001324:	f361 13c7 	bfi	r3, r1, #7, #1
 8001328:	7053      	strb	r3, [r2, #1]

#ifdef DEBUG_INPUT
	ITM_SendString("Eingaenge gelesen.\n");
 800132a:	4816      	ldr	r0, [pc, #88]	; (8001384 <readall_inputs+0x444>)
 800132c:	f7ff fdcc 	bl	8000ec8 <ITM_SendString>
	ITM_SendString("system_in:\t");
 8001330:	4815      	ldr	r0, [pc, #84]	; (8001388 <readall_inputs+0x448>)
 8001332:	f7ff fdc9 	bl	8000ec8 <ITM_SendString>
	ITM_SendNumber(system_in.systeminput);
 8001336:	4b15      	ldr	r3, [pc, #84]	; (800138c <readall_inputs+0x44c>)
 8001338:	881b      	ldrh	r3, [r3, #0]
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff fdce 	bl	8000edc <ITM_SendNumber>
	ITM_SendChar('\n');
 8001340:	200a      	movs	r0, #10
 8001342:	f7ff fdd5 	bl	8000ef0 <ITM_SendChar>
	ITM_SendString("sdc_in:\t");
 8001346:	4812      	ldr	r0, [pc, #72]	; (8001390 <readall_inputs+0x450>)
 8001348:	f7ff fdbe 	bl	8000ec8 <ITM_SendString>
	ITM_SendNumber(sdc_in.sdcinput);
 800134c:	4b11      	ldr	r3, [pc, #68]	; (8001394 <readall_inputs+0x454>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff fdc3 	bl	8000edc <ITM_SendNumber>
	ITM_SendChar('\n');
 8001356:	200a      	movs	r0, #10
 8001358:	f7ff fdca 	bl	8000ef0 <ITM_SendChar>
	ITM_SendString("komfort_in:\t");
 800135c:	480e      	ldr	r0, [pc, #56]	; (8001398 <readall_inputs+0x458>)
 800135e:	f7ff fdb3 	bl	8000ec8 <ITM_SendString>
	ITM_SendNumber(komfort_in.komfortinput);
 8001362:	4b05      	ldr	r3, [pc, #20]	; (8001378 <readall_inputs+0x438>)
 8001364:	881b      	ldrh	r3, [r3, #0]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff fdb8 	bl	8000edc <ITM_SendNumber>
	ITM_SendChar('\n');
 800136c:	200a      	movs	r0, #10
 800136e:	f7ff fdbf 	bl	8000ef0 <ITM_SendChar>
#endif
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000044 	.word	0x20000044
 800137c:	40021800 	.word	0x40021800
 8001380:	40021000 	.word	0x40021000
 8001384:	08006d10 	.word	0x08006d10
 8001388:	08006d24 	.word	0x08006d24
 800138c:	2000003c 	.word	0x2000003c
 8001390:	08006d30 	.word	0x08006d30
 8001394:	20000040 	.word	0x20000040
 8001398:	08006d3c 	.word	0x08006d3c

0800139c <millis>:
//----------------------------------------------------------------------
#include "millis.h"
//----------------------------------------------------------------------

uint32_t millis(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80013a0:	f001 fa9a 	bl	80028d8 <HAL_GetTick>
 80013a4:	4603      	mov	r3, r0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <testPCB_Leds>:
//----------------------------------------------------------------------

// Teste Platinen LEDs
//----------------------------------------------------------------------
void testPCB_Leds(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	// Leds Testen
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);							// Teste Green LED, an
 80013b0:	2201      	movs	r2, #1
 80013b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013b6:	481b      	ldr	r0, [pc, #108]	; (8001424 <testPCB_Leds+0x78>)
 80013b8:	f003 f86e 	bl	8004498 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 80013bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013c0:	f001 fa96 	bl	80028f0 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);							// Teste Green LED, aus
 80013c4:	2200      	movs	r2, #0
 80013c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013ca:	4816      	ldr	r0, [pc, #88]	; (8001424 <testPCB_Leds+0x78>)
 80013cc:	f003 f864 	bl	8004498 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 80013d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013d4:	f001 fa8c 	bl	80028f0 <HAL_Delay>
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);								// Teste Blue LED, an
 80013d8:	2201      	movs	r2, #1
 80013da:	2180      	movs	r1, #128	; 0x80
 80013dc:	4811      	ldr	r0, [pc, #68]	; (8001424 <testPCB_Leds+0x78>)
 80013de:	f003 f85b 	bl	8004498 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 80013e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013e6:	f001 fa83 	bl	80028f0 <HAL_Delay>
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);							// Teste Blue LED, aus
 80013ea:	2200      	movs	r2, #0
 80013ec:	2180      	movs	r1, #128	; 0x80
 80013ee:	480d      	ldr	r0, [pc, #52]	; (8001424 <testPCB_Leds+0x78>)
 80013f0:	f003 f852 	bl	8004498 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 80013f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013f8:	f001 fa7a 	bl	80028f0 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);								// Teste Red LED, an
 80013fc:	2201      	movs	r2, #1
 80013fe:	2104      	movs	r1, #4
 8001400:	4808      	ldr	r0, [pc, #32]	; (8001424 <testPCB_Leds+0x78>)
 8001402:	f003 f849 	bl	8004498 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 8001406:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800140a:	f001 fa71 	bl	80028f0 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);								// Teste Red LED, aus
 800140e:	2200      	movs	r2, #0
 8001410:	2104      	movs	r1, #4
 8001412:	4804      	ldr	r0, [pc, #16]	; (8001424 <testPCB_Leds+0x78>)
 8001414:	f003 f840 	bl	8004498 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 8001418:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800141c:	f001 fa68 	bl	80028f0 <HAL_Delay>
}
 8001420:	bf00      	nop
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40020400 	.word	0x40020400

08001428 <testCockpit_Leds>:
//----------------------------------------------------------------------

// Teste Cockpit LEDs
//----------------------------------------------------------------------
void testCockpit_Leds(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
	// Leds Testen
    HAL_GPIO_WritePin(ANHAENGER_GPIO_Port, ANHAENGER_Pin, GPIO_PIN_SET);							// Teste Anhaenger LED, an (Cockpit ECO)
 800142c:	2201      	movs	r2, #1
 800142e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001432:	4813      	ldr	r0, [pc, #76]	; (8001480 <testCockpit_Leds+0x58>)
 8001434:	f003 f830 	bl	8004498 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 8001438:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800143c:	f001 fa58 	bl	80028f0 <HAL_Delay>
    HAL_GPIO_WritePin(ANHAENGER_GPIO_Port, ANHAENGER_Pin, GPIO_PIN_RESET);							// Teste Anhaenger LED, aus (Cockpit ECO)
 8001440:	2200      	movs	r2, #0
 8001442:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001446:	480e      	ldr	r0, [pc, #56]	; (8001480 <testCockpit_Leds+0x58>)
 8001448:	f003 f826 	bl	8004498 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 800144c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001450:	f001 fa4e 	bl	80028f0 <HAL_Delay>
    HAL_GPIO_WritePin(RESERVE_OUT_GPIO_Port, RESERVE_OUT_Pin, GPIO_PIN_SET);						// Teste Reserve LED, an (Cockpit Niveauregulierung)
 8001454:	2201      	movs	r2, #1
 8001456:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800145a:	4809      	ldr	r0, [pc, #36]	; (8001480 <testCockpit_Leds+0x58>)
 800145c:	f003 f81c 	bl	8004498 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 8001460:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001464:	f001 fa44 	bl	80028f0 <HAL_Delay>
    HAL_GPIO_WritePin(RESERVE_OUT_GPIO_Port, RESERVE_OUT_Pin, GPIO_PIN_RESET);						// Teste Reserve LED, aus (Cockpit Niveauregulierung)
 8001468:	2200      	movs	r2, #0
 800146a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800146e:	4804      	ldr	r0, [pc, #16]	; (8001480 <testCockpit_Leds+0x58>)
 8001470:	f003 f812 	bl	8004498 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 8001474:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001478:	f001 fa3a 	bl	80028f0 <HAL_Delay>
}
 800147c:	bf00      	nop
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40020c00 	.word	0x40020c00

08001484 <pwm_oelstand>:
//----------------------------------------------------------------------

// PWM fuer Oelstandsensor am Kombiinstrument
//----------------------------------------------------------------------
void pwm_oelstand(uint16_t time)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	80fb      	strh	r3, [r7, #6]
	// Auswahl wie viele Sekunden vergangen
	switch (time)																					// Zeit wird uebergeben
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	2b4b      	cmp	r3, #75	; 0x4b
 8001492:	d01c      	beq.n	80014ce <pwm_oelstand+0x4a>
 8001494:	2b4b      	cmp	r3, #75	; 0x4b
 8001496:	dc20      	bgt.n	80014da <pwm_oelstand+0x56>
 8001498:	2b2d      	cmp	r3, #45	; 0x2d
 800149a:	d012      	beq.n	80014c2 <pwm_oelstand+0x3e>
 800149c:	2b2d      	cmp	r3, #45	; 0x2d
 800149e:	dc1c      	bgt.n	80014da <pwm_oelstand+0x56>
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d002      	beq.n	80014aa <pwm_oelstand+0x26>
 80014a4:	2b0f      	cmp	r3, #15
 80014a6:	d006      	beq.n	80014b6 <pwm_oelstand+0x32>
			break;
		case 75: // 5x15 ms = 75 ms
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 75ms Oelstandsensor Ausgang high
			break;
		default:
			break;
 80014a8:	e017      	b.n	80014da <pwm_oelstand+0x56>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_RESET);			// Bei 0ms Oelstandsensor Ausgang low
 80014aa:	2200      	movs	r2, #0
 80014ac:	2180      	movs	r1, #128	; 0x80
 80014ae:	480d      	ldr	r0, [pc, #52]	; (80014e4 <pwm_oelstand+0x60>)
 80014b0:	f002 fff2 	bl	8004498 <HAL_GPIO_WritePin>
			break;
 80014b4:	e012      	b.n	80014dc <pwm_oelstand+0x58>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 15ms Oelstandsensor Ausgang high
 80014b6:	2201      	movs	r2, #1
 80014b8:	2180      	movs	r1, #128	; 0x80
 80014ba:	480a      	ldr	r0, [pc, #40]	; (80014e4 <pwm_oelstand+0x60>)
 80014bc:	f002 ffec 	bl	8004498 <HAL_GPIO_WritePin>
			break;
 80014c0:	e00c      	b.n	80014dc <pwm_oelstand+0x58>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_RESET);			// Bei 45ms Oelstandsensor Ausgang low
 80014c2:	2200      	movs	r2, #0
 80014c4:	2180      	movs	r1, #128	; 0x80
 80014c6:	4807      	ldr	r0, [pc, #28]	; (80014e4 <pwm_oelstand+0x60>)
 80014c8:	f002 ffe6 	bl	8004498 <HAL_GPIO_WritePin>
			break;
 80014cc:	e006      	b.n	80014dc <pwm_oelstand+0x58>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 75ms Oelstandsensor Ausgang high
 80014ce:	2201      	movs	r2, #1
 80014d0:	2180      	movs	r1, #128	; 0x80
 80014d2:	4804      	ldr	r0, [pc, #16]	; (80014e4 <pwm_oelstand+0x60>)
 80014d4:	f002 ffe0 	bl	8004498 <HAL_GPIO_WritePin>
			break;
 80014d8:	e000      	b.n	80014dc <pwm_oelstand+0x58>
			break;
 80014da:	bf00      	nop
	}
	// Nach 405ms wird das ganze wiederholt
}
 80014dc:	bf00      	nop
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40020c00 	.word	0x40020c00

080014e8 <cockpit_default>:
//----------------------------------------------------------------------

// Setze Cockpit auf default, alle Fehler OK
//----------------------------------------------------------------------
void cockpit_default(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
	leuchten_out.Ruechwarn = 1;																		// Ruecklichtwarnung setzen
 80014ec:	4a18      	ldr	r2, [pc, #96]	; (8001550 <cockpit_default+0x68>)
 80014ee:	7813      	ldrb	r3, [r2, #0]
 80014f0:	f043 0310 	orr.w	r3, r3, #16
 80014f4:	7013      	strb	r3, [r2, #0]
	leuchten_out.Wischwarn = 1;																		// Wischwasserwarnung setzen
 80014f6:	4a16      	ldr	r2, [pc, #88]	; (8001550 <cockpit_default+0x68>)
 80014f8:	7813      	ldrb	r3, [r2, #0]
 80014fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014fe:	7013      	strb	r3, [r2, #0]
	leuchten_out.Bremswarn = 1;																		// Bremslichtwarnung setzen
 8001500:	4a13      	ldr	r2, [pc, #76]	; (8001550 <cockpit_default+0x68>)
 8001502:	7813      	ldrb	r3, [r2, #0]
 8001504:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001508:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(RUECKWARNUNG_GPIO_Port, RUECKWARNUNG_Pin, leuchten_out.Ruechwarn);			// Fehlermeldung fuer Ruecklichtwarnung einschalten
 800150a:	4b11      	ldr	r3, [pc, #68]	; (8001550 <cockpit_default+0x68>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001512:	b2db      	uxtb	r3, r3
 8001514:	461a      	mov	r2, r3
 8001516:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800151a:	480e      	ldr	r0, [pc, #56]	; (8001554 <cockpit_default+0x6c>)
 800151c:	f002 ffbc 	bl	8004498 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(WISCHWARNUNG_GPIO_Port, WISCHWARNUNG_Pin, leuchten_out.Wischwarn);			// Fehlermeldung fuer Wischwasserwarnung einschalten
 8001520:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <cockpit_default+0x68>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001528:	b2db      	uxtb	r3, r3
 800152a:	461a      	mov	r2, r3
 800152c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001530:	4809      	ldr	r0, [pc, #36]	; (8001558 <cockpit_default+0x70>)
 8001532:	f002 ffb1 	bl	8004498 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BREMSWARNUNG_GPIO_Port, BREMSWARNUNG_Pin, leuchten_out.Bremswarn);			// Fehlermeldung fuer Bremslichtwarnung einschalten
 8001536:	4b06      	ldr	r3, [pc, #24]	; (8001550 <cockpit_default+0x68>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800153e:	b2db      	uxtb	r3, r3
 8001540:	461a      	mov	r2, r3
 8001542:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001546:	4804      	ldr	r0, [pc, #16]	; (8001558 <cockpit_default+0x70>)
 8001548:	f002 ffa6 	bl	8004498 <HAL_GPIO_WritePin>
}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000050 	.word	0x20000050
 8001554:	40020000 	.word	0x40020000
 8001558:	40021800 	.word	0x40021800

0800155c <testSDC>:
//----------------------------------------------------------------------

// Testen der Spannung am Shutdown-Circuit, Signal 1 = offen, Signal = 0 geschlossen
//----------------------------------------------------------------------
void testSDC(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, GPIO_PIN_SET);					// Einschalten von Shutdown-Circuit zum testen
 8001560:	2201      	movs	r2, #1
 8001562:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001566:	480b      	ldr	r0, [pc, #44]	; (8001594 <testSDC+0x38>)
 8001568:	f002 ff96 	bl	8004498 <HAL_GPIO_WritePin>
	HAL_Delay(100);																					// Wartezeit zum setzen
 800156c:	2064      	movs	r0, #100	; 0x64
 800156e:	f001 f9bf 	bl	80028f0 <HAL_Delay>
	if (HAL_GPIO_ReadPin(SENSE_SDC_0_GPIO_Port, SENSE_SDC_0_Pin) == 1)								// Einlesen von SDC0 Eingang
 8001572:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001576:	4807      	ldr	r0, [pc, #28]	; (8001594 <testSDC+0x38>)
 8001578:	f002 ff76 	bl	8004468 <HAL_GPIO_ReadPin>
#ifndef DEBUG_SDC
		software_error(ERROR_SDC_SPANNUNG);															// Sollte Sicherung kaputt oder Kurzschluss, dann Fehlerausgeben
		// TODO: Else schreiben
#endif
	}
	HAL_Delay(100);																					// Wartezeit zum setzen
 800157c:	2064      	movs	r0, #100	; 0x64
 800157e:	f001 f9b7 	bl	80028f0 <HAL_Delay>
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, GPIO_PIN_RESET);					// Auschalten von Shutdown-Circuit
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001588:	4802      	ldr	r0, [pc, #8]	; (8001594 <testSDC+0x38>)
 800158a:	f002 ff85 	bl	8004498 <HAL_GPIO_WritePin>
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40021000 	.word	0x40021000

08001598 <readTrottle>:
//----------------------------------------------------------------------

// Gaspedal auswerten
//----------------------------------------------------------------------
uint16_t readTrottle(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
	// Variablen anlegen
	uint16_t ADC_Gas = 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	80fb      	strh	r3, [r7, #6]

	// Pruefen ob KL15 aktiv ist
	if (system_in.KL15 != 1)
 80015a2:	4b34      	ldr	r3, [pc, #208]	; (8001674 <readTrottle+0xdc>)
 80015a4:	785b      	ldrb	r3, [r3, #1]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d15c      	bne.n	800166a <readTrottle+0xd2>
	{
		// Gaspedal einlesen
		ADC_Gas = ADC_Gaspedal();
 80015b0:	f7ff fbea 	bl	8000d88 <ADC_Gaspedal>
 80015b4:	4603      	mov	r3, r0
 80015b6:	80fb      	strh	r3, [r7, #6]

		// Pruefen ob Kupplung getreten wurde
		if (system_in.Kupplung == 1)										// Wenn Kupplung nicht getreten wurde == 1
 80015b8:	4b2e      	ldr	r3, [pc, #184]	; (8001674 <readTrottle+0xdc>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	f003 0310 	and.w	r3, r3, #16
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d04f      	beq.n	8001666 <readTrottle+0xce>
		{
			// Wenn Leerlauf und Kickdown aktiv Plausibilitaetsfehler
			if ((system_in.Leerlauf == 1) && (system_in.Kickdown == 1))
 80015c6:	4b2b      	ldr	r3, [pc, #172]	; (8001674 <readTrottle+0xdc>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d00e      	beq.n	80015f2 <readTrottle+0x5a>
 80015d4:	4b27      	ldr	r3, [pc, #156]	; (8001674 <readTrottle+0xdc>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	f003 0301 	and.w	r3, r3, #1
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d007      	beq.n	80015f2 <readTrottle+0x5a>
			{
				// Fehlermeldung auf Uart ausgeben
#define TROTTLE_INVALID				"Error_Gaspedal_1 Plausibilitaetsfehler: Kickdown und Leerlauf"
				uartTransmit(TROTTLE_INVALID, sizeof(TROTTLE_INVALID));
 80015e2:	213e      	movs	r1, #62	; 0x3e
 80015e4:	4824      	ldr	r0, [pc, #144]	; (8001678 <readTrottle+0xe0>)
 80015e6:	f7ff f8eb 	bl	80007c0 <uartTransmit>
				// Gaspedal invalide
				software_error(ERROR_GASPEDAL);
 80015ea:	2001      	movs	r0, #1
 80015ec:	f7ff fc1c 	bl	8000e28 <software_error>
 80015f0:	e03b      	b.n	800166a <readTrottle+0xd2>
			}
			// Threshold Wert vergleichen / Threshold Wert >= THRESHOLD und Leerlauf aktiv
			else if ((system_in.Leerlauf == 1) && (ADC_Gas >= GAS_THRESHOLD))
 80015f2:	4b20      	ldr	r3, [pc, #128]	; (8001674 <readTrottle+0xdc>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d008      	beq.n	8001612 <readTrottle+0x7a>
 8001600:	88fb      	ldrh	r3, [r7, #6]
 8001602:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001606:	d304      	bcc.n	8001612 <readTrottle+0x7a>
			{
				// Wenn Wert groesser THRESHOLD ist, dann THRESHOLD vom ADC-Wert abziehen
				ADC_Gas -= GAS_THRESHOLD;
 8001608:	88fb      	ldrh	r3, [r7, #6]
 800160a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800160e:	80fb      	strh	r3, [r7, #6]
 8001610:	e02b      	b.n	800166a <readTrottle+0xd2>
			}
			// Threshold Wert vergleichen / Threshold Wert < THRESHOLD und Leerlauf aktiv
			else if ((system_in.Leerlauf == 1) && (ADC_Gas < GAS_THRESHOLD))
 8001612:	4b18      	ldr	r3, [pc, #96]	; (8001674 <readTrottle+0xdc>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	b2db      	uxtb	r3, r3
 800161c:	2b00      	cmp	r3, #0
 800161e:	d006      	beq.n	800162e <readTrottle+0x96>
 8001620:	88fb      	ldrh	r3, [r7, #6]
 8001622:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001626:	d202      	bcs.n	800162e <readTrottle+0x96>
			{
				// Wenn der Wert kleine als THRESHOLD ist, dann ADC ignorieren, alle Werte sind 0
				ADC_Gas = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	80fb      	strh	r3, [r7, #6]
 800162c:	e01d      	b.n	800166a <readTrottle+0xd2>
			}
			// Threshold Wert vergleichen / Threshold Wert < THRESHOLD und Kickdown aktiv
			else if ((system_in.Kickdown == 1) && (ADC_Gas < (GAS_MAX_ADC - GAS_THRESHOLD)))
 800162e:	4b11      	ldr	r3, [pc, #68]	; (8001674 <readTrottle+0xdc>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	b2db      	uxtb	r3, r3
 8001638:	2b00      	cmp	r3, #0
 800163a:	d004      	beq.n	8001646 <readTrottle+0xae>
 800163c:	88fb      	ldrh	r3, [r7, #6]
 800163e:	f640 62d2 	movw	r2, #3794	; 0xed2
 8001642:	4293      	cmp	r3, r2
 8001644:	d911      	bls.n	800166a <readTrottle+0xd2>
			{
				// Wenn Wert kleiner THRESHOLD ist

			}
			// Threshold Wert vergleichen / Threshold Wert > THRESHOLD und Kickdown aktiv
			else if ((system_in.Kickdown == 1) && (ADC_Gas >= (GAS_MAX_ADC - GAS_THRESHOLD)))
 8001646:	4b0b      	ldr	r3, [pc, #44]	; (8001674 <readTrottle+0xdc>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	f003 0301 	and.w	r3, r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b00      	cmp	r3, #0
 8001652:	d00a      	beq.n	800166a <readTrottle+0xd2>
 8001654:	88fb      	ldrh	r3, [r7, #6]
 8001656:	f640 62d2 	movw	r2, #3794	; 0xed2
 800165a:	4293      	cmp	r3, r2
 800165c:	d905      	bls.n	800166a <readTrottle+0xd2>
			{
				// Wenn Wert gleich THRESHOLD ist
				ADC_Gas = GAS_MAX_ADC;
 800165e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001662:	80fb      	strh	r3, [r7, #6]
 8001664:	e001      	b.n	800166a <readTrottle+0xd2>
		}
		// Wenn Kupplung getreten == 0
		else
		{
			// Wenn Kupplung oder Bremse getreten
			ADC_Gas = 0;
 8001666:	2300      	movs	r3, #0
 8001668:	80fb      	strh	r3, [r7, #6]
		}
	}

	return ADC_Gas;
 800166a:	88fb      	ldrh	r3, [r7, #6]
}
 800166c:	4618      	mov	r0, r3
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	2000003c 	.word	0x2000003c
 8001678:	08006d4c 	.word	0x08006d4c

0800167c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001682:	463b      	mov	r3, r7
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800168e:	4b64      	ldr	r3, [pc, #400]	; (8001820 <MX_ADC1_Init+0x1a4>)
 8001690:	4a64      	ldr	r2, [pc, #400]	; (8001824 <MX_ADC1_Init+0x1a8>)
 8001692:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001694:	4b62      	ldr	r3, [pc, #392]	; (8001820 <MX_ADC1_Init+0x1a4>)
 8001696:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800169a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800169c:	4b60      	ldr	r3, [pc, #384]	; (8001820 <MX_ADC1_Init+0x1a4>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80016a2:	4b5f      	ldr	r3, [pc, #380]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80016a8:	4b5d      	ldr	r3, [pc, #372]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016ae:	4b5c      	ldr	r3, [pc, #368]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016b6:	4b5a      	ldr	r3, [pc, #360]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016bc:	4b58      	ldr	r3, [pc, #352]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80016be:	4a5a      	ldr	r2, [pc, #360]	; (8001828 <MX_ADC1_Init+0x1ac>)
 80016c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016c2:	4b57      	ldr	r3, [pc, #348]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 10;
 80016c8:	4b55      	ldr	r3, [pc, #340]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80016ca:	220a      	movs	r2, #10
 80016cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016ce:	4b54      	ldr	r3, [pc, #336]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016d6:	4b52      	ldr	r3, [pc, #328]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80016d8:	2201      	movs	r2, #1
 80016da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016dc:	4850      	ldr	r0, [pc, #320]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80016de:	f001 f973 	bl	80029c8 <HAL_ADC_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80016e8:	f000 fea2 	bl	8002430 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80016ec:	230e      	movs	r3, #14
 80016ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016f0:	2301      	movs	r3, #1
 80016f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80016f4:	2301      	movs	r3, #1
 80016f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f8:	463b      	mov	r3, r7
 80016fa:	4619      	mov	r1, r3
 80016fc:	4848      	ldr	r0, [pc, #288]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80016fe:	f001 fb41 	bl	8002d84 <HAL_ADC_ConfigChannel>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001708:	f000 fe92 	bl	8002430 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800170c:	2306      	movs	r3, #6
 800170e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001710:	2302      	movs	r3, #2
 8001712:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001714:	463b      	mov	r3, r7
 8001716:	4619      	mov	r1, r3
 8001718:	4841      	ldr	r0, [pc, #260]	; (8001820 <MX_ADC1_Init+0x1a4>)
 800171a:	f001 fb33 	bl	8002d84 <HAL_ADC_ConfigChannel>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001724:	f000 fe84 	bl	8002430 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001728:	2304      	movs	r3, #4
 800172a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800172c:	2303      	movs	r3, #3
 800172e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001730:	2302      	movs	r3, #2
 8001732:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001734:	463b      	mov	r3, r7
 8001736:	4619      	mov	r1, r3
 8001738:	4839      	ldr	r0, [pc, #228]	; (8001820 <MX_ADC1_Init+0x1a4>)
 800173a:	f001 fb23 	bl	8002d84 <HAL_ADC_ConfigChannel>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8001744:	f000 fe74 	bl	8002430 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001748:	2305      	movs	r3, #5
 800174a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800174c:	2304      	movs	r3, #4
 800174e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001750:	463b      	mov	r3, r7
 8001752:	4619      	mov	r1, r3
 8001754:	4832      	ldr	r0, [pc, #200]	; (8001820 <MX_ADC1_Init+0x1a4>)
 8001756:	f001 fb15 	bl	8002d84 <HAL_ADC_ConfigChannel>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8001760:	f000 fe66 	bl	8002430 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001764:	230f      	movs	r3, #15
 8001766:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001768:	2305      	movs	r3, #5
 800176a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800176c:	2301      	movs	r3, #1
 800176e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001770:	463b      	mov	r3, r7
 8001772:	4619      	mov	r1, r3
 8001774:	482a      	ldr	r0, [pc, #168]	; (8001820 <MX_ADC1_Init+0x1a4>)
 8001776:	f001 fb05 	bl	8002d84 <HAL_ADC_ConfigChannel>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8001780:	f000 fe56 	bl	8002430 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001784:	2303      	movs	r3, #3
 8001786:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001788:	2306      	movs	r3, #6
 800178a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800178c:	2303      	movs	r3, #3
 800178e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001790:	463b      	mov	r3, r7
 8001792:	4619      	mov	r1, r3
 8001794:	4822      	ldr	r0, [pc, #136]	; (8001820 <MX_ADC1_Init+0x1a4>)
 8001796:	f001 faf5 	bl	8002d84 <HAL_ADC_ConfigChannel>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 80017a0:	f000 fe46 	bl	8002430 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80017a4:	2307      	movs	r3, #7
 80017a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80017a8:	2307      	movs	r3, #7
 80017aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017ac:	463b      	mov	r3, r7
 80017ae:	4619      	mov	r1, r3
 80017b0:	481b      	ldr	r0, [pc, #108]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80017b2:	f001 fae7 	bl	8002d84 <HAL_ADC_ConfigChannel>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_ADC1_Init+0x144>
  {
    Error_Handler();
 80017bc:	f000 fe38 	bl	8002430 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80017c0:	4b1a      	ldr	r3, [pc, #104]	; (800182c <MX_ADC1_Init+0x1b0>)
 80017c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80017c4:	2308      	movs	r3, #8
 80017c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017c8:	463b      	mov	r3, r7
 80017ca:	4619      	mov	r1, r3
 80017cc:	4814      	ldr	r0, [pc, #80]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80017ce:	f001 fad9 	bl	8002d84 <HAL_ADC_ConfigChannel>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_ADC1_Init+0x160>
  {
    Error_Handler();
 80017d8:	f000 fe2a 	bl	8002430 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80017dc:	2308      	movs	r3, #8
 80017de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 80017e0:	2309      	movs	r3, #9
 80017e2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80017e4:	2301      	movs	r3, #1
 80017e6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017e8:	463b      	mov	r3, r7
 80017ea:	4619      	mov	r1, r3
 80017ec:	480c      	ldr	r0, [pc, #48]	; (8001820 <MX_ADC1_Init+0x1a4>)
 80017ee:	f001 fac9 	bl	8002d84 <HAL_ADC_ConfigChannel>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_ADC1_Init+0x180>
  {
    Error_Handler();
 80017f8:	f000 fe1a 	bl	8002430 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80017fc:	2309      	movs	r3, #9
 80017fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8001800:	230a      	movs	r3, #10
 8001802:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001804:	463b      	mov	r3, r7
 8001806:	4619      	mov	r1, r3
 8001808:	4805      	ldr	r0, [pc, #20]	; (8001820 <MX_ADC1_Init+0x1a4>)
 800180a:	f001 fabb 	bl	8002d84 <HAL_ADC_ConfigChannel>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_ADC1_Init+0x19c>
  {
    Error_Handler();
 8001814:	f000 fe0c 	bl	8002430 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001818:	bf00      	nop
 800181a:	3710      	adds	r7, #16
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000058 	.word	0x20000058
 8001824:	40012000 	.word	0x40012000
 8001828:	0f000001 	.word	0x0f000001
 800182c:	10000012 	.word	0x10000012

08001830 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08c      	sub	sp, #48	; 0x30
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001838:	f107 031c 	add.w	r3, r7, #28
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
 8001846:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a2d      	ldr	r2, [pc, #180]	; (8001904 <HAL_ADC_MspInit+0xd4>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d153      	bne.n	80018fa <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001852:	4b2d      	ldr	r3, [pc, #180]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 8001854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001856:	4a2c      	ldr	r2, [pc, #176]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 8001858:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800185c:	6453      	str	r3, [r2, #68]	; 0x44
 800185e:	4b2a      	ldr	r3, [pc, #168]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 8001860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001866:	61bb      	str	r3, [r7, #24]
 8001868:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186a:	4b27      	ldr	r3, [pc, #156]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	4a26      	ldr	r2, [pc, #152]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	6313      	str	r3, [r2, #48]	; 0x30
 8001876:	4b24      	ldr	r3, [pc, #144]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	617b      	str	r3, [r7, #20]
 8001880:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001882:	4b21      	ldr	r3, [pc, #132]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a20      	ldr	r2, [pc, #128]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 8001888:	f043 0304 	orr.w	r3, r3, #4
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b1e      	ldr	r3, [pc, #120]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0304 	and.w	r3, r3, #4
 8001896:	613b      	str	r3, [r7, #16]
 8001898:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189a:	4b1b      	ldr	r3, [pc, #108]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	4a1a      	ldr	r2, [pc, #104]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 80018a0:	f043 0302 	orr.w	r3, r3, #2
 80018a4:	6313      	str	r3, [r2, #48]	; 0x30
 80018a6:	4b18      	ldr	r3, [pc, #96]	; (8001908 <HAL_ADC_MspInit+0xd8>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = SENSE_KL15_Pin|SENSE_KUEHLWASSER_Pin|SENSE_KLIMA_FLAP_Pin|SENSE_GAS_Pin
 80018b2:	23f8      	movs	r3, #248	; 0xf8
 80018b4:	61fb      	str	r3, [r7, #28]
                          |SENSE_PCB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018b6:	2303      	movs	r3, #3
 80018b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018be:	f107 031c 	add.w	r3, r7, #28
 80018c2:	4619      	mov	r1, r3
 80018c4:	4811      	ldr	r0, [pc, #68]	; (800190c <HAL_ADC_MspInit+0xdc>)
 80018c6:	f002 fc23 	bl	8004110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSE_DRUCK_Pin|SENSE_DRUCK_TEMP_Pin;
 80018ca:	2330      	movs	r3, #48	; 0x30
 80018cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ce:	2303      	movs	r3, #3
 80018d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d6:	f107 031c 	add.w	r3, r7, #28
 80018da:	4619      	mov	r1, r3
 80018dc:	480c      	ldr	r0, [pc, #48]	; (8001910 <HAL_ADC_MspInit+0xe0>)
 80018de:	f002 fc17 	bl	8004110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSE_RETURN_Pin|SENSE_INFO_Pin;
 80018e2:	2303      	movs	r3, #3
 80018e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018e6:	2303      	movs	r3, #3
 80018e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ee:	f107 031c 	add.w	r3, r7, #28
 80018f2:	4619      	mov	r1, r3
 80018f4:	4807      	ldr	r0, [pc, #28]	; (8001914 <HAL_ADC_MspInit+0xe4>)
 80018f6:	f002 fc0b 	bl	8004110 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80018fa:	bf00      	nop
 80018fc:	3730      	adds	r7, #48	; 0x30
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40012000 	.word	0x40012000
 8001908:	40023800 	.word	0x40023800
 800190c:	40020000 	.word	0x40020000
 8001910:	40020800 	.word	0x40020800
 8001914:	40020400 	.word	0x40020400

08001918 <MX_CAN3_Init>:

CAN_HandleTypeDef hcan3;

/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 800191c:	4b33      	ldr	r3, [pc, #204]	; (80019ec <MX_CAN3_Init+0xd4>)
 800191e:	4a34      	ldr	r2, [pc, #208]	; (80019f0 <MX_CAN3_Init+0xd8>)
 8001920:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 6;
 8001922:	4b32      	ldr	r3, [pc, #200]	; (80019ec <MX_CAN3_Init+0xd4>)
 8001924:	2206      	movs	r2, #6
 8001926:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8001928:	4b30      	ldr	r3, [pc, #192]	; (80019ec <MX_CAN3_Init+0xd4>)
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800192e:	4b2f      	ldr	r3, [pc, #188]	; (80019ec <MX_CAN3_Init+0xd4>)
 8001930:	2200      	movs	r2, #0
 8001932:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001934:	4b2d      	ldr	r3, [pc, #180]	; (80019ec <MX_CAN3_Init+0xd4>)
 8001936:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800193a:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 800193c:	4b2b      	ldr	r3, [pc, #172]	; (80019ec <MX_CAN3_Init+0xd4>)
 800193e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001942:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 8001944:	4b29      	ldr	r3, [pc, #164]	; (80019ec <MX_CAN3_Init+0xd4>)
 8001946:	2200      	movs	r2, #0
 8001948:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 800194a:	4b28      	ldr	r3, [pc, #160]	; (80019ec <MX_CAN3_Init+0xd4>)
 800194c:	2200      	movs	r2, #0
 800194e:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 8001950:	4b26      	ldr	r3, [pc, #152]	; (80019ec <MX_CAN3_Init+0xd4>)
 8001952:	2200      	movs	r2, #0
 8001954:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 8001956:	4b25      	ldr	r3, [pc, #148]	; (80019ec <MX_CAN3_Init+0xd4>)
 8001958:	2200      	movs	r2, #0
 800195a:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 800195c:	4b23      	ldr	r3, [pc, #140]	; (80019ec <MX_CAN3_Init+0xd4>)
 800195e:	2200      	movs	r2, #0
 8001960:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 8001962:	4b22      	ldr	r3, [pc, #136]	; (80019ec <MX_CAN3_Init+0xd4>)
 8001964:	2200      	movs	r2, #0
 8001966:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 8001968:	4820      	ldr	r0, [pc, #128]	; (80019ec <MX_CAN3_Init+0xd4>)
 800196a:	f001 fc5b 	bl	8003224 <HAL_CAN_Init>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 8001974:	f000 fd5c 	bl	8002430 <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */
	// Starte CAN Bus
	if((HAL_CAN_Start(&hcan3)) != HAL_OK)
 8001978:	481c      	ldr	r0, [pc, #112]	; (80019ec <MX_CAN3_Init+0xd4>)
 800197a:	f001 fe3b 	bl	80035f4 <HAL_CAN_Start>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_CAN3_Init+0x70>
	{
		// Fehler beim Starten des CAN-Busses
		Error_Handler();
 8001984:	f000 fd54 	bl	8002430 <Error_Handler>
	}

	// Aktiviere Interrupts fuer CAN Bus
	if((HAL_CAN_ActivateNotification(&hcan3, CAN_IT_RX_FIFO0_FULL)) != HAL_OK)
 8001988:	2104      	movs	r1, #4
 800198a:	4818      	ldr	r0, [pc, #96]	; (80019ec <MX_CAN3_Init+0xd4>)
 800198c:	f002 f863 	bl	8003a56 <HAL_CAN_ActivateNotification>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_CAN3_Init+0x82>
	{
		// Fehler in der Initialisierung des CAN Interrupts
		Error_Handler();
 8001996:	f000 fd4b 	bl	8002430 <Error_Handler>
	}

	// Filter Bank initialisieren um Daten zu empfangen
	// Akzeptiere alle CAN-Pakete
	sFilterConfig.FilterBank = 0;
 800199a:	4b16      	ldr	r3, [pc, #88]	; (80019f4 <MX_CAN3_Init+0xdc>)
 800199c:	2200      	movs	r2, #0
 800199e:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80019a0:	4b14      	ldr	r3, [pc, #80]	; (80019f4 <MX_CAN3_Init+0xdc>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80019a6:	4b13      	ldr	r3, [pc, #76]	; (80019f4 <MX_CAN3_Init+0xdc>)
 80019a8:	2201      	movs	r2, #1
 80019aa:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x0111 << 5;
 80019ac:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <MX_CAN3_Init+0xdc>)
 80019ae:	f242 2220 	movw	r2, #8736	; 0x2220
 80019b2:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0;
 80019b4:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <MX_CAN3_Init+0xdc>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0111 << 5;
 80019ba:	4b0e      	ldr	r3, [pc, #56]	; (80019f4 <MX_CAN3_Init+0xdc>)
 80019bc:	f242 2220 	movw	r2, #8736	; 0x2220
 80019c0:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0;
 80019c2:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <MX_CAN3_Init+0xdc>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = 0;
 80019c8:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <MX_CAN3_Init+0xdc>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80019ce:	4b09      	ldr	r3, [pc, #36]	; (80019f4 <MX_CAN3_Init+0xdc>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	621a      	str	r2, [r3, #32]

	// Filter Bank schreiben
	if((HAL_CAN_ConfigFilter(&hcan3, &sFilterConfig)) != HAL_OK)
 80019d4:	4907      	ldr	r1, [pc, #28]	; (80019f4 <MX_CAN3_Init+0xdc>)
 80019d6:	4805      	ldr	r0, [pc, #20]	; (80019ec <MX_CAN3_Init+0xd4>)
 80019d8:	f001 fd20 	bl	800341c <HAL_CAN_ConfigFilter>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_CAN3_Init+0xce>
	{
		// Fehler beim konfigurieren der Filterbank fuer den CAN-Bus
		Error_Handler();
 80019e2:	f000 fd25 	bl	8002430 <Error_Handler>
	}

  /* USER CODE END CAN3_Init 2 */

}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	200000c8 	.word	0x200000c8
 80019f0:	40003400 	.word	0x40003400
 80019f4:	200000a0 	.word	0x200000a0

080019f8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08c      	sub	sp, #48	; 0x30
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a00:	f107 031c 	add.w	r3, r7, #28
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN3)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a27      	ldr	r2, [pc, #156]	; (8001ab4 <HAL_CAN_MspInit+0xbc>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d148      	bne.n	8001aac <HAL_CAN_MspInit+0xb4>
  {
  /* USER CODE BEGIN CAN3_MspInit 0 */

  /* USER CODE END CAN3_MspInit 0 */
    /* CAN3 clock enable */
    __HAL_RCC_CAN3_CLK_ENABLE();
 8001a1a:	4b27      	ldr	r3, [pc, #156]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1e:	4a26      	ldr	r2, [pc, #152]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a24:	6413      	str	r3, [r2, #64]	; 0x40
 8001a26:	4b24      	ldr	r3, [pc, #144]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a2e:	61bb      	str	r3, [r7, #24]
 8001a30:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001a32:	4b21      	ldr	r3, [pc, #132]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a36:	4a20      	ldr	r2, [pc, #128]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a38:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a3e:	4b1e      	ldr	r3, [pc, #120]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a42:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a46:	617b      	str	r3, [r7, #20]
 8001a48:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a4a:	4b1b      	ldr	r3, [pc, #108]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4e:	4a1a      	ldr	r2, [pc, #104]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a50:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a54:	6413      	str	r3, [r2, #64]	; 0x40
 8001a56:	4b18      	ldr	r3, [pc, #96]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a62:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a66:	4a14      	ldr	r2, [pc, #80]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6e:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <HAL_CAN_MspInit+0xc0>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
    /**CAN3 GPIO Configuration
    PA8     ------> CAN3_RX
    PA15     ------> CAN3_TX
    */
    GPIO_InitStruct.Pin = ACAN_RX_Pin|ACAN_TX_Pin;
 8001a7a:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001a7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8001a8c:	230b      	movs	r3, #11
 8001a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a90:	f107 031c 	add.w	r3, r7, #28
 8001a94:	4619      	mov	r1, r3
 8001a96:	4809      	ldr	r0, [pc, #36]	; (8001abc <HAL_CAN_MspInit+0xc4>)
 8001a98:	f002 fb3a 	bl	8004110 <HAL_GPIO_Init>

    /* CAN3 interrupt Init */
    HAL_NVIC_SetPriority(CAN3_RX0_IRQn, 0, 0);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	2069      	movs	r0, #105	; 0x69
 8001aa2:	f002 fafe 	bl	80040a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
 8001aa6:	2069      	movs	r0, #105	; 0x69
 8001aa8:	f002 fb17 	bl	80040da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 8001aac:	bf00      	nop
 8001aae:	3730      	adds	r7, #48	; 0x30
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40003400 	.word	0x40003400
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	40020000 	.word	0x40020000

08001ac0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08e      	sub	sp, #56	; 0x38
 8001ac4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
 8001ad4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ad6:	4bb6      	ldr	r3, [pc, #728]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	4ab5      	ldr	r2, [pc, #724]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001adc:	f043 0310 	orr.w	r3, r3, #16
 8001ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae2:	4bb3      	ldr	r3, [pc, #716]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	f003 0310 	and.w	r3, r3, #16
 8001aea:	623b      	str	r3, [r7, #32]
 8001aec:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aee:	4bb0      	ldr	r3, [pc, #704]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	4aaf      	ldr	r2, [pc, #700]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001af4:	f043 0304 	orr.w	r3, r3, #4
 8001af8:	6313      	str	r3, [r2, #48]	; 0x30
 8001afa:	4bad      	ldr	r3, [pc, #692]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	f003 0304 	and.w	r3, r3, #4
 8001b02:	61fb      	str	r3, [r7, #28]
 8001b04:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b06:	4baa      	ldr	r3, [pc, #680]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0a:	4aa9      	ldr	r2, [pc, #676]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b0c:	f043 0320 	orr.w	r3, r3, #32
 8001b10:	6313      	str	r3, [r2, #48]	; 0x30
 8001b12:	4ba7      	ldr	r3, [pc, #668]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b16:	f003 0320 	and.w	r3, r3, #32
 8001b1a:	61bb      	str	r3, [r7, #24]
 8001b1c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b1e:	4ba4      	ldr	r3, [pc, #656]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4aa3      	ldr	r2, [pc, #652]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4ba1      	ldr	r3, [pc, #644]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b36:	4b9e      	ldr	r3, [pc, #632]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	4a9d      	ldr	r2, [pc, #628]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	6313      	str	r3, [r2, #48]	; 0x30
 8001b42:	4b9b      	ldr	r3, [pc, #620]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	613b      	str	r3, [r7, #16]
 8001b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4e:	4b98      	ldr	r3, [pc, #608]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	4a97      	ldr	r2, [pc, #604]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b54:	f043 0302 	orr.w	r3, r3, #2
 8001b58:	6313      	str	r3, [r2, #48]	; 0x30
 8001b5a:	4b95      	ldr	r3, [pc, #596]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b66:	4b92      	ldr	r3, [pc, #584]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	4a91      	ldr	r2, [pc, #580]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b70:	6313      	str	r3, [r2, #48]	; 0x30
 8001b72:	4b8f      	ldr	r3, [pc, #572]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b7e:	4b8c      	ldr	r3, [pc, #560]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	4a8b      	ldr	r2, [pc, #556]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b84:	f043 0308 	orr.w	r3, r3, #8
 8001b88:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8a:	4b89      	ldr	r3, [pc, #548]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	f003 0308 	and.w	r3, r3, #8
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIGITAL1_Pin|GLUEHKERZEN_Pin|MOTOR_SDC_OUT_Pin|HEATER1_Pin
 8001b96:	2200      	movs	r2, #0
 8001b98:	f248 0187 	movw	r1, #32903	; 0x8087
 8001b9c:	4885      	ldr	r0, [pc, #532]	; (8001db4 <MX_GPIO_Init+0x2f4>)
 8001b9e:	f002 fc7b 	bl	8004498 <HAL_GPIO_WritePin>
                          |DIGITAL2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, POWER_ON_Pin|WS2812_Pin, GPIO_PIN_RESET);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f242 0108 	movw	r1, #8200	; 0x2008
 8001ba8:	4883      	ldr	r0, [pc, #524]	; (8001db8 <MX_GPIO_Init+0x2f8>)
 8001baa:	f002 fc75 	bl	8004498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, OELDRUCK_Pin|BC_DOWN_OUT_Pin|BC_UP_OUT_Pin|BC_RESET_OUT_Pin
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f24f 013c 	movw	r1, #61500	; 0xf03c
 8001bb4:	4881      	ldr	r0, [pc, #516]	; (8001dbc <MX_GPIO_Init+0x2fc>)
 8001bb6:	f002 fc6f 	bl	8004498 <HAL_GPIO_WritePin>
                          |BAMOCAR_OUT1_Pin|BAMOCAR_OUT2_Pin|J317_Pin|DCDC_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RED_LED_Pin|F54_Pin|F18_Pin|KLIMA_OUT_Pin
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f647 0194 	movw	r1, #30868	; 0x7894
 8001bc0:	487f      	ldr	r0, [pc, #508]	; (8001dc0 <MX_GPIO_Init+0x300>)
 8001bc2:	f002 fc69 	bl	8004498 <HAL_GPIO_WritePin>
                          |GREEN_LED_Pin|HEATER2_Pin|BLUE_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, BREMSLICHT_Pin|RUECKFAHRLICHT_Pin|KLIMA_PWM_Pin|ANHAENGER_Pin
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f64e 2188 	movw	r1, #60040	; 0xea88
 8001bcc:	487d      	ldr	r0, [pc, #500]	; (8001dc4 <MX_GPIO_Init+0x304>)
 8001bce:	f002 fc63 	bl	8004498 <HAL_GPIO_WritePin>
                          |RESERVE_OUT_Pin|LADELEUCHTE_Pin|OELSTAND_TEMP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, BUZZER_Pin|GENERATOR_LED_Pin|WISCHWARNUNG_Pin|BREMSWARNUNG_Pin
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f64e 610c 	movw	r1, #60940	; 0xee0c
 8001bd8:	487b      	ldr	r0, [pc, #492]	; (8001dc8 <MX_GPIO_Init+0x308>)
 8001bda:	f002 fc5d 	bl	8004498 <HAL_GPIO_WritePin>
                          |PUMPE_BREMSE_Pin|PUMPE_KUEHLUNG_Pin|FAN2_Pin|FAN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RUECKWARNUNG_GPIO_Port, RUECKWARNUNG_Pin, GPIO_PIN_RESET);
 8001bde:	2200      	movs	r2, #0
 8001be0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001be4:	4879      	ldr	r0, [pc, #484]	; (8001dcc <MX_GPIO_Init+0x30c>)
 8001be6:	f002 fc57 	bl	8004498 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = DIGITAL1_Pin|GLUEHKERZEN_Pin|MOTOR_SDC_OUT_Pin|HEATER1_Pin
 8001bea:	f248 0387 	movw	r3, #32903	; 0x8087
 8001bee:	627b      	str	r3, [r7, #36]	; 0x24
                          |DIGITAL2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c00:	4619      	mov	r1, r3
 8001c02:	486c      	ldr	r0, [pc, #432]	; (8001db4 <MX_GPIO_Init+0x2f4>)
 8001c04:	f002 fa84 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = ECO_Pin|BC_DOWN_IN_Pin|DURCHFLUSS_Pin|BUTTON2_Pin
 8001c08:	f647 7378 	movw	r3, #32632	; 0x7f78
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
                          |KICKDOWN_Pin|LEERLAUF_Pin|KUPPLUNG_NO_Pin|BREMSE_NC_Pin
                          |BREMSE_NO_Pin|SENSE_SDC_AKKU_Pin|SENSE_SDC_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4865      	ldr	r0, [pc, #404]	; (8001db4 <MX_GPIO_Init+0x2f4>)
 8001c1e:	f002 fa77 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 8001c22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c30:	2300      	movs	r3, #0
 8001c32:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 8001c34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c38:	4619      	mov	r1, r3
 8001c3a:	485f      	ldr	r0, [pc, #380]	; (8001db8 <MX_GPIO_Init+0x2f8>)
 8001c3c:	f002 fa68 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8001c40:	f64d 7347 	movw	r3, #57159	; 0xdf47
 8001c44:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_2|SD_SW_Pin|SD_D0_Pin|SD_D1_Pin
                          |SD_D2_Pin|SD_D3_Pin|SD_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c46:	2303      	movs	r3, #3
 8001c48:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c52:	4619      	mov	r1, r3
 8001c54:	4858      	ldr	r0, [pc, #352]	; (8001db8 <MX_GPIO_Init+0x2f8>)
 8001c56:	f002 fa5b 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|ECON_Pin|RECUPERATION_Pin;
 8001c5a:	f640 0303 	movw	r3, #2051	; 0x803
 8001c5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c60:	2300      	movs	r3, #0
 8001c62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4853      	ldr	r0, [pc, #332]	; (8001dbc <MX_GPIO_Init+0x2fc>)
 8001c70:	f002 fa4e 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = OELDRUCK_Pin|BC_DOWN_OUT_Pin|BC_UP_OUT_Pin|BC_RESET_OUT_Pin
 8001c74:	f24f 033c 	movw	r3, #61500	; 0xf03c
 8001c78:	627b      	str	r3, [r7, #36]	; 0x24
                          |BAMOCAR_OUT1_Pin|BAMOCAR_OUT2_Pin|J317_Pin|DCDC_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c82:	2300      	movs	r3, #0
 8001c84:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	484b      	ldr	r0, [pc, #300]	; (8001dbc <MX_GPIO_Init+0x2fc>)
 8001c8e:	f002 fa3f 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PF10 */
  GPIO_InitStruct.Pin = SPI5_CS_Pin|SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin
 8001c92:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8001c96:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ca0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4845      	ldr	r0, [pc, #276]	; (8001dbc <MX_GPIO_Init+0x2fc>)
 8001ca8:	f002 fa32 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WS2812_Pin;
 8001cac:	2308      	movs	r3, #8
 8001cae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WS2812_GPIO_Port, &GPIO_InitStruct);
 8001cbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	483d      	ldr	r0, [pc, #244]	; (8001db8 <MX_GPIO_Init+0x2f8>)
 8001cc4:	f002 fa24 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = CRASH_Pin|EMERGENCY_RUN_Pin|HW_WAKE_Pin|OUTA_Pin
 8001cc8:	f640 6307 	movw	r3, #3591	; 0xe07
 8001ccc:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUTB_Pin|BC_UP_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cda:	4619      	mov	r1, r3
 8001cdc:	483b      	ldr	r0, [pc, #236]	; (8001dcc <MX_GPIO_Init+0x30c>)
 8001cde:	f002 fa17 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RED_LED_Pin|F54_Pin|F18_Pin|KLIMA_OUT_Pin
 8001ce2:	f647 0394 	movw	r3, #30868	; 0x7894
 8001ce6:	627b      	str	r3, [r7, #36]	; 0x24
                          |GREEN_LED_Pin|HEATER2_Pin|BLUE_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4831      	ldr	r0, [pc, #196]	; (8001dc0 <MX_GPIO_Init+0x300>)
 8001cfc:	f002 fa08 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = DCDC_INSTRUCTION_Pin|DCDC_FAULT_Pin|ASR_IN1_Pin|GRA1_Pin
 8001d00:	f241 13f3 	movw	r3, #4595	; 0x11f3
 8001d04:	627b      	str	r3, [r7, #36]	; 0x24
                          |GRA2_Pin|GRA3_Pin|GRA4_Pin|BC_RESET_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d06:	2300      	movs	r3, #0
 8001d08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d12:	4619      	mov	r1, r3
 8001d14:	482c      	ldr	r0, [pc, #176]	; (8001dc8 <MX_GPIO_Init+0x308>)
 8001d16:	f002 f9fb 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SENSE_SDC_BTB_Pin|ANLASSER_Pin;
 8001d1a:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001d1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d20:	2300      	movs	r3, #0
 8001d22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4824      	ldr	r0, [pc, #144]	; (8001dc0 <MX_GPIO_Init+0x300>)
 8001d30:	f002 f9ee 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = KL15_Pin|BAMOCAR_IN2_Pin|BAMOCAR_IN1_Pin|ASR_IN2_Pin;
 8001d34:	f241 5310 	movw	r3, #5392	; 0x1510
 8001d38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d46:	4619      	mov	r1, r3
 8001d48:	481e      	ldr	r0, [pc, #120]	; (8001dc4 <MX_GPIO_Init+0x304>)
 8001d4a:	f002 f9e1 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = BREMSLICHT_Pin|RUECKFAHRLICHT_Pin|KLIMA_PWM_Pin|ANHAENGER_Pin
 8001d4e:	f64e 2388 	movw	r3, #60040	; 0xea88
 8001d52:	627b      	str	r3, [r7, #36]	; 0x24
                          |RESERVE_OUT_Pin|LADELEUCHTE_Pin|OELSTAND_TEMP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d54:	2301      	movs	r3, #1
 8001d56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d64:	4619      	mov	r1, r3
 8001d66:	4817      	ldr	r0, [pc, #92]	; (8001dc4 <MX_GPIO_Init+0x304>)
 8001d68:	f002 f9d2 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = BUZZER_Pin|GENERATOR_LED_Pin|WISCHWARNUNG_Pin|BREMSWARNUNG_Pin
 8001d6c:	f64e 630c 	movw	r3, #60940	; 0xee0c
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24
                          |PUMPE_BREMSE_Pin|PUMPE_KUEHLUNG_Pin|FAN2_Pin|FAN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d72:	2301      	movs	r3, #1
 8001d74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d82:	4619      	mov	r1, r3
 8001d84:	4810      	ldr	r0, [pc, #64]	; (8001dc8 <MX_GPIO_Init+0x308>)
 8001d86:	f002 f9c3 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENTER_Pin;
 8001d8a:	2380      	movs	r3, #128	; 0x80
 8001d8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ENTER_GPIO_Port, &GPIO_InitStruct);
 8001d96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4806      	ldr	r0, [pc, #24]	; (8001db8 <MX_GPIO_Init+0x2f8>)
 8001d9e:	f002 f9b7 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RUECKWARNUNG_Pin;
 8001da2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001da6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da8:	2301      	movs	r3, #1
 8001daa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	e00f      	b.n	8001dd0 <MX_GPIO_Init+0x310>
 8001db0:	40023800 	.word	0x40023800
 8001db4:	40021000 	.word	0x40021000
 8001db8:	40020800 	.word	0x40020800
 8001dbc:	40021400 	.word	0x40021400
 8001dc0:	40020400 	.word	0x40020400
 8001dc4:	40020c00 	.word	0x40020c00
 8001dc8:	40021800 	.word	0x40021800
 8001dcc:	40020000 	.word	0x40020000
 8001dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(RUECKWARNUNG_GPIO_Port, &GPIO_InitStruct);
 8001dd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dda:	4619      	mov	r1, r3
 8001ddc:	480f      	ldr	r0, [pc, #60]	; (8001e1c <MX_GPIO_Init+0x35c>)
 8001dde:	f002 f997 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = CAN1_TX_Pin|CAN1_RX_Pin|SD_CMD_Pin;
 8001de2:	2307      	movs	r3, #7
 8001de4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001de6:	2303      	movs	r3, #3
 8001de8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001df2:	4619      	mov	r1, r3
 8001df4:	480a      	ldr	r0, [pc, #40]	; (8001e20 <MX_GPIO_Init+0x360>)
 8001df6:	f002 f98b 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CAN2_TX_Pin|CAN2_RX_Pin|I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001dfa:	f44f 7358 	mov.w	r3, #864	; 0x360
 8001dfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e00:	2303      	movs	r3, #3
 8001e02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4805      	ldr	r0, [pc, #20]	; (8001e24 <MX_GPIO_Init+0x364>)
 8001e10:	f002 f97e 	bl	8004110 <HAL_GPIO_Init>

}
 8001e14:	bf00      	nop
 8001e16:	3738      	adds	r7, #56	; 0x38
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40020000 	.word	0x40020000
 8001e20:	40020c00 	.word	0x40020c00
 8001e24:	40020400 	.word	0x40020400

08001e28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e28:	b5b0      	push	{r4, r5, r7, lr}
 8001e2a:	b0ac      	sub	sp, #176	; 0xb0
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e2e:	f000 fd02 	bl	8002836 <HAL_Init>

  /* USER CODE BEGIN Init */

	// Definiere Variablen fuer Main-Funktion
	uint8_t TxData[8], OutData[6] = {0}, InData[6] = {0}, status, tmp[4], task = 0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e44:	2300      	movs	r3, #0
 8001e46:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
	uint16_t count = 0, gas_adc = 0, gas_mean = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 8001e56:	2300      	movs	r3, #0
 8001e58:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  	uint32_t lastcan = 0, lastsendcan = 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8001e68:	2300      	movs	r3, #0
 8001e6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  	// Erstelle Can-Nachrichten
    // Sendenachricht erstellen
  	CAN_TxHeaderTypeDef TxMessage = {0x123, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8001e6e:	4bcb      	ldr	r3, [pc, #812]	; (800219c <main+0x374>)
 8001e70:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8001e74:	461d      	mov	r5, r3
 8001e76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e7a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e7e:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet digitale Ausgaenge erstellen
  	CAN_TxHeaderTypeDef TxOutput = {MOTOR_CAN_DIGITAL_OUT, 0, CAN_RTR_DATA, CAN_ID_STD, 6, DISABLE};
 8001e82:	4bc7      	ldr	r3, [pc, #796]	; (80021a0 <main+0x378>)
 8001e84:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8001e88:	461d      	mov	r5, r3
 8001e8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e8e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e92:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet digitale Eingaenge erstellen
  	CAN_TxHeaderTypeDef TxInput = {MOTOR_CAN_DIGITAL_IN, 0, CAN_RTR_DATA, CAN_ID_STD, 6, DISABLE};
 8001e96:	4bc3      	ldr	r3, [pc, #780]	; (80021a4 <main+0x37c>)
 8001e98:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8001e9c:	461d      	mov	r5, r3
 8001e9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ea0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ea2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ea6:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet Motor1 erstellen
  	CAN_TxHeaderTypeDef TxMotor1 = {MOTOR_CAN_DREHZAHL, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8001eaa:	4bbf      	ldr	r3, [pc, #764]	; (80021a8 <main+0x380>)
 8001eac:	f107 041c 	add.w	r4, r7, #28
 8001eb0:	461d      	mov	r5, r3
 8001eb2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001eb6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001eba:	e884 0003 	stmia.w	r4, {r0, r1}
  	// Sendenachricht Motorsteuergeraet an Bamocar erstellen
  	CAN_TxHeaderTypeDef TxBamocar = {BAMOCAR_TX_ID, 0, CAN_RTR_DATA, CAN_ID_STD, 3, DISABLE};
 8001ebe:	4bbb      	ldr	r3, [pc, #748]	; (80021ac <main+0x384>)
 8001ec0:	1d3c      	adds	r4, r7, #4
 8001ec2:	461d      	mov	r5, r3
 8001ec4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ec6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ec8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ecc:	e884 0003 	stmia.w	r4, {r0, r1}

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ed0:	f000 fa00 	bl	80022d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ed4:	f7ff fdf4 	bl	8001ac0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001ed8:	f000 fbf6 	bl	80026c8 <MX_USART2_UART_Init>
  MX_CAN3_Init();
 8001edc:	f7ff fd1c 	bl	8001918 <MX_CAN3_Init>
  MX_ADC1_Init();
 8001ee0:	f7ff fbcc 	bl	800167c <MX_ADC1_Init>
  MX_TIM14_Init();
 8001ee4:	f000 fb8a 	bl	80025fc <MX_TIM14_Init>
  MX_TIM6_Init();
 8001ee8:	f000 fb52 	bl	8002590 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  	// Start Timer 6 Interrupt
  	HAL_TIM_Base_Start_IT(&htim6);
 8001eec:	48b0      	ldr	r0, [pc, #704]	; (80021b0 <main+0x388>)
 8001eee:	f003 fc51 	bl	8005794 <HAL_TIM_Base_Start_IT>

  	// Schreibe Resetquelle auf die Konsole
#ifdef DEBUG
	printResetSource(readResetSource());
 8001ef2:	f7fe fe5f 	bl	8000bb4 <readResetSource>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe fead 	bl	8000c58 <printResetSource>

  	// Teste serielle Schnittstelle
  	#define TEST_STRING_UART	"\nUART2 Transmitting in polling mode, Hello Diveturtle93!\n"
  	uartTransmit(TEST_STRING_UART, sizeof(TEST_STRING_UART));
 8001efe:	213a      	movs	r1, #58	; 0x3a
 8001f00:	48ac      	ldr	r0, [pc, #688]	; (80021b4 <main+0x38c>)
 8001f02:	f7fe fc5d 	bl	80007c0 <uartTransmit>

  	// Sammel Systeminformationen
  	collectSystemInfo();
 8001f06:	f7fe fe2b 	bl	8000b60 <collectSystemInfo>
#endif

	// Leds Testen
  	testPCB_Leds();
 8001f0a:	f7ff fa4f 	bl	80013ac <testPCB_Leds>
	testCockpit_Leds();
 8001f0e:	f7ff fa8b 	bl	8001428 <testCockpit_Leds>

  	// Testen der Versorgungsspannung am Shutdown-Circuit
  	testSDC();
 8001f12:	f7ff fb23 	bl	800155c <testSDC>
  	sdc_in.SDC12V = 1;																	// SDC Spannungsversorgung OK
 8001f16:	4aa8      	ldr	r2, [pc, #672]	; (80021b8 <main+0x390>)
 8001f18:	7813      	ldrb	r3, [r2, #0]
 8001f1a:	f043 0320 	orr.w	r3, r3, #32
 8001f1e:	7013      	strb	r3, [r2, #0]

  	// Alle Fehler Cockpit loeschen
  	cockpit_default();
 8001f20:	f7ff fae2 	bl	80014e8 <cockpit_default>

  	// Lese alle Eingaenge
  	readall_inputs();
 8001f24:	f7ff f80c 	bl	8000f40 <readall_inputs>

    // Sendenachricht 0x123 mit Dummy-Daten fuellen
  	for (uint8_t j = 0; j < 8; j++)
 8001f28:	2300      	movs	r3, #0
 8001f2a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8001f2e:	e00e      	b.n	8001f4e <main+0x126>
  		TxData[j] = (j + 1);
 8001f30:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8001f34:	f897 209f 	ldrb.w	r2, [r7, #159]	; 0x9f
 8001f38:	3201      	adds	r2, #1
 8001f3a:	b2d2      	uxtb	r2, r2
 8001f3c:	33b0      	adds	r3, #176	; 0xb0
 8001f3e:	443b      	add	r3, r7
 8001f40:	f803 2c20 	strb.w	r2, [r3, #-32]
  	for (uint8_t j = 0; j < 8; j++)
 8001f44:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8001f48:	3301      	adds	r3, #1
 8001f4a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8001f4e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8001f52:	2b07      	cmp	r3, #7
 8001f54:	d9ec      	bls.n	8001f30 <main+0x108>

  	// Starte While-Schleife
#define MAINWHILE				"\nStarte While Schleife\n"
  	uartTransmit(MAINWHILE, sizeof(MAINWHILE));
 8001f56:	2118      	movs	r1, #24
 8001f58:	4898      	ldr	r0, [pc, #608]	; (80021bc <main+0x394>)
 8001f5a:	f7fe fc31 	bl	80007c0 <uartTransmit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  	// Task wird jede Millisekunde ausgefuehrt
		if (millisekunden_flag_1 == 1)
 8001f5e:	4b98      	ldr	r3, [pc, #608]	; (80021c0 <main+0x398>)
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d10a      	bne.n	8001f7e <main+0x156>
		{
			count++;																	// Zaehler count hochzaehlen
 8001f68:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
			millisekunden_flag_1 = 0;													// Setze Millisekunden-Flag zurueck
 8001f72:	4b93      	ldr	r3, [pc, #588]	; (80021c0 <main+0x398>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	701a      	strb	r2, [r3, #0]

			// Setze Flag start, nur wenn millisekunden Flag gesetzt war
			task = 1;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
		}

		// PWM Oelstandsensor Kombiinstrument ausgeben
		pwm_oelstand(count);
 8001f7e:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff fa7e 	bl	8001484 <pwm_oelstand>

		// Task wird alle 20 Millisekunden ausgefuehrt
		if (((count % 20) == 0) && (task == 1))
 8001f88:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	; 0xac
 8001f8c:	4b8d      	ldr	r3, [pc, #564]	; (80021c4 <main+0x39c>)
 8001f8e:	fba3 1302 	umull	r1, r3, r3, r2
 8001f92:	0919      	lsrs	r1, r3, #4
 8001f94:	460b      	mov	r3, r1
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	440b      	add	r3, r1
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d112      	bne.n	8001fca <main+0x1a2>
 8001fa4:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d10e      	bne.n	8001fca <main+0x1a2>
		{
			// Sende Nachricht Motor1
			status = HAL_CAN_AddTxMessage(&hcan3, &TxMotor1, motor1.output, (uint32_t *)CAN_TX_MAILBOX0);
 8001fac:	f107 011c 	add.w	r1, r7, #28
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	4a85      	ldr	r2, [pc, #532]	; (80021c8 <main+0x3a0>)
 8001fb4:	4885      	ldr	r0, [pc, #532]	; (80021cc <main+0x3a4>)
 8001fb6:	f001 fb61 	bl	800367c <HAL_CAN_AddTxMessage>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			hal_error(status);
 8001fc0:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe ff23 	bl	8000e10 <hal_error>
		}

		// Task wird alle 100 Millisekunden ausgefuehrt
		if (((count % 100) == 0) && (task == 1))
 8001fca:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8001fce:	4a80      	ldr	r2, [pc, #512]	; (80021d0 <main+0x3a8>)
 8001fd0:	fba2 1203 	umull	r1, r2, r2, r3
 8001fd4:	0952      	lsrs	r2, r2, #5
 8001fd6:	2164      	movs	r1, #100	; 0x64
 8001fd8:	fb01 f202 	mul.w	r2, r1, r2
 8001fdc:	1a9b      	subs	r3, r3, r2
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d134      	bne.n	800204e <main+0x226>
 8001fe4:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d130      	bne.n	800204e <main+0x226>
		{
			// alle Inputs einlesen
			readall_inputs();
 8001fec:	f7fe ffa8 	bl	8000f40 <readall_inputs>

			// Bremse pruefen
//			readBrake();

			// Gaspedal pruefen
			gas_adc = readTrottle();
 8001ff0:	f7ff fad2 	bl	8001598 <readTrottle>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c

			// Mittelwert bilden (https://nestedsoftware.com/2018/03/20/calculating-a-moving-average-on-streaming-data-5a7k.22879.html)
			// Mittelwertbildung aus 10 Werten (Weniger die 10 verkleineren, Mehr die 10 vergrößern)
			gas_mean = (gas_mean + ((gas_adc - gas_mean)/10));
 8001ffa:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8001ffe:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	4a73      	ldr	r2, [pc, #460]	; (80021d4 <main+0x3ac>)
 8002006:	fb82 1203 	smull	r1, r2, r2, r3
 800200a:	1092      	asrs	r2, r2, #2
 800200c:	17db      	asrs	r3, r3, #31
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	b29a      	uxth	r2, r3
 8002012:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8002016:	4413      	add	r3, r2
 8002018:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa

			// Daten in Bamocarformat umwandeln
			tmp[0] = 0x90;
 800201c:	2390      	movs	r3, #144	; 0x90
 800201e:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
			tmp[1] = (gas_mean);
 8002022:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8002026:	b2db      	uxtb	r3, r3
 8002028:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
			tmp[2] = ((gas_mean) >> 8);
 800202c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8002030:	0a1b      	lsrs	r3, r3, #8
 8002032:	b29b      	uxth	r3, r3
 8002034:	b2db      	uxtb	r3, r3
 8002036:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e

			// Drehmoment an Bamocar senden
			status = HAL_CAN_AddTxMessage(&hcan3, &TxBamocar, tmp, (uint32_t *)CAN_TX_MAILBOX0);
 800203a:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 800203e:	1d39      	adds	r1, r7, #4
 8002040:	2301      	movs	r3, #1
 8002042:	4862      	ldr	r0, [pc, #392]	; (80021cc <main+0x3a4>)
 8002044:	f001 fb1a 	bl	800367c <HAL_CAN_AddTxMessage>
 8002048:	4603      	mov	r3, r0
 800204a:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			//hal_error(status);
		}

		// Task wird alle 200 Millisekunden ausgefuehrt
		if (((count % 200) == 0) && (task == 1))
 800204e:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8002052:	4a5f      	ldr	r2, [pc, #380]	; (80021d0 <main+0x3a8>)
 8002054:	fba2 1203 	umull	r1, r2, r2, r3
 8002058:	0992      	lsrs	r2, r2, #6
 800205a:	21c8      	movs	r1, #200	; 0xc8
 800205c:	fb01 f202 	mul.w	r2, r1, r2
 8002060:	1a9b      	subs	r3, r3, r2
 8002062:	b29b      	uxth	r3, r3
 8002064:	2b00      	cmp	r3, #0
 8002066:	d172      	bne.n	800214e <main+0x326>
 8002068:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 800206c:	2b01      	cmp	r3, #1
 800206e:	d16e      	bne.n	800214e <main+0x326>
		{
			// Daten fuer Ausgaenge zusammenfuehren
			OutData[0] = system_out.systemoutput;
 8002070:	4b59      	ldr	r3, [pc, #356]	; (80021d8 <main+0x3b0>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
			OutData[1] = highcurrent_out.high_out;
 8002078:	4b58      	ldr	r3, [pc, #352]	; (80021dc <main+0x3b4>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
			OutData[2] = (leuchten_out.ledoutput >> 8);
 8002080:	4b57      	ldr	r3, [pc, #348]	; (80021e0 <main+0x3b8>)
 8002082:	881b      	ldrh	r3, [r3, #0]
 8002084:	0a1b      	lsrs	r3, r3, #8
 8002086:	b29b      	uxth	r3, r3
 8002088:	b2db      	uxtb	r3, r3
 800208a:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
			OutData[3] = leuchten_out.ledoutput;
 800208e:	4b54      	ldr	r3, [pc, #336]	; (80021e0 <main+0x3b8>)
 8002090:	881b      	ldrh	r3, [r3, #0]
 8002092:	b2db      	uxtb	r3, r3
 8002094:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
			OutData[4] = komfort_out.komfortoutput;
 8002098:	4b52      	ldr	r3, [pc, #328]	; (80021e4 <main+0x3bc>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
			OutData[5] ++;
 80020a0:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 80020a4:	3301      	adds	r3, #1
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d

			// Sende Nachricht digitale Ausgaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxOutput, OutData, (uint32_t *)CAN_TX_MAILBOX2);
 80020ac:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80020b0:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80020b4:	2304      	movs	r3, #4
 80020b6:	4845      	ldr	r0, [pc, #276]	; (80021cc <main+0x3a4>)
 80020b8:	f001 fae0 	bl	800367c <HAL_CAN_AddTxMessage>
 80020bc:	4603      	mov	r3, r0
 80020be:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			//hal_error(status);

			// Daten fuer Eingaenge zusammenfuehren
			InData[0] ++;
 80020c2:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80020c6:	3301      	adds	r3, #1
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
			InData[1] = (system_in.systeminput >> 8);
 80020ce:	4b46      	ldr	r3, [pc, #280]	; (80021e8 <main+0x3c0>)
 80020d0:	881b      	ldrh	r3, [r3, #0]
 80020d2:	0a1b      	lsrs	r3, r3, #8
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
			InData[2] = system_in.systeminput;
 80020dc:	4b42      	ldr	r3, [pc, #264]	; (80021e8 <main+0x3c0>)
 80020de:	881b      	ldrh	r3, [r3, #0]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			InData[3] = sdc_in.sdcinput;
 80020e6:	4b34      	ldr	r3, [pc, #208]	; (80021b8 <main+0x390>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			InData[4] = (komfort_in.komfortinput >> 8);
 80020ee:	4b3f      	ldr	r3, [pc, #252]	; (80021ec <main+0x3c4>)
 80020f0:	881b      	ldrh	r3, [r3, #0]
 80020f2:	0a1b      	lsrs	r3, r3, #8
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
			InData[5] = komfort_in.komfortinput;
 80020fc:	4b3b      	ldr	r3, [pc, #236]	; (80021ec <main+0x3c4>)
 80020fe:	881b      	ldrh	r3, [r3, #0]
 8002100:	b2db      	uxtb	r3, r3
 8002102:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85

			HAL_Delay(10);
 8002106:	200a      	movs	r0, #10
 8002108:	f000 fbf2 	bl	80028f0 <HAL_Delay>

			// Sende Nachricht digitale Eingaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxInput, InData, (uint32_t *)CAN_TX_MAILBOX1);
 800210c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002110:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8002114:	2302      	movs	r3, #2
 8002116:	482d      	ldr	r0, [pc, #180]	; (80021cc <main+0x3a4>)
 8002118:	f001 fab0 	bl	800367c <HAL_CAN_AddTxMessage>
 800211c:	4603      	mov	r3, r0
 800211e:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			//hal_error(status);

			// Bamocar Fehler auslesen
			tmp[0] = 0x3D;
 8002122:	233d      	movs	r3, #61	; 0x3d
 8002124:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
			tmp[1] = 0x8F;
 8002128:	238f      	movs	r3, #143	; 0x8f
 800212a:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
			tmp[2] = 0x00;
 800212e:	2300      	movs	r3, #0
 8002130:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e

			// Befehl Fehler auslesen an Bamocar senden
			status = HAL_CAN_AddTxMessage(&hcan3, &TxBamocar, tmp, (uint32_t *)CAN_TX_MAILBOX0);
 8002134:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 8002138:	1d39      	adds	r1, r7, #4
 800213a:	2301      	movs	r3, #1
 800213c:	4823      	ldr	r0, [pc, #140]	; (80021cc <main+0x3a4>)
 800213e:	f001 fa9d 	bl	800367c <HAL_CAN_AddTxMessage>
 8002142:	4603      	mov	r3, r0
 8002144:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			//hal_error(status);

			// Variable count auf 0 zuruecksetzen
			count = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
		}

		// Zuruecksetzen Flag start
		task = 0;
 800214e:	2300      	movs	r3, #0
 8002150:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf


	  	// Task wird alle 5 Millisekunden ausgefuehrt
	  	if (millis() - lastcan >= 5)
 8002154:	f7ff f922 	bl	800139c <millis>
 8002158:	4602      	mov	r2, r0
 800215a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b04      	cmp	r3, #4
 8002162:	f240 808d 	bls.w	8002280 <main+0x458>
		{
	  		HAL_CAN_GetRxMessage(&hcan3, CAN_RX_FIFO0, &RxMessage, TxData);
 8002166:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800216a:	4a21      	ldr	r2, [pc, #132]	; (80021f0 <main+0x3c8>)
 800216c:	2100      	movs	r1, #0
 800216e:	4817      	ldr	r0, [pc, #92]	; (80021cc <main+0x3a4>)
 8002170:	f001 fb5f 	bl	8003832 <HAL_CAN_GetRxMessage>

			// Wenn Nachricht ueber den CAN-Bus empfangen wurden
			if (can_change == 1)
 8002174:	4b1f      	ldr	r3, [pc, #124]	; (80021f4 <main+0x3cc>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b01      	cmp	r3, #1
 800217c:	f040 8080 	bne.w	8002280 <main+0x458>
			{
				// Nachricht ID ueber UART ausgeben
				uartTransmitNumber(RxMessage.StdId, 16);
 8002180:	4b1b      	ldr	r3, [pc, #108]	; (80021f0 <main+0x3c8>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2110      	movs	r1, #16
 8002186:	4618      	mov	r0, r3
 8002188:	f7fe fb2e 	bl	80007e8 <uartTransmitNumber>
				uartTransmit("\t", 1);
 800218c:	2101      	movs	r1, #1
 800218e:	481a      	ldr	r0, [pc, #104]	; (80021f8 <main+0x3d0>)
 8002190:	f7fe fb16 	bl	80007c0 <uartTransmit>
				for (uint8_t i = 0; i < RxMessage.DLC; i++)
 8002194:	2300      	movs	r3, #0
 8002196:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 800219a:	e03c      	b.n	8002216 <main+0x3ee>
 800219c:	08006e1c 	.word	0x08006e1c
 80021a0:	08006e34 	.word	0x08006e34
 80021a4:	08006e4c 	.word	0x08006e4c
 80021a8:	08006e64 	.word	0x08006e64
 80021ac:	08006e7c 	.word	0x08006e7c
 80021b0:	20000120 	.word	0x20000120
 80021b4:	08006d8c 	.word	0x08006d8c
 80021b8:	20000040 	.word	0x20000040
 80021bc:	08006dc8 	.word	0x08006dc8
 80021c0:	20000114 	.word	0x20000114
 80021c4:	cccccccd 	.word	0xcccccccd
 80021c8:	20000118 	.word	0x20000118
 80021cc:	200000c8 	.word	0x200000c8
 80021d0:	51eb851f 	.word	0x51eb851f
 80021d4:	66666667 	.word	0x66666667
 80021d8:	20000048 	.word	0x20000048
 80021dc:	2000004c 	.word	0x2000004c
 80021e0:	20000050 	.word	0x20000050
 80021e4:	20000054 	.word	0x20000054
 80021e8:	2000003c 	.word	0x2000003c
 80021ec:	20000044 	.word	0x20000044
 80021f0:	200000f0 	.word	0x200000f0
 80021f4:	20000115 	.word	0x20000115
 80021f8:	08006de0 	.word	0x08006de0
				{
					uartTransmitNumber(RxData[i], 16);
 80021fc:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8002200:	4a2c      	ldr	r2, [pc, #176]	; (80022b4 <main+0x48c>)
 8002202:	5cd3      	ldrb	r3, [r2, r3]
 8002204:	2110      	movs	r1, #16
 8002206:	4618      	mov	r0, r3
 8002208:	f7fe faee 	bl	80007e8 <uartTransmitNumber>
				for (uint8_t i = 0; i < RxMessage.DLC; i++)
 800220c:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8002210:	3301      	adds	r3, #1
 8002212:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 8002216:	f897 209e 	ldrb.w	r2, [r7, #158]	; 0x9e
 800221a:	4b27      	ldr	r3, [pc, #156]	; (80022b8 <main+0x490>)
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	429a      	cmp	r2, r3
 8002220:	d3ec      	bcc.n	80021fc <main+0x3d4>
				}
				uartTransmit("\n", 1);
 8002222:	2101      	movs	r1, #1
 8002224:	4825      	ldr	r0, [pc, #148]	; (80022bc <main+0x494>)
 8002226:	f7fe facb 	bl	80007c0 <uartTransmit>

				// Sortieren der IDs nach Geraeten
				switch (RxMessage.StdId)
 800222a:	4b23      	ldr	r3, [pc, #140]	; (80022b8 <main+0x490>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f240 1211 	movw	r2, #273	; 0x111
 8002232:	4293      	cmp	r3, r2
 8002234:	d00b      	beq.n	800224e <main+0x426>
 8002236:	f240 1281 	movw	r2, #385	; 0x181
 800223a:	4293      	cmp	r3, r2
 800223c:	d10c      	bne.n	8002258 <main+0x430>
				{
					case BAMOCAR_RX_ID:
						BAMOCAN_ID(&RxData[0], RxMessage.DLC);
 800223e:	4b1e      	ldr	r3, [pc, #120]	; (80022b8 <main+0x490>)
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	b2db      	uxtb	r3, r3
 8002244:	4619      	mov	r1, r3
 8002246:	481b      	ldr	r0, [pc, #108]	; (80022b4 <main+0x48c>)
 8002248:	f7fe f980 	bl	800054c <BAMOCAN_ID>
						break;
 800224c:	e009      	b.n	8002262 <main+0x43a>
					case 0x111:
						uartTransmit("CAN-ID Computer config\n", 23);
 800224e:	2117      	movs	r1, #23
 8002250:	481b      	ldr	r0, [pc, #108]	; (80022c0 <main+0x498>)
 8002252:	f7fe fab5 	bl	80007c0 <uartTransmit>
						break;
 8002256:	e004      	b.n	8002262 <main+0x43a>
					default:
						uartTransmit("CAN-ID nicht verfuegbar\n", 24);
 8002258:	2118      	movs	r1, #24
 800225a:	481a      	ldr	r0, [pc, #104]	; (80022c4 <main+0x49c>)
 800225c:	f7fe fab0 	bl	80007c0 <uartTransmit>
						break;
 8002260:	bf00      	nop
				}

				// Drehzahl ausgeben
				TxData[2] = motor1.output[2];
 8002262:	4b19      	ldr	r3, [pc, #100]	; (80022c8 <main+0x4a0>)
 8002264:	789b      	ldrb	r3, [r3, #2]
 8002266:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
				TxData[3] = motor1.output[3];
 800226a:	4b17      	ldr	r3, [pc, #92]	; (80022c8 <main+0x4a0>)
 800226c:	78db      	ldrb	r3, [r3, #3]
 800226e:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
				lastcan = millis();
 8002272:	f7ff f893 	bl	800139c <millis>
 8002276:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4

				can_change = 0;
 800227a:	4b14      	ldr	r3, [pc, #80]	; (80022cc <main+0x4a4>)
 800227c:	2200      	movs	r2, #0
 800227e:	701a      	strb	r2, [r3, #0]
			}
		}

#ifdef DEBUG
		// Sende CAN Nachricht auf CAN-Bus / Teste CAN-BUS
		if (millis() - lastsendcan >= 1000)
 8002280:	f7ff f88c 	bl	800139c <millis>
 8002284:	4602      	mov	r2, r0
 8002286:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002290:	f4ff ae65 	bcc.w	8001f5e <main+0x136>
		{
			status = HAL_CAN_AddTxMessage(&hcan3, &TxMessage, TxData, (uint32_t *)CAN_TX_MAILBOX0);
 8002294:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8002298:	f107 0164 	add.w	r1, r7, #100	; 0x64
 800229c:	2301      	movs	r3, #1
 800229e:	480c      	ldr	r0, [pc, #48]	; (80022d0 <main+0x4a8>)
 80022a0:	f001 f9ec 	bl	800367c <HAL_CAN_AddTxMessage>
 80022a4:	4603      	mov	r3, r0
 80022a6:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			//hal_error(status);
			lastsendcan = millis();
 80022aa:	f7ff f877 	bl	800139c <millis>
 80022ae:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
		if (millisekunden_flag_1 == 1)
 80022b2:	e654      	b.n	8001f5e <main+0x136>
 80022b4:	2000010c 	.word	0x2000010c
 80022b8:	200000f0 	.word	0x200000f0
 80022bc:	08006de4 	.word	0x08006de4
 80022c0:	08006de8 	.word	0x08006de8
 80022c4:	08006e00 	.word	0x08006e00
 80022c8:	20000118 	.word	0x20000118
 80022cc:	20000115 	.word	0x20000115
 80022d0:	200000c8 	.word	0x200000c8

080022d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b094      	sub	sp, #80	; 0x50
 80022d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022da:	f107 031c 	add.w	r3, r7, #28
 80022de:	2234      	movs	r2, #52	; 0x34
 80022e0:	2100      	movs	r1, #0
 80022e2:	4618      	mov	r0, r3
 80022e4:	f004 fa7c 	bl	80067e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022e8:	f107 0308 	add.w	r3, r7, #8
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	60da      	str	r2, [r3, #12]
 80022f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022f8:	4b2c      	ldr	r3, [pc, #176]	; (80023ac <SystemClock_Config+0xd8>)
 80022fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fc:	4a2b      	ldr	r2, [pc, #172]	; (80023ac <SystemClock_Config+0xd8>)
 80022fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002302:	6413      	str	r3, [r2, #64]	; 0x40
 8002304:	4b29      	ldr	r3, [pc, #164]	; (80023ac <SystemClock_Config+0xd8>)
 8002306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002308:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800230c:	607b      	str	r3, [r7, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002310:	4b27      	ldr	r3, [pc, #156]	; (80023b0 <SystemClock_Config+0xdc>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a26      	ldr	r2, [pc, #152]	; (80023b0 <SystemClock_Config+0xdc>)
 8002316:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800231a:	6013      	str	r3, [r2, #0]
 800231c:	4b24      	ldr	r3, [pc, #144]	; (80023b0 <SystemClock_Config+0xdc>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002324:	603b      	str	r3, [r7, #0]
 8002326:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002328:	2301      	movs	r3, #1
 800232a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800232c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002330:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002332:	2302      	movs	r3, #2
 8002334:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002336:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800233a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 800233c:	2319      	movs	r3, #25
 800233e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 8002340:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8002344:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002346:	2302      	movs	r3, #2
 8002348:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800234a:	2302      	movs	r3, #2
 800234c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800234e:	2302      	movs	r3, #2
 8002350:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002352:	f107 031c 	add.w	r3, r7, #28
 8002356:	4618      	mov	r0, r3
 8002358:	f002 f908 	bl	800456c <HAL_RCC_OscConfig>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002362:	f000 f865 	bl	8002430 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002366:	f002 f8b1 	bl	80044cc <HAL_PWREx_EnableOverDrive>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002370:	f000 f85e 	bl	8002430 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002374:	230f      	movs	r3, #15
 8002376:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002378:	2302      	movs	r3, #2
 800237a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800237c:	2300      	movs	r3, #0
 800237e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002380:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002384:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002386:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800238a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800238c:	f107 0308 	add.w	r3, r7, #8
 8002390:	2107      	movs	r1, #7
 8002392:	4618      	mov	r0, r3
 8002394:	f002 fb98 	bl	8004ac8 <HAL_RCC_ClockConfig>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <SystemClock_Config+0xce>
  {
    Error_Handler();
 800239e:	f000 f847 	bl	8002430 <Error_Handler>
  }
}
 80023a2:	bf00      	nop
 80023a4:	3750      	adds	r7, #80	; 0x50
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	40023800 	.word	0x40023800
 80023b0:	40007000 	.word	0x40007000

080023b4 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
// Interrupts
// Can-Interrupt: Nachricht wartet
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
	// Nachricht aus Speicher auslesen
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxMessage, RxData);
 80023bc:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 80023be:	4a07      	ldr	r2, [pc, #28]	; (80023dc <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 80023c0:	2100      	movs	r1, #0
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f001 fa35 	bl	8003832 <HAL_CAN_GetRxMessage>
	can_change = 1;
 80023c8:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 80023ca:	2201      	movs	r2, #1
 80023cc:	701a      	strb	r2, [r3, #0]
}
 80023ce:	bf00      	nop
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	2000010c 	.word	0x2000010c
 80023dc:	200000f0 	.word	0x200000f0
 80023e0:	20000115 	.word	0x20000115

080023e4 <HAL_CAN_RxFifo0FullCallback>:

// Can-Interrupt: Fifo0 ist voll
void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
	// Fifo0 voll
	uartTransmit("Fifo0 von CAN3 ist voll\n", 24);
 80023ec:	2118      	movs	r1, #24
 80023ee:	4804      	ldr	r0, [pc, #16]	; (8002400 <HAL_CAN_RxFifo0FullCallback+0x1c>)
 80023f0:	f7fe f9e6 	bl	80007c0 <uartTransmit>

	Error_Handler();
 80023f4:	f000 f81c 	bl	8002430 <Error_Handler>
}
 80023f8:	bf00      	nop
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	08006e94 	.word	0x08006e94

08002404 <HAL_TIM_PeriodElapsedCallback>:

// Timer-Interrupt: Timer ist uebergelaufen
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
	// Kontrolliere welcher Timer den Ueberlauf ausgeloest hat
	if (htim == &htim6)																	// Wenn Timer 6 den ueberlauf ausgeloest hat
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a06      	ldr	r2, [pc, #24]	; (8002428 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d102      	bne.n	800241a <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		millisekunden_flag_1 = 1;														// Setze Millisekunden Flag
 8002414:	4b05      	ldr	r3, [pc, #20]	; (800242c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002416:	2201      	movs	r2, #1
 8002418:	701a      	strb	r2, [r3, #0]
	}
}
 800241a:	bf00      	nop
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	20000120 	.word	0x20000120
 800242c:	20000114 	.word	0x20000114

08002430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002434:	b672      	cpsid	i
}
 8002436:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();														// Interrupts deaktivieren

	// Schalte Fehler LED ein
	leuchten_out.RedLed = 1;												// Setze Variable
 8002438:	4a11      	ldr	r2, [pc, #68]	; (8002480 <Error_Handler+0x50>)
 800243a:	7853      	ldrb	r3, [r2, #1]
 800243c:	f043 0308 	orr.w	r3, r3, #8
 8002440:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);	// Fehler LED einschalten
 8002442:	4b0f      	ldr	r3, [pc, #60]	; (8002480 <Error_Handler+0x50>)
 8002444:	785b      	ldrb	r3, [r3, #1]
 8002446:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800244a:	b2db      	uxtb	r3, r3
 800244c:	461a      	mov	r2, r3
 800244e:	2104      	movs	r1, #4
 8002450:	480c      	ldr	r0, [pc, #48]	; (8002484 <Error_Handler+0x54>)
 8002452:	f002 f821 	bl	8004498 <HAL_GPIO_WritePin>

	// Schalte Ok LED aus
	leuchten_out.GreenLed = 0;												// Zuruechsetzen Variable
 8002456:	4a0a      	ldr	r2, [pc, #40]	; (8002480 <Error_Handler+0x50>)
 8002458:	7853      	ldrb	r3, [r2, #1]
 800245a:	f36f 1304 	bfc	r3, #4, #1
 800245e:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);// Fehler LED ausschalten
 8002460:	4b07      	ldr	r3, [pc, #28]	; (8002480 <Error_Handler+0x50>)
 8002462:	785b      	ldrb	r3, [r3, #1]
 8002464:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002468:	b2db      	uxtb	r3, r3
 800246a:	461a      	mov	r2, r3
 800246c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002470:	4804      	ldr	r0, [pc, #16]	; (8002484 <Error_Handler+0x54>)
 8002472:	f002 f811 	bl	8004498 <HAL_GPIO_WritePin>

	// Sende Nachricht auf Uart-Interface
#ifdef DEBUG
#define STRING_ERROR_HANDLER			"Error Handler wird ausgefuehrt!!!"
	uartTransmit(STRING_ERROR_HANDLER, sizeof(STRING_ERROR_HANDLER));
 8002476:	2122      	movs	r1, #34	; 0x22
 8002478:	4803      	ldr	r0, [pc, #12]	; (8002488 <Error_Handler+0x58>)
 800247a:	f7fe f9a1 	bl	80007c0 <uartTransmit>
#endif
	// Beginne Endlosschleife nachdem Fehler aufgetreten ist
	while (1);
 800247e:	e7fe      	b.n	800247e <Error_Handler+0x4e>
 8002480:	20000050 	.word	0x20000050
 8002484:	40020400 	.word	0x40020400
 8002488:	08006eb0 	.word	0x08006eb0

0800248c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002492:	4b0f      	ldr	r3, [pc, #60]	; (80024d0 <HAL_MspInit+0x44>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	4a0e      	ldr	r2, [pc, #56]	; (80024d0 <HAL_MspInit+0x44>)
 8002498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800249c:	6413      	str	r3, [r2, #64]	; 0x40
 800249e:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <HAL_MspInit+0x44>)
 80024a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a6:	607b      	str	r3, [r7, #4]
 80024a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024aa:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <HAL_MspInit+0x44>)
 80024ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ae:	4a08      	ldr	r2, [pc, #32]	; (80024d0 <HAL_MspInit+0x44>)
 80024b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024b4:	6453      	str	r3, [r2, #68]	; 0x44
 80024b6:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <HAL_MspInit+0x44>)
 80024b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024be:	603b      	str	r3, [r7, #0]
 80024c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024c2:	bf00      	nop
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800

080024d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024d8:	e7fe      	b.n	80024d8 <NMI_Handler+0x4>

080024da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024da:	b480      	push	{r7}
 80024dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024de:	e7fe      	b.n	80024de <HardFault_Handler+0x4>

080024e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024e4:	e7fe      	b.n	80024e4 <MemManage_Handler+0x4>

080024e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024e6:	b480      	push	{r7}
 80024e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024ea:	e7fe      	b.n	80024ea <BusFault_Handler+0x4>

080024ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f0:	e7fe      	b.n	80024f0 <UsageFault_Handler+0x4>

080024f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024f2:	b480      	push	{r7}
 80024f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800250e:	b480      	push	{r7}
 8002510:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002520:	f000 f9c6 	bl	80028b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}

08002528 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800252c:	4802      	ldr	r0, [pc, #8]	; (8002538 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800252e:	f003 f9a9 	bl	8005884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	2000016c 	.word	0x2000016c

0800253c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002540:	4802      	ldr	r0, [pc, #8]	; (800254c <TIM6_DAC_IRQHandler+0x10>)
 8002542:	f003 f99f 	bl	8005884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000120 	.word	0x20000120

08002550 <CAN3_RX0_IRQHandler>:

/**
  * @brief This function handles CAN3 RX0 interrupt.
  */
void CAN3_RX0_IRQHandler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_RX0_IRQn 0 */

  /* USER CODE END CAN3_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 8002554:	4802      	ldr	r0, [pc, #8]	; (8002560 <CAN3_RX0_IRQHandler+0x10>)
 8002556:	f001 faa4 	bl	8003aa2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_RX0_IRQn 1 */

  /* USER CODE END CAN3_RX0_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	200000c8 	.word	0x200000c8

08002564 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002568:	4b08      	ldr	r3, [pc, #32]	; (800258c <SystemInit+0x28>)
 800256a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800256e:	4a07      	ldr	r2, [pc, #28]	; (800258c <SystemInit+0x28>)
 8002570:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002574:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002578:	4b04      	ldr	r3, [pc, #16]	; (800258c <SystemInit+0x28>)
 800257a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800257e:	609a      	str	r2, [r3, #8]
#endif
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim14;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002596:	1d3b      	adds	r3, r7, #4
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	605a      	str	r2, [r3, #4]
 800259e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80025a0:	4b14      	ldr	r3, [pc, #80]	; (80025f4 <MX_TIM6_Init+0x64>)
 80025a2:	4a15      	ldr	r2, [pc, #84]	; (80025f8 <MX_TIM6_Init+0x68>)
 80025a4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 27 - 1;
 80025a6:	4b13      	ldr	r3, [pc, #76]	; (80025f4 <MX_TIM6_Init+0x64>)
 80025a8:	221a      	movs	r2, #26
 80025aa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ac:	4b11      	ldr	r3, [pc, #68]	; (80025f4 <MX_TIM6_Init+0x64>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4000 - 1;
 80025b2:	4b10      	ldr	r3, [pc, #64]	; (80025f4 <MX_TIM6_Init+0x64>)
 80025b4:	f640 729f 	movw	r2, #3999	; 0xf9f
 80025b8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025ba:	4b0e      	ldr	r3, [pc, #56]	; (80025f4 <MX_TIM6_Init+0x64>)
 80025bc:	2280      	movs	r2, #128	; 0x80
 80025be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80025c0:	480c      	ldr	r0, [pc, #48]	; (80025f4 <MX_TIM6_Init+0x64>)
 80025c2:	f003 f88f 	bl	80056e4 <HAL_TIM_Base_Init>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80025cc:	f7ff ff30 	bl	8002430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025d0:	2300      	movs	r3, #0
 80025d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025d4:	2300      	movs	r3, #0
 80025d6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80025d8:	1d3b      	adds	r3, r7, #4
 80025da:	4619      	mov	r1, r3
 80025dc:	4805      	ldr	r0, [pc, #20]	; (80025f4 <MX_TIM6_Init+0x64>)
 80025de:	f003 fb39 	bl	8005c54 <HAL_TIMEx_MasterConfigSynchronization>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80025e8:	f7ff ff22 	bl	8002430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80025ec:	bf00      	nop
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	20000120 	.word	0x20000120
 80025f8:	40001000 	.word	0x40001000

080025fc <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002600:	4b0e      	ldr	r3, [pc, #56]	; (800263c <MX_TIM14_Init+0x40>)
 8002602:	4a0f      	ldr	r2, [pc, #60]	; (8002640 <MX_TIM14_Init+0x44>)
 8002604:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 108-1;
 8002606:	4b0d      	ldr	r3, [pc, #52]	; (800263c <MX_TIM14_Init+0x40>)
 8002608:	226b      	movs	r2, #107	; 0x6b
 800260a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800260c:	4b0b      	ldr	r3, [pc, #44]	; (800263c <MX_TIM14_Init+0x40>)
 800260e:	2200      	movs	r2, #0
 8002610:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000;
 8002612:	4b0a      	ldr	r3, [pc, #40]	; (800263c <MX_TIM14_Init+0x40>)
 8002614:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002618:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800261a:	4b08      	ldr	r3, [pc, #32]	; (800263c <MX_TIM14_Init+0x40>)
 800261c:	2200      	movs	r2, #0
 800261e:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002620:	4b06      	ldr	r3, [pc, #24]	; (800263c <MX_TIM14_Init+0x40>)
 8002622:	2200      	movs	r2, #0
 8002624:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002626:	4805      	ldr	r0, [pc, #20]	; (800263c <MX_TIM14_Init+0x40>)
 8002628:	f003 f85c 	bl	80056e4 <HAL_TIM_Base_Init>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8002632:	f7ff fefd 	bl	8002430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	2000016c 	.word	0x2000016c
 8002640:	40002000 	.word	0x40002000

08002644 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a1a      	ldr	r2, [pc, #104]	; (80026bc <HAL_TIM_Base_MspInit+0x78>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d114      	bne.n	8002680 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002656:	4b1a      	ldr	r3, [pc, #104]	; (80026c0 <HAL_TIM_Base_MspInit+0x7c>)
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	4a19      	ldr	r2, [pc, #100]	; (80026c0 <HAL_TIM_Base_MspInit+0x7c>)
 800265c:	f043 0310 	orr.w	r3, r3, #16
 8002660:	6413      	str	r3, [r2, #64]	; 0x40
 8002662:	4b17      	ldr	r3, [pc, #92]	; (80026c0 <HAL_TIM_Base_MspInit+0x7c>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	f003 0310 	and.w	r3, r3, #16
 800266a:	60fb      	str	r3, [r7, #12]
 800266c:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800266e:	2200      	movs	r2, #0
 8002670:	2100      	movs	r1, #0
 8002672:	2036      	movs	r0, #54	; 0x36
 8002674:	f001 fd15 	bl	80040a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002678:	2036      	movs	r0, #54	; 0x36
 800267a:	f001 fd2e 	bl	80040da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800267e:	e018      	b.n	80026b2 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM14)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a0f      	ldr	r2, [pc, #60]	; (80026c4 <HAL_TIM_Base_MspInit+0x80>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d113      	bne.n	80026b2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800268a:	4b0d      	ldr	r3, [pc, #52]	; (80026c0 <HAL_TIM_Base_MspInit+0x7c>)
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	4a0c      	ldr	r2, [pc, #48]	; (80026c0 <HAL_TIM_Base_MspInit+0x7c>)
 8002690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002694:	6413      	str	r3, [r2, #64]	; 0x40
 8002696:	4b0a      	ldr	r3, [pc, #40]	; (80026c0 <HAL_TIM_Base_MspInit+0x7c>)
 8002698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800269e:	60bb      	str	r3, [r7, #8]
 80026a0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 80026a2:	2200      	movs	r2, #0
 80026a4:	2100      	movs	r1, #0
 80026a6:	202d      	movs	r0, #45	; 0x2d
 80026a8:	f001 fcfb 	bl	80040a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80026ac:	202d      	movs	r0, #45	; 0x2d
 80026ae:	f001 fd14 	bl	80040da <HAL_NVIC_EnableIRQ>
}
 80026b2:	bf00      	nop
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40001000 	.word	0x40001000
 80026c0:	40023800 	.word	0x40023800
 80026c4:	40002000 	.word	0x40002000

080026c8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026cc:	4b14      	ldr	r3, [pc, #80]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026ce:	4a15      	ldr	r2, [pc, #84]	; (8002724 <MX_USART2_UART_Init+0x5c>)
 80026d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80026d2:	4b13      	ldr	r3, [pc, #76]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80026d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026da:	4b11      	ldr	r3, [pc, #68]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026dc:	2200      	movs	r2, #0
 80026de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026e0:	4b0f      	ldr	r3, [pc, #60]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026e6:	4b0e      	ldr	r3, [pc, #56]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026ec:	4b0c      	ldr	r3, [pc, #48]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026ee:	220c      	movs	r2, #12
 80026f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026f2:	4b0b      	ldr	r3, [pc, #44]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026f8:	4b09      	ldr	r3, [pc, #36]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026fe:	4b08      	ldr	r3, [pc, #32]	; (8002720 <MX_USART2_UART_Init+0x58>)
 8002700:	2200      	movs	r2, #0
 8002702:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002704:	4b06      	ldr	r3, [pc, #24]	; (8002720 <MX_USART2_UART_Init+0x58>)
 8002706:	2200      	movs	r2, #0
 8002708:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800270a:	4805      	ldr	r0, [pc, #20]	; (8002720 <MX_USART2_UART_Init+0x58>)
 800270c:	f003 fb4e 	bl	8005dac <HAL_UART_Init>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002716:	f7ff fe8b 	bl	8002430 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	200001b8 	.word	0x200001b8
 8002724:	40004400 	.word	0x40004400

08002728 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b0ae      	sub	sp, #184	; 0xb8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002730:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	605a      	str	r2, [r3, #4]
 800273a:	609a      	str	r2, [r3, #8]
 800273c:	60da      	str	r2, [r3, #12]
 800273e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002740:	f107 0314 	add.w	r3, r7, #20
 8002744:	2290      	movs	r2, #144	; 0x90
 8002746:	2100      	movs	r1, #0
 8002748:	4618      	mov	r0, r3
 800274a:	f004 f849 	bl	80067e0 <memset>
  if(uartHandle->Instance==USART2)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a21      	ldr	r2, [pc, #132]	; (80027d8 <HAL_UART_MspInit+0xb0>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d13a      	bne.n	80027ce <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800275c:	2300      	movs	r3, #0
 800275e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002760:	f107 0314 	add.w	r3, r7, #20
 8002764:	4618      	mov	r0, r3
 8002766:	f002 fb95 	bl	8004e94 <HAL_RCCEx_PeriphCLKConfig>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002770:	f7ff fe5e 	bl	8002430 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002774:	4b19      	ldr	r3, [pc, #100]	; (80027dc <HAL_UART_MspInit+0xb4>)
 8002776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002778:	4a18      	ldr	r2, [pc, #96]	; (80027dc <HAL_UART_MspInit+0xb4>)
 800277a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800277e:	6413      	str	r3, [r2, #64]	; 0x40
 8002780:	4b16      	ldr	r3, [pc, #88]	; (80027dc <HAL_UART_MspInit+0xb4>)
 8002782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002788:	613b      	str	r3, [r7, #16]
 800278a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800278c:	4b13      	ldr	r3, [pc, #76]	; (80027dc <HAL_UART_MspInit+0xb4>)
 800278e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002790:	4a12      	ldr	r2, [pc, #72]	; (80027dc <HAL_UART_MspInit+0xb4>)
 8002792:	f043 0308 	orr.w	r3, r3, #8
 8002796:	6313      	str	r3, [r2, #48]	; 0x30
 8002798:	4b10      	ldr	r3, [pc, #64]	; (80027dc <HAL_UART_MspInit+0xb4>)
 800279a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DEBUG_UART2TX_Pin|DEBUG_UART2RX_Pin;
 80027a4:	2360      	movs	r3, #96	; 0x60
 80027a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027aa:	2302      	movs	r3, #2
 80027ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b0:	2300      	movs	r3, #0
 80027b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027b6:	2303      	movs	r3, #3
 80027b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027bc:	2307      	movs	r3, #7
 80027be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027c2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80027c6:	4619      	mov	r1, r3
 80027c8:	4805      	ldr	r0, [pc, #20]	; (80027e0 <HAL_UART_MspInit+0xb8>)
 80027ca:	f001 fca1 	bl	8004110 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80027ce:	bf00      	nop
 80027d0:	37b8      	adds	r7, #184	; 0xb8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	40004400 	.word	0x40004400
 80027dc:	40023800 	.word	0x40023800
 80027e0:	40020c00 	.word	0x40020c00

080027e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80027e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800281c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80027e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80027ea:	e003      	b.n	80027f4 <LoopCopyDataInit>

080027ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80027ec:	4b0c      	ldr	r3, [pc, #48]	; (8002820 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80027ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80027f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80027f2:	3104      	adds	r1, #4

080027f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80027f4:	480b      	ldr	r0, [pc, #44]	; (8002824 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80027f6:	4b0c      	ldr	r3, [pc, #48]	; (8002828 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80027f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80027fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80027fc:	d3f6      	bcc.n	80027ec <CopyDataInit>
  ldr  r2, =_sbss
 80027fe:	4a0b      	ldr	r2, [pc, #44]	; (800282c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002800:	e002      	b.n	8002808 <LoopFillZerobss>

08002802 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002802:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002804:	f842 3b04 	str.w	r3, [r2], #4

08002808 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002808:	4b09      	ldr	r3, [pc, #36]	; (8002830 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800280a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800280c:	d3f9      	bcc.n	8002802 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800280e:	f7ff fea9 	bl	8002564 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002812:	f003 ffc1 	bl	8006798 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002816:	f7ff fb07 	bl	8001e28 <main>
  bx  lr    
 800281a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800281c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8002820:	08006f24 	.word	0x08006f24
  ldr  r0, =_sdata
 8002824:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002828:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 800282c:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8002830:	20000240 	.word	0x20000240

08002834 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002834:	e7fe      	b.n	8002834 <ADC_IRQHandler>

08002836 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800283a:	2003      	movs	r0, #3
 800283c:	f001 fc26 	bl	800408c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002840:	2000      	movs	r0, #0
 8002842:	f000 f805 	bl	8002850 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002846:	f7ff fe21 	bl	800248c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	bd80      	pop	{r7, pc}

08002850 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002858:	4b12      	ldr	r3, [pc, #72]	; (80028a4 <HAL_InitTick+0x54>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4b12      	ldr	r3, [pc, #72]	; (80028a8 <HAL_InitTick+0x58>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	4619      	mov	r1, r3
 8002862:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002866:	fbb3 f3f1 	udiv	r3, r3, r1
 800286a:	fbb2 f3f3 	udiv	r3, r2, r3
 800286e:	4618      	mov	r0, r3
 8002870:	f001 fc41 	bl	80040f6 <HAL_SYSTICK_Config>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e00e      	b.n	800289c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2b0f      	cmp	r3, #15
 8002882:	d80a      	bhi.n	800289a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002884:	2200      	movs	r2, #0
 8002886:	6879      	ldr	r1, [r7, #4]
 8002888:	f04f 30ff 	mov.w	r0, #4294967295
 800288c:	f001 fc09 	bl	80040a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002890:	4a06      	ldr	r2, [pc, #24]	; (80028ac <HAL_InitTick+0x5c>)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002896:	2300      	movs	r3, #0
 8002898:	e000      	b.n	800289c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
}
 800289c:	4618      	mov	r0, r3
 800289e:	3708      	adds	r7, #8
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20000000 	.word	0x20000000
 80028a8:	20000008 	.word	0x20000008
 80028ac:	20000004 	.word	0x20000004

080028b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028b4:	4b06      	ldr	r3, [pc, #24]	; (80028d0 <HAL_IncTick+0x20>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	461a      	mov	r2, r3
 80028ba:	4b06      	ldr	r3, [pc, #24]	; (80028d4 <HAL_IncTick+0x24>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4413      	add	r3, r2
 80028c0:	4a04      	ldr	r2, [pc, #16]	; (80028d4 <HAL_IncTick+0x24>)
 80028c2:	6013      	str	r3, [r2, #0]
}
 80028c4:	bf00      	nop
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	20000008 	.word	0x20000008
 80028d4:	2000023c 	.word	0x2000023c

080028d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  return uwTick;
 80028dc:	4b03      	ldr	r3, [pc, #12]	; (80028ec <HAL_GetTick+0x14>)
 80028de:	681b      	ldr	r3, [r3, #0]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	2000023c 	.word	0x2000023c

080028f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028f8:	f7ff ffee 	bl	80028d8 <HAL_GetTick>
 80028fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002908:	d005      	beq.n	8002916 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800290a:	4b0a      	ldr	r3, [pc, #40]	; (8002934 <HAL_Delay+0x44>)
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	461a      	mov	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	4413      	add	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002916:	bf00      	nop
 8002918:	f7ff ffde 	bl	80028d8 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	429a      	cmp	r2, r3
 8002926:	d8f7      	bhi.n	8002918 <HAL_Delay+0x28>
  {
  }
}
 8002928:	bf00      	nop
 800292a:	bf00      	nop
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	20000008 	.word	0x20000008

08002938 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  return __STM32F7xx_HAL_VERSION;
 800293c:	4b02      	ldr	r3, [pc, #8]	; (8002948 <HAL_GetHalVersion+0x10>)
}
 800293e:	4618      	mov	r0, r3
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr
 8002948:	01020a00 	.word	0x01020a00

0800294c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8002950:	4b03      	ldr	r3, [pc, #12]	; (8002960 <HAL_GetREVID+0x14>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	0c1b      	lsrs	r3, r3, #16
}
 8002956:	4618      	mov	r0, r3
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	e0042000 	.word	0xe0042000

08002964 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8002968:	4b04      	ldr	r3, [pc, #16]	; (800297c <HAL_GetDEVID+0x18>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8002970:	4618      	mov	r0, r3
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	e0042000 	.word	0xe0042000

08002980 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8002984:	4b03      	ldr	r3, [pc, #12]	; (8002994 <HAL_GetUIDw0+0x14>)
 8002986:	681b      	ldr	r3, [r3, #0]
}
 8002988:	4618      	mov	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	1ff0f420 	.word	0x1ff0f420

08002998 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 800299c:	4b03      	ldr	r3, [pc, #12]	; (80029ac <HAL_GetUIDw1+0x14>)
 800299e:	681b      	ldr	r3, [r3, #0]
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	1ff0f424 	.word	0x1ff0f424

080029b0 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80029b4:	4b03      	ldr	r3, [pc, #12]	; (80029c4 <HAL_GetUIDw2+0x14>)
 80029b6:	681b      	ldr	r3, [r3, #0]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	1ff0f428 	.word	0x1ff0f428

080029c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029d0:	2300      	movs	r3, #0
 80029d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e031      	b.n	8002a42 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d109      	bne.n	80029fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f7fe ff22 	bl	8001830 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f003 0310 	and.w	r3, r3, #16
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d116      	bne.n	8002a34 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a0a:	4b10      	ldr	r3, [pc, #64]	; (8002a4c <HAL_ADC_Init+0x84>)
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	f043 0202 	orr.w	r2, r3, #2
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 fb0a 	bl	8003030 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a26:	f023 0303 	bic.w	r3, r3, #3
 8002a2a:	f043 0201 	orr.w	r2, r3, #1
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	641a      	str	r2, [r3, #64]	; 0x40
 8002a32:	e001      	b.n	8002a38 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	ffffeefd 	.word	0xffffeefd

08002a50 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d101      	bne.n	8002a6a <HAL_ADC_Start+0x1a>
 8002a66:	2302      	movs	r3, #2
 8002a68:	e0ad      	b.n	8002bc6 <HAL_ADC_Start+0x176>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d018      	beq.n	8002ab2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 0201 	orr.w	r2, r2, #1
 8002a8e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002a90:	4b50      	ldr	r3, [pc, #320]	; (8002bd4 <HAL_ADC_Start+0x184>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a50      	ldr	r2, [pc, #320]	; (8002bd8 <HAL_ADC_Start+0x188>)
 8002a96:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9a:	0c9a      	lsrs	r2, r3, #18
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	4413      	add	r3, r2
 8002aa2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002aa4:	e002      	b.n	8002aac <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	3b01      	subs	r3, #1
 8002aaa:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1f9      	bne.n	8002aa6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d175      	bne.n	8002bac <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ac4:	4b45      	ldr	r3, [pc, #276]	; (8002bdc <HAL_ADC_Start+0x18c>)
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d007      	beq.n	8002aee <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ae6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002af6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002afa:	d106      	bne.n	8002b0a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b00:	f023 0206 	bic.w	r2, r3, #6
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	645a      	str	r2, [r3, #68]	; 0x44
 8002b08:	e002      	b.n	8002b10 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002b20:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002b22:	4b2f      	ldr	r3, [pc, #188]	; (8002be0 <HAL_ADC_Start+0x190>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f003 031f 	and.w	r3, r3, #31
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d10f      	bne.n	8002b4e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d143      	bne.n	8002bc4 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689a      	ldr	r2, [r3, #8]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b4a:	609a      	str	r2, [r3, #8]
 8002b4c:	e03a      	b.n	8002bc4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a24      	ldr	r2, [pc, #144]	; (8002be4 <HAL_ADC_Start+0x194>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d10e      	bne.n	8002b76 <HAL_ADC_Start+0x126>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d107      	bne.n	8002b76 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b74:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002b76:	4b1a      	ldr	r3, [pc, #104]	; (8002be0 <HAL_ADC_Start+0x190>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f003 0310 	and.w	r3, r3, #16
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d120      	bne.n	8002bc4 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a18      	ldr	r2, [pc, #96]	; (8002be8 <HAL_ADC_Start+0x198>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d11b      	bne.n	8002bc4 <HAL_ADC_Start+0x174>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d114      	bne.n	8002bc4 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ba8:	609a      	str	r2, [r3, #8]
 8002baa:	e00b      	b.n	8002bc4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb0:	f043 0210 	orr.w	r2, r3, #16
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bbc:	f043 0201 	orr.w	r2, r3, #1
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3714      	adds	r7, #20
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	20000000 	.word	0x20000000
 8002bd8:	431bde83 	.word	0x431bde83
 8002bdc:	fffff8fe 	.word	0xfffff8fe
 8002be0:	40012300 	.word	0x40012300
 8002be4:	40012000 	.word	0x40012000
 8002be8:	40012200 	.word	0x40012200

08002bec <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d101      	bne.n	8002c02 <HAL_ADC_Stop+0x16>
 8002bfe:	2302      	movs	r3, #2
 8002c00:	e01f      	b.n	8002c42 <HAL_ADC_Stop+0x56>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2201      	movs	r2, #1
 8002c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 0201 	bic.w	r2, r2, #1
 8002c18:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f003 0301 	and.w	r3, r3, #1
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d107      	bne.n	8002c38 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c2c:	4b08      	ldr	r3, [pc, #32]	; (8002c50 <HAL_ADC_Stop+0x64>)
 8002c2e:	4013      	ands	r3, r2
 8002c30:	f043 0201 	orr.w	r2, r3, #1
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	ffffeefe 	.word	0xffffeefe

08002c54 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c70:	d113      	bne.n	8002c9a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002c7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c80:	d10b      	bne.n	8002c9a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c86:	f043 0220 	orr.w	r2, r3, #32
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e063      	b.n	8002d62 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002c9a:	f7ff fe1d 	bl	80028d8 <HAL_GetTick>
 8002c9e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ca0:	e021      	b.n	8002ce6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ca8:	d01d      	beq.n	8002ce6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d007      	beq.n	8002cc0 <HAL_ADC_PollForConversion+0x6c>
 8002cb0:	f7ff fe12 	bl	80028d8 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d212      	bcs.n	8002ce6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d00b      	beq.n	8002ce6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	f043 0204 	orr.w	r2, r3, #4
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e03d      	b.n	8002d62 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d1d6      	bne.n	8002ca2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f06f 0212 	mvn.w	r2, #18
 8002cfc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d123      	bne.n	8002d60 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d11f      	bne.n	8002d60 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d26:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d006      	beq.n	8002d3c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d111      	bne.n	8002d60 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d105      	bne.n	8002d60 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d58:	f043 0201 	orr.w	r2, r3, #1
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3710      	adds	r7, #16
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d101      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x1c>
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	e136      	b.n	800300e <HAL_ADC_ConfigChannel+0x28a>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2b09      	cmp	r3, #9
 8002dae:	d93a      	bls.n	8002e26 <HAL_ADC_ConfigChannel+0xa2>
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002db8:	d035      	beq.n	8002e26 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68d9      	ldr	r1, [r3, #12]
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	4613      	mov	r3, r2
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	4413      	add	r3, r2
 8002dce:	3b1e      	subs	r3, #30
 8002dd0:	2207      	movs	r2, #7
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	43da      	mvns	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	400a      	ands	r2, r1
 8002dde:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a8d      	ldr	r2, [pc, #564]	; (800301c <HAL_ADC_ConfigChannel+0x298>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d10a      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68d9      	ldr	r1, [r3, #12]
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	061a      	lsls	r2, r3, #24
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dfe:	e035      	b.n	8002e6c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68d9      	ldr	r1, [r3, #12]
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	689a      	ldr	r2, [r3, #8]
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	4618      	mov	r0, r3
 8002e12:	4603      	mov	r3, r0
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	4403      	add	r3, r0
 8002e18:	3b1e      	subs	r3, #30
 8002e1a:	409a      	lsls	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e24:	e022      	b.n	8002e6c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	6919      	ldr	r1, [r3, #16]
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	461a      	mov	r2, r3
 8002e34:	4613      	mov	r3, r2
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	4413      	add	r3, r2
 8002e3a:	2207      	movs	r2, #7
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	43da      	mvns	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	400a      	ands	r2, r1
 8002e48:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6919      	ldr	r1, [r3, #16]
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	689a      	ldr	r2, [r3, #8]
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	4403      	add	r3, r0
 8002e62:	409a      	lsls	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	2b06      	cmp	r3, #6
 8002e72:	d824      	bhi.n	8002ebe <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	4413      	add	r3, r2
 8002e84:	3b05      	subs	r3, #5
 8002e86:	221f      	movs	r2, #31
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	43da      	mvns	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	400a      	ands	r2, r1
 8002e94:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	3b05      	subs	r3, #5
 8002eb0:	fa00 f203 	lsl.w	r2, r0, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	635a      	str	r2, [r3, #52]	; 0x34
 8002ebc:	e04c      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b0c      	cmp	r3, #12
 8002ec4:	d824      	bhi.n	8002f10 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	3b23      	subs	r3, #35	; 0x23
 8002ed8:	221f      	movs	r2, #31
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	43da      	mvns	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	400a      	ands	r2, r1
 8002ee6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	3b23      	subs	r3, #35	; 0x23
 8002f02:	fa00 f203 	lsl.w	r2, r0, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	631a      	str	r2, [r3, #48]	; 0x30
 8002f0e:	e023      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	685a      	ldr	r2, [r3, #4]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	4413      	add	r3, r2
 8002f20:	3b41      	subs	r3, #65	; 0x41
 8002f22:	221f      	movs	r2, #31
 8002f24:	fa02 f303 	lsl.w	r3, r2, r3
 8002f28:	43da      	mvns	r2, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	400a      	ands	r2, r1
 8002f30:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	4618      	mov	r0, r3
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	4613      	mov	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	4413      	add	r3, r2
 8002f4a:	3b41      	subs	r3, #65	; 0x41
 8002f4c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a30      	ldr	r2, [pc, #192]	; (8003020 <HAL_ADC_ConfigChannel+0x29c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d10a      	bne.n	8002f78 <HAL_ADC_ConfigChannel+0x1f4>
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002f6a:	d105      	bne.n	8002f78 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002f6c:	4b2d      	ldr	r3, [pc, #180]	; (8003024 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	4a2c      	ldr	r2, [pc, #176]	; (8003024 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f72:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002f76:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a28      	ldr	r2, [pc, #160]	; (8003020 <HAL_ADC_ConfigChannel+0x29c>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d10f      	bne.n	8002fa2 <HAL_ADC_ConfigChannel+0x21e>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2b12      	cmp	r3, #18
 8002f88:	d10b      	bne.n	8002fa2 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002f8a:	4b26      	ldr	r3, [pc, #152]	; (8003024 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	4a25      	ldr	r2, [pc, #148]	; (8003024 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f90:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002f94:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002f96:	4b23      	ldr	r3, [pc, #140]	; (8003024 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	4a22      	ldr	r2, [pc, #136]	; (8003024 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f9c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002fa0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a1e      	ldr	r2, [pc, #120]	; (8003020 <HAL_ADC_ConfigChannel+0x29c>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d12b      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x280>
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a1a      	ldr	r2, [pc, #104]	; (800301c <HAL_ADC_ConfigChannel+0x298>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d003      	beq.n	8002fbe <HAL_ADC_ConfigChannel+0x23a>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2b11      	cmp	r3, #17
 8002fbc:	d122      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002fbe:	4b19      	ldr	r3, [pc, #100]	; (8003024 <HAL_ADC_ConfigChannel+0x2a0>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	4a18      	ldr	r2, [pc, #96]	; (8003024 <HAL_ADC_ConfigChannel+0x2a0>)
 8002fc4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002fc8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002fca:	4b16      	ldr	r3, [pc, #88]	; (8003024 <HAL_ADC_ConfigChannel+0x2a0>)
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	4a15      	ldr	r2, [pc, #84]	; (8003024 <HAL_ADC_ConfigChannel+0x2a0>)
 8002fd0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002fd4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a10      	ldr	r2, [pc, #64]	; (800301c <HAL_ADC_ConfigChannel+0x298>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d111      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002fe0:	4b11      	ldr	r3, [pc, #68]	; (8003028 <HAL_ADC_ConfigChannel+0x2a4>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a11      	ldr	r2, [pc, #68]	; (800302c <HAL_ADC_ConfigChannel+0x2a8>)
 8002fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fea:	0c9a      	lsrs	r2, r3, #18
 8002fec:	4613      	mov	r3, r2
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	4413      	add	r3, r2
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002ff6:	e002      	b.n	8002ffe <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d1f9      	bne.n	8002ff8 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3714      	adds	r7, #20
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	10000012 	.word	0x10000012
 8003020:	40012000 	.word	0x40012000
 8003024:	40012300 	.word	0x40012300
 8003028:	20000000 	.word	0x20000000
 800302c:	431bde83 	.word	0x431bde83

08003030 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003038:	4b78      	ldr	r3, [pc, #480]	; (800321c <ADC_Init+0x1ec>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	4a77      	ldr	r2, [pc, #476]	; (800321c <ADC_Init+0x1ec>)
 800303e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003042:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003044:	4b75      	ldr	r3, [pc, #468]	; (800321c <ADC_Init+0x1ec>)
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	4973      	ldr	r1, [pc, #460]	; (800321c <ADC_Init+0x1ec>)
 800304e:	4313      	orrs	r3, r2
 8003050:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003060:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6859      	ldr	r1, [r3, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	021a      	lsls	r2, r3, #8
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003084:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6859      	ldr	r1, [r3, #4]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689a      	ldr	r2, [r3, #8]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6899      	ldr	r1, [r3, #8]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030be:	4a58      	ldr	r2, [pc, #352]	; (8003220 <ADC_Init+0x1f0>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d022      	beq.n	800310a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689a      	ldr	r2, [r3, #8]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6899      	ldr	r1, [r3, #8]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	430a      	orrs	r2, r1
 80030e4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6899      	ldr	r1, [r3, #8]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	430a      	orrs	r2, r1
 8003106:	609a      	str	r2, [r3, #8]
 8003108:	e00f      	b.n	800312a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003118:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689a      	ldr	r2, [r3, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003128:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f022 0202 	bic.w	r2, r2, #2
 8003138:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6899      	ldr	r1, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	005a      	lsls	r2, r3, #1
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d01b      	beq.n	8003190 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003166:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003176:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6859      	ldr	r1, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003182:	3b01      	subs	r3, #1
 8003184:	035a      	lsls	r2, r3, #13
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	605a      	str	r2, [r3, #4]
 800318e:	e007      	b.n	80031a0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800319e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80031ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	69db      	ldr	r3, [r3, #28]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	051a      	lsls	r2, r3, #20
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	430a      	orrs	r2, r1
 80031c4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80031d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6899      	ldr	r1, [r3, #8]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031e2:	025a      	lsls	r2, r3, #9
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6899      	ldr	r1, [r3, #8]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	695b      	ldr	r3, [r3, #20]
 8003206:	029a      	lsls	r2, r3, #10
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	609a      	str	r2, [r3, #8]
}
 8003210:	bf00      	nop
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr
 800321c:	40012300 	.word	0x40012300
 8003220:	0f000001 	.word	0x0f000001

08003224 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e0ed      	b.n	8003412 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 3020 	ldrb.w	r3, [r3, #32]
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d102      	bne.n	8003248 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f7fe fbd8 	bl	80019f8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f042 0201 	orr.w	r2, r2, #1
 8003256:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003258:	f7ff fb3e 	bl	80028d8 <HAL_GetTick>
 800325c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800325e:	e012      	b.n	8003286 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003260:	f7ff fb3a 	bl	80028d8 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b0a      	cmp	r3, #10
 800326c:	d90b      	bls.n	8003286 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003272:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2205      	movs	r2, #5
 800327e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e0c5      	b.n	8003412 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b00      	cmp	r3, #0
 8003292:	d0e5      	beq.n	8003260 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f022 0202 	bic.w	r2, r2, #2
 80032a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032a4:	f7ff fb18 	bl	80028d8 <HAL_GetTick>
 80032a8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80032aa:	e012      	b.n	80032d2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80032ac:	f7ff fb14 	bl	80028d8 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b0a      	cmp	r3, #10
 80032b8:	d90b      	bls.n	80032d2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2205      	movs	r2, #5
 80032ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e09f      	b.n	8003412 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1e5      	bne.n	80032ac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	7e1b      	ldrb	r3, [r3, #24]
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d108      	bne.n	80032fa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	e007      	b.n	800330a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003308:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	7e5b      	ldrb	r3, [r3, #25]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d108      	bne.n	8003324 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003320:	601a      	str	r2, [r3, #0]
 8003322:	e007      	b.n	8003334 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003332:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	7e9b      	ldrb	r3, [r3, #26]
 8003338:	2b01      	cmp	r3, #1
 800333a:	d108      	bne.n	800334e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0220 	orr.w	r2, r2, #32
 800334a:	601a      	str	r2, [r3, #0]
 800334c:	e007      	b.n	800335e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 0220 	bic.w	r2, r2, #32
 800335c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	7edb      	ldrb	r3, [r3, #27]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d108      	bne.n	8003378 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0210 	bic.w	r2, r2, #16
 8003374:	601a      	str	r2, [r3, #0]
 8003376:	e007      	b.n	8003388 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f042 0210 	orr.w	r2, r2, #16
 8003386:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	7f1b      	ldrb	r3, [r3, #28]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d108      	bne.n	80033a2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f042 0208 	orr.w	r2, r2, #8
 800339e:	601a      	str	r2, [r3, #0]
 80033a0:	e007      	b.n	80033b2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f022 0208 	bic.w	r2, r2, #8
 80033b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	7f5b      	ldrb	r3, [r3, #29]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d108      	bne.n	80033cc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f042 0204 	orr.w	r2, r2, #4
 80033c8:	601a      	str	r2, [r3, #0]
 80033ca:	e007      	b.n	80033dc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 0204 	bic.w	r2, r2, #4
 80033da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	695b      	ldr	r3, [r3, #20]
 80033f0:	ea42 0103 	orr.w	r1, r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	1e5a      	subs	r2, r3, #1
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	430a      	orrs	r2, r1
 8003400:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
	...

0800341c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800341c:	b480      	push	{r7}
 800341e:	b087      	sub	sp, #28
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003432:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003434:	7cfb      	ldrb	r3, [r7, #19]
 8003436:	2b01      	cmp	r3, #1
 8003438:	d003      	beq.n	8003442 <HAL_CAN_ConfigFilter+0x26>
 800343a:	7cfb      	ldrb	r3, [r7, #19]
 800343c:	2b02      	cmp	r3, #2
 800343e:	f040 80c7 	bne.w	80035d0 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a69      	ldr	r2, [pc, #420]	; (80035ec <HAL_CAN_ConfigFilter+0x1d0>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d001      	beq.n	8003450 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 800344c:	4b68      	ldr	r3, [pc, #416]	; (80035f0 <HAL_CAN_ConfigFilter+0x1d4>)
 800344e:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003456:	f043 0201 	orr.w	r2, r3, #1
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	4a63      	ldr	r2, [pc, #396]	; (80035f0 <HAL_CAN_ConfigFilter+0x1d4>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d111      	bne.n	800348c <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800346e:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003482:	021b      	lsls	r3, r3, #8
 8003484:	431a      	orrs	r2, r3
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	695b      	ldr	r3, [r3, #20]
 8003490:	f003 031f 	and.w	r3, r3, #31
 8003494:	2201      	movs	r2, #1
 8003496:	fa02 f303 	lsl.w	r3, r2, r3
 800349a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	43db      	mvns	r3, r3
 80034a6:	401a      	ands	r2, r3
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	69db      	ldr	r3, [r3, #28]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d123      	bne.n	80034fe <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	43db      	mvns	r3, r3
 80034c0:	401a      	ands	r2, r3
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80034d4:	683a      	ldr	r2, [r7, #0]
 80034d6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80034d8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	3248      	adds	r2, #72	; 0x48
 80034de:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80034f2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80034f4:	6979      	ldr	r1, [r7, #20]
 80034f6:	3348      	adds	r3, #72	; 0x48
 80034f8:	00db      	lsls	r3, r3, #3
 80034fa:	440b      	add	r3, r1
 80034fc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	69db      	ldr	r3, [r3, #28]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d122      	bne.n	800354c <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	431a      	orrs	r2, r3
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003526:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	3248      	adds	r2, #72	; 0x48
 800352c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003540:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003542:	6979      	ldr	r1, [r7, #20]
 8003544:	3348      	adds	r3, #72	; 0x48
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	440b      	add	r3, r1
 800354a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d109      	bne.n	8003568 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	43db      	mvns	r3, r3
 800355e:	401a      	ands	r2, r3
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003566:	e007      	b.n	8003578 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	431a      	orrs	r2, r3
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	691b      	ldr	r3, [r3, #16]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d109      	bne.n	8003594 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	43db      	mvns	r3, r3
 800358a:	401a      	ands	r2, r3
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003592:	e007      	b.n	80035a4 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	431a      	orrs	r2, r3
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d107      	bne.n	80035bc <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	431a      	orrs	r2, r3
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80035c2:	f023 0201 	bic.w	r2, r3, #1
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80035cc:	2300      	movs	r3, #0
 80035ce:	e006      	b.n	80035de <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
  }
}
 80035de:	4618      	mov	r0, r3
 80035e0:	371c      	adds	r7, #28
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	40003400 	.word	0x40003400
 80035f0:	40006400 	.word	0x40006400

080035f4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b01      	cmp	r3, #1
 8003606:	d12e      	bne.n	8003666 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2202      	movs	r2, #2
 800360c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f022 0201 	bic.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003620:	f7ff f95a 	bl	80028d8 <HAL_GetTick>
 8003624:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003626:	e012      	b.n	800364e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003628:	f7ff f956 	bl	80028d8 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b0a      	cmp	r3, #10
 8003634:	d90b      	bls.n	800364e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2205      	movs	r2, #5
 8003646:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e012      	b.n	8003674 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f003 0301 	and.w	r3, r3, #1
 8003658:	2b00      	cmp	r3, #0
 800365a:	d1e5      	bne.n	8003628 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003662:	2300      	movs	r3, #0
 8003664:	e006      	b.n	8003674 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
  }
}
 8003674:	4618      	mov	r0, r3
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800367c:	b480      	push	{r7}
 800367e:	b089      	sub	sp, #36	; 0x24
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
 8003688:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003690:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800369a:	7ffb      	ldrb	r3, [r7, #31]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d003      	beq.n	80036a8 <HAL_CAN_AddTxMessage+0x2c>
 80036a0:	7ffb      	ldrb	r3, [r7, #31]
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	f040 80b8 	bne.w	8003818 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10a      	bne.n	80036c8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d105      	bne.n	80036c8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 80a0 	beq.w	8003808 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	0e1b      	lsrs	r3, r3, #24
 80036cc:	f003 0303 	and.w	r3, r3, #3
 80036d0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d907      	bls.n	80036e8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036dc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e09e      	b.n	8003826 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80036e8:	2201      	movs	r2, #1
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	409a      	lsls	r2, r3
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d10d      	bne.n	8003716 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003704:	68f9      	ldr	r1, [r7, #12]
 8003706:	6809      	ldr	r1, [r1, #0]
 8003708:	431a      	orrs	r2, r3
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	3318      	adds	r3, #24
 800370e:	011b      	lsls	r3, r3, #4
 8003710:	440b      	add	r3, r1
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	e00f      	b.n	8003736 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003720:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003726:	68f9      	ldr	r1, [r7, #12]
 8003728:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800372a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	3318      	adds	r3, #24
 8003730:	011b      	lsls	r3, r3, #4
 8003732:	440b      	add	r3, r1
 8003734:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6819      	ldr	r1, [r3, #0]
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	691a      	ldr	r2, [r3, #16]
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	3318      	adds	r3, #24
 8003742:	011b      	lsls	r3, r3, #4
 8003744:	440b      	add	r3, r1
 8003746:	3304      	adds	r3, #4
 8003748:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	7d1b      	ldrb	r3, [r3, #20]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d111      	bne.n	8003776 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	3318      	adds	r3, #24
 800375a:	011b      	lsls	r3, r3, #4
 800375c:	4413      	add	r3, r2
 800375e:	3304      	adds	r3, #4
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	6811      	ldr	r1, [r2, #0]
 8003766:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	3318      	adds	r3, #24
 800376e:	011b      	lsls	r3, r3, #4
 8003770:	440b      	add	r3, r1
 8003772:	3304      	adds	r3, #4
 8003774:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	3307      	adds	r3, #7
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	061a      	lsls	r2, r3, #24
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	3306      	adds	r3, #6
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	041b      	lsls	r3, r3, #16
 8003786:	431a      	orrs	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	3305      	adds	r3, #5
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	021b      	lsls	r3, r3, #8
 8003790:	4313      	orrs	r3, r2
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	3204      	adds	r2, #4
 8003796:	7812      	ldrb	r2, [r2, #0]
 8003798:	4610      	mov	r0, r2
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	6811      	ldr	r1, [r2, #0]
 800379e:	ea43 0200 	orr.w	r2, r3, r0
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	440b      	add	r3, r1
 80037a8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80037ac:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	3303      	adds	r3, #3
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	061a      	lsls	r2, r3, #24
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	3302      	adds	r3, #2
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	041b      	lsls	r3, r3, #16
 80037be:	431a      	orrs	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	3301      	adds	r3, #1
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	021b      	lsls	r3, r3, #8
 80037c8:	4313      	orrs	r3, r2
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	7812      	ldrb	r2, [r2, #0]
 80037ce:	4610      	mov	r0, r2
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	6811      	ldr	r1, [r2, #0]
 80037d4:	ea43 0200 	orr.w	r2, r3, r0
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	011b      	lsls	r3, r3, #4
 80037dc:	440b      	add	r3, r1
 80037de:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80037e2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	3318      	adds	r3, #24
 80037ec:	011b      	lsls	r3, r3, #4
 80037ee:	4413      	add	r3, r2
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	6811      	ldr	r1, [r2, #0]
 80037f6:	f043 0201 	orr.w	r2, r3, #1
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	3318      	adds	r3, #24
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	440b      	add	r3, r1
 8003802:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003804:	2300      	movs	r3, #0
 8003806:	e00e      	b.n	8003826 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e006      	b.n	8003826 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
  }
}
 8003826:	4618      	mov	r0, r3
 8003828:	3724      	adds	r7, #36	; 0x24
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr

08003832 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003832:	b480      	push	{r7}
 8003834:	b087      	sub	sp, #28
 8003836:	af00      	add	r7, sp, #0
 8003838:	60f8      	str	r0, [r7, #12]
 800383a:	60b9      	str	r1, [r7, #8]
 800383c:	607a      	str	r2, [r7, #4]
 800383e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003846:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003848:	7dfb      	ldrb	r3, [r7, #23]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d003      	beq.n	8003856 <HAL_CAN_GetRxMessage+0x24>
 800384e:	7dfb      	ldrb	r3, [r7, #23]
 8003850:	2b02      	cmp	r3, #2
 8003852:	f040 80f3 	bne.w	8003a3c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10e      	bne.n	800387a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f003 0303 	and.w	r3, r3, #3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d116      	bne.n	8003898 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e0e7      	b.n	8003a4a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	f003 0303 	and.w	r3, r3, #3
 8003884:	2b00      	cmp	r3, #0
 8003886:	d107      	bne.n	8003898 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e0d8      	b.n	8003a4a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	331b      	adds	r3, #27
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	4413      	add	r3, r2
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0204 	and.w	r2, r3, #4
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10c      	bne.n	80038d0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	331b      	adds	r3, #27
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	4413      	add	r3, r2
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	0d5b      	lsrs	r3, r3, #21
 80038c6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	e00b      	b.n	80038e8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	331b      	adds	r3, #27
 80038d8:	011b      	lsls	r3, r3, #4
 80038da:	4413      	add	r3, r2
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	08db      	lsrs	r3, r3, #3
 80038e0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	331b      	adds	r3, #27
 80038f0:	011b      	lsls	r3, r3, #4
 80038f2:	4413      	add	r3, r2
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0202 	and.w	r2, r3, #2
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	331b      	adds	r3, #27
 8003906:	011b      	lsls	r3, r3, #4
 8003908:	4413      	add	r3, r2
 800390a:	3304      	adds	r3, #4
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 020f 	and.w	r2, r3, #15
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	331b      	adds	r3, #27
 800391e:	011b      	lsls	r3, r3, #4
 8003920:	4413      	add	r3, r2
 8003922:	3304      	adds	r3, #4
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	0a1b      	lsrs	r3, r3, #8
 8003928:	b2da      	uxtb	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	331b      	adds	r3, #27
 8003936:	011b      	lsls	r3, r3, #4
 8003938:	4413      	add	r3, r2
 800393a:	3304      	adds	r3, #4
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	0c1b      	lsrs	r3, r3, #16
 8003940:	b29a      	uxth	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	011b      	lsls	r3, r3, #4
 800394e:	4413      	add	r3, r2
 8003950:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	b2da      	uxtb	r2, r3
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	011b      	lsls	r3, r3, #4
 8003964:	4413      	add	r3, r2
 8003966:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	0a1a      	lsrs	r2, r3, #8
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	3301      	adds	r3, #1
 8003972:	b2d2      	uxtb	r2, r2
 8003974:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	011b      	lsls	r3, r3, #4
 800397e:	4413      	add	r3, r2
 8003980:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	0c1a      	lsrs	r2, r3, #16
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	3302      	adds	r3, #2
 800398c:	b2d2      	uxtb	r2, r2
 800398e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	011b      	lsls	r3, r3, #4
 8003998:	4413      	add	r3, r2
 800399a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	0e1a      	lsrs	r2, r3, #24
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	3303      	adds	r3, #3
 80039a6:	b2d2      	uxtb	r2, r2
 80039a8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	011b      	lsls	r3, r3, #4
 80039b2:	4413      	add	r3, r2
 80039b4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	3304      	adds	r3, #4
 80039be:	b2d2      	uxtb	r2, r2
 80039c0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	011b      	lsls	r3, r3, #4
 80039ca:	4413      	add	r3, r2
 80039cc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	0a1a      	lsrs	r2, r3, #8
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	3305      	adds	r3, #5
 80039d8:	b2d2      	uxtb	r2, r2
 80039da:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	4413      	add	r3, r2
 80039e6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	0c1a      	lsrs	r2, r3, #16
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	3306      	adds	r3, #6
 80039f2:	b2d2      	uxtb	r2, r2
 80039f4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	011b      	lsls	r3, r3, #4
 80039fe:	4413      	add	r3, r2
 8003a00:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	0e1a      	lsrs	r2, r3, #24
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	3307      	adds	r3, #7
 8003a0c:	b2d2      	uxtb	r2, r2
 8003a0e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d108      	bne.n	8003a28 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68da      	ldr	r2, [r3, #12]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f042 0220 	orr.w	r2, r2, #32
 8003a24:	60da      	str	r2, [r3, #12]
 8003a26:	e007      	b.n	8003a38 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	691a      	ldr	r2, [r3, #16]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0220 	orr.w	r2, r2, #32
 8003a36:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	e006      	b.n	8003a4a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a40:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
  }
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	371c      	adds	r7, #28
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr

08003a56 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b085      	sub	sp, #20
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
 8003a5e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a66:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d002      	beq.n	8003a74 <HAL_CAN_ActivateNotification+0x1e>
 8003a6e:	7bfb      	ldrb	r3, [r7, #15]
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d109      	bne.n	8003a88 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	6959      	ldr	r1, [r3, #20]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	683a      	ldr	r2, [r7, #0]
 8003a80:	430a      	orrs	r2, r1
 8003a82:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003a84:	2300      	movs	r3, #0
 8003a86:	e006      	b.n	8003a96 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
  }
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3714      	adds	r7, #20
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr

08003aa2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b08a      	sub	sp, #40	; 0x28
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	691b      	ldr	r3, [r3, #16]
 8003ad4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003ade:	6a3b      	ldr	r3, [r7, #32]
 8003ae0:	f003 0301 	and.w	r3, r3, #1
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d07c      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d023      	beq.n	8003b3a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2201      	movs	r2, #1
 8003af8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d003      	beq.n	8003b0c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 f983 	bl	8003e10 <HAL_CAN_TxMailbox0CompleteCallback>
 8003b0a:	e016      	b.n	8003b3a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003b0c:	69bb      	ldr	r3, [r7, #24]
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d004      	beq.n	8003b20 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b1c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b1e:	e00c      	b.n	8003b3a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	f003 0308 	and.w	r3, r3, #8
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d004      	beq.n	8003b34 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b30:	627b      	str	r3, [r7, #36]	; 0x24
 8003b32:	e002      	b.n	8003b3a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f989 	bl	8003e4c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d024      	beq.n	8003b8e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b4c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f000 f963 	bl	8003e24 <HAL_CAN_TxMailbox1CompleteCallback>
 8003b5e:	e016      	b.n	8003b8e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d004      	beq.n	8003b74 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b70:	627b      	str	r3, [r7, #36]	; 0x24
 8003b72:	e00c      	b.n	8003b8e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d004      	beq.n	8003b88 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b84:	627b      	str	r3, [r7, #36]	; 0x24
 8003b86:	e002      	b.n	8003b8e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 f969 	bl	8003e60 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d024      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003ba0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 f943 	bl	8003e38 <HAL_CAN_TxMailbox2CompleteCallback>
 8003bb2:	e016      	b.n	8003be2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d004      	beq.n	8003bc8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bc4:	627b      	str	r3, [r7, #36]	; 0x24
 8003bc6:	e00c      	b.n	8003be2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d004      	beq.n	8003bdc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bd8:	627b      	str	r3, [r7, #36]	; 0x24
 8003bda:	e002      	b.n	8003be2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 f949 	bl	8003e74 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	f003 0308 	and.w	r3, r3, #8
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00c      	beq.n	8003c06 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	f003 0310 	and.w	r3, r3, #16
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d007      	beq.n	8003c06 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bfc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2210      	movs	r2, #16
 8003c04:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003c06:	6a3b      	ldr	r3, [r7, #32]
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00b      	beq.n	8003c28 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f003 0308 	and.w	r3, r3, #8
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d006      	beq.n	8003c28 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2208      	movs	r2, #8
 8003c20:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f7fe fbde 	bl	80023e4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003c28:	6a3b      	ldr	r3, [r7, #32]
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d009      	beq.n	8003c46 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	f003 0303 	and.w	r3, r3, #3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d002      	beq.n	8003c46 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f7fe fbb7 	bl	80023b4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003c46:	6a3b      	ldr	r3, [r7, #32]
 8003c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00c      	beq.n	8003c6a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	f003 0310 	and.w	r3, r3, #16
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d007      	beq.n	8003c6a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2210      	movs	r2, #16
 8003c68:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003c6a:	6a3b      	ldr	r3, [r7, #32]
 8003c6c:	f003 0320 	and.w	r3, r3, #32
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00b      	beq.n	8003c8c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	f003 0308 	and.w	r3, r3, #8
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d006      	beq.n	8003c8c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2208      	movs	r2, #8
 8003c84:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f908 	bl	8003e9c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003c8c:	6a3b      	ldr	r3, [r7, #32]
 8003c8e:	f003 0310 	and.w	r3, r3, #16
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d009      	beq.n	8003caa <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	691b      	ldr	r3, [r3, #16]
 8003c9c:	f003 0303 	and.w	r3, r3, #3
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d002      	beq.n	8003caa <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 f8ef 	bl	8003e88 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003caa:	6a3b      	ldr	r3, [r7, #32]
 8003cac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d00b      	beq.n	8003ccc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	f003 0310 	and.w	r3, r3, #16
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d006      	beq.n	8003ccc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2210      	movs	r2, #16
 8003cc4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 f8f2 	bl	8003eb0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003ccc:	6a3b      	ldr	r3, [r7, #32]
 8003cce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00b      	beq.n	8003cee <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d006      	beq.n	8003cee <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2208      	movs	r2, #8
 8003ce6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 f8eb 	bl	8003ec4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003cee:	6a3b      	ldr	r3, [r7, #32]
 8003cf0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d07b      	beq.n	8003df0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	f003 0304 	and.w	r3, r3, #4
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d072      	beq.n	8003de8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003d02:	6a3b      	ldr	r3, [r7, #32]
 8003d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d008      	beq.n	8003d1e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d003      	beq.n	8003d1e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d1e:	6a3b      	ldr	r3, [r7, #32]
 8003d20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d008      	beq.n	8003d3a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d34:	f043 0302 	orr.w	r3, r3, #2
 8003d38:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d3a:	6a3b      	ldr	r3, [r7, #32]
 8003d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d008      	beq.n	8003d56 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d50:	f043 0304 	orr.w	r3, r3, #4
 8003d54:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d56:	6a3b      	ldr	r3, [r7, #32]
 8003d58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d043      	beq.n	8003de8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d03e      	beq.n	8003de8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003d70:	2b60      	cmp	r3, #96	; 0x60
 8003d72:	d02b      	beq.n	8003dcc <HAL_CAN_IRQHandler+0x32a>
 8003d74:	2b60      	cmp	r3, #96	; 0x60
 8003d76:	d82e      	bhi.n	8003dd6 <HAL_CAN_IRQHandler+0x334>
 8003d78:	2b50      	cmp	r3, #80	; 0x50
 8003d7a:	d022      	beq.n	8003dc2 <HAL_CAN_IRQHandler+0x320>
 8003d7c:	2b50      	cmp	r3, #80	; 0x50
 8003d7e:	d82a      	bhi.n	8003dd6 <HAL_CAN_IRQHandler+0x334>
 8003d80:	2b40      	cmp	r3, #64	; 0x40
 8003d82:	d019      	beq.n	8003db8 <HAL_CAN_IRQHandler+0x316>
 8003d84:	2b40      	cmp	r3, #64	; 0x40
 8003d86:	d826      	bhi.n	8003dd6 <HAL_CAN_IRQHandler+0x334>
 8003d88:	2b30      	cmp	r3, #48	; 0x30
 8003d8a:	d010      	beq.n	8003dae <HAL_CAN_IRQHandler+0x30c>
 8003d8c:	2b30      	cmp	r3, #48	; 0x30
 8003d8e:	d822      	bhi.n	8003dd6 <HAL_CAN_IRQHandler+0x334>
 8003d90:	2b10      	cmp	r3, #16
 8003d92:	d002      	beq.n	8003d9a <HAL_CAN_IRQHandler+0x2f8>
 8003d94:	2b20      	cmp	r3, #32
 8003d96:	d005      	beq.n	8003da4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003d98:	e01d      	b.n	8003dd6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	f043 0308 	orr.w	r3, r3, #8
 8003da0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003da2:	e019      	b.n	8003dd8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da6:	f043 0310 	orr.w	r3, r3, #16
 8003daa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dac:	e014      	b.n	8003dd8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db0:	f043 0320 	orr.w	r3, r3, #32
 8003db4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003db6:	e00f      	b.n	8003dd8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dbe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dc0:	e00a      	b.n	8003dd8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dc8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dca:	e005      	b.n	8003dd8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dd2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dd4:	e000      	b.n	8003dd8 <HAL_CAN_IRQHandler+0x336>
            break;
 8003dd6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	699a      	ldr	r2, [r3, #24]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003de6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2204      	movs	r2, #4
 8003dee:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d008      	beq.n	8003e08 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 f868 	bl	8003ed8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003e08:	bf00      	nop
 8003e0a:	3728      	adds	r7, #40	; 0x28
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003e18:	bf00      	nop
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr

08003e24 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003e40:	bf00      	nop
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003e54:	bf00      	nop
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003e68:	bf00      	nop
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003ecc:	bf00      	nop
 8003ece:	370c      	adds	r7, #12
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <__NVIC_SetPriorityGrouping>:
{
 8003eec:	b480      	push	{r7}
 8003eee:	b085      	sub	sp, #20
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f003 0307 	and.w	r3, r3, #7
 8003efa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003efc:	4b0b      	ldr	r3, [pc, #44]	; (8003f2c <__NVIC_SetPriorityGrouping+0x40>)
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f08:	4013      	ands	r3, r2
 8003f0a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003f14:	4b06      	ldr	r3, [pc, #24]	; (8003f30 <__NVIC_SetPriorityGrouping+0x44>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f1a:	4a04      	ldr	r2, [pc, #16]	; (8003f2c <__NVIC_SetPriorityGrouping+0x40>)
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	60d3      	str	r3, [r2, #12]
}
 8003f20:	bf00      	nop
 8003f22:	3714      	adds	r7, #20
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr
 8003f2c:	e000ed00 	.word	0xe000ed00
 8003f30:	05fa0000 	.word	0x05fa0000

08003f34 <__NVIC_GetPriorityGrouping>:
{
 8003f34:	b480      	push	{r7}
 8003f36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f38:	4b04      	ldr	r3, [pc, #16]	; (8003f4c <__NVIC_GetPriorityGrouping+0x18>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	0a1b      	lsrs	r3, r3, #8
 8003f3e:	f003 0307 	and.w	r3, r3, #7
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr
 8003f4c:	e000ed00 	.word	0xe000ed00

08003f50 <__NVIC_EnableIRQ>:
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	4603      	mov	r3, r0
 8003f58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	db0b      	blt.n	8003f7a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f62:	79fb      	ldrb	r3, [r7, #7]
 8003f64:	f003 021f 	and.w	r2, r3, #31
 8003f68:	4907      	ldr	r1, [pc, #28]	; (8003f88 <__NVIC_EnableIRQ+0x38>)
 8003f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f6e:	095b      	lsrs	r3, r3, #5
 8003f70:	2001      	movs	r0, #1
 8003f72:	fa00 f202 	lsl.w	r2, r0, r2
 8003f76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003f7a:	bf00      	nop
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	e000e100 	.word	0xe000e100

08003f8c <__NVIC_SetPriority>:
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	4603      	mov	r3, r0
 8003f94:	6039      	str	r1, [r7, #0]
 8003f96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	db0a      	blt.n	8003fb6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	b2da      	uxtb	r2, r3
 8003fa4:	490c      	ldr	r1, [pc, #48]	; (8003fd8 <__NVIC_SetPriority+0x4c>)
 8003fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003faa:	0112      	lsls	r2, r2, #4
 8003fac:	b2d2      	uxtb	r2, r2
 8003fae:	440b      	add	r3, r1
 8003fb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003fb4:	e00a      	b.n	8003fcc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	b2da      	uxtb	r2, r3
 8003fba:	4908      	ldr	r1, [pc, #32]	; (8003fdc <__NVIC_SetPriority+0x50>)
 8003fbc:	79fb      	ldrb	r3, [r7, #7]
 8003fbe:	f003 030f 	and.w	r3, r3, #15
 8003fc2:	3b04      	subs	r3, #4
 8003fc4:	0112      	lsls	r2, r2, #4
 8003fc6:	b2d2      	uxtb	r2, r2
 8003fc8:	440b      	add	r3, r1
 8003fca:	761a      	strb	r2, [r3, #24]
}
 8003fcc:	bf00      	nop
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr
 8003fd8:	e000e100 	.word	0xe000e100
 8003fdc:	e000ed00 	.word	0xe000ed00

08003fe0 <NVIC_EncodePriority>:
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b089      	sub	sp, #36	; 0x24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f003 0307 	and.w	r3, r3, #7
 8003ff2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	f1c3 0307 	rsb	r3, r3, #7
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	bf28      	it	cs
 8003ffe:	2304      	movcs	r3, #4
 8004000:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	3304      	adds	r3, #4
 8004006:	2b06      	cmp	r3, #6
 8004008:	d902      	bls.n	8004010 <NVIC_EncodePriority+0x30>
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	3b03      	subs	r3, #3
 800400e:	e000      	b.n	8004012 <NVIC_EncodePriority+0x32>
 8004010:	2300      	movs	r3, #0
 8004012:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004014:	f04f 32ff 	mov.w	r2, #4294967295
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	fa02 f303 	lsl.w	r3, r2, r3
 800401e:	43da      	mvns	r2, r3
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	401a      	ands	r2, r3
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004028:	f04f 31ff 	mov.w	r1, #4294967295
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	fa01 f303 	lsl.w	r3, r1, r3
 8004032:	43d9      	mvns	r1, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004038:	4313      	orrs	r3, r2
}
 800403a:	4618      	mov	r0, r3
 800403c:	3724      	adds	r7, #36	; 0x24
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
	...

08004048 <SysTick_Config>:
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	3b01      	subs	r3, #1
 8004054:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004058:	d301      	bcc.n	800405e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800405a:	2301      	movs	r3, #1
 800405c:	e00f      	b.n	800407e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800405e:	4a0a      	ldr	r2, [pc, #40]	; (8004088 <SysTick_Config+0x40>)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	3b01      	subs	r3, #1
 8004064:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004066:	210f      	movs	r1, #15
 8004068:	f04f 30ff 	mov.w	r0, #4294967295
 800406c:	f7ff ff8e 	bl	8003f8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004070:	4b05      	ldr	r3, [pc, #20]	; (8004088 <SysTick_Config+0x40>)
 8004072:	2200      	movs	r2, #0
 8004074:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004076:	4b04      	ldr	r3, [pc, #16]	; (8004088 <SysTick_Config+0x40>)
 8004078:	2207      	movs	r2, #7
 800407a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3708      	adds	r7, #8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	e000e010 	.word	0xe000e010

0800408c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b082      	sub	sp, #8
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f7ff ff29 	bl	8003eec <__NVIC_SetPriorityGrouping>
}
 800409a:	bf00      	nop
 800409c:	3708      	adds	r7, #8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040a2:	b580      	push	{r7, lr}
 80040a4:	b086      	sub	sp, #24
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	4603      	mov	r3, r0
 80040aa:	60b9      	str	r1, [r7, #8]
 80040ac:	607a      	str	r2, [r7, #4]
 80040ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80040b0:	2300      	movs	r3, #0
 80040b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040b4:	f7ff ff3e 	bl	8003f34 <__NVIC_GetPriorityGrouping>
 80040b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	68b9      	ldr	r1, [r7, #8]
 80040be:	6978      	ldr	r0, [r7, #20]
 80040c0:	f7ff ff8e 	bl	8003fe0 <NVIC_EncodePriority>
 80040c4:	4602      	mov	r2, r0
 80040c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040ca:	4611      	mov	r1, r2
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7ff ff5d 	bl	8003f8c <__NVIC_SetPriority>
}
 80040d2:	bf00      	nop
 80040d4:	3718      	adds	r7, #24
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}

080040da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040da:	b580      	push	{r7, lr}
 80040dc:	b082      	sub	sp, #8
 80040de:	af00      	add	r7, sp, #0
 80040e0:	4603      	mov	r3, r0
 80040e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff ff31 	bl	8003f50 <__NVIC_EnableIRQ>
}
 80040ee:	bf00      	nop
 80040f0:	3708      	adds	r7, #8
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b082      	sub	sp, #8
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f7ff ffa2 	bl	8004048 <SysTick_Config>
 8004104:	4603      	mov	r3, r0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3708      	adds	r7, #8
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
	...

08004110 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004110:	b480      	push	{r7}
 8004112:	b089      	sub	sp, #36	; 0x24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800411a:	2300      	movs	r3, #0
 800411c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800411e:	2300      	movs	r3, #0
 8004120:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004122:	2300      	movs	r3, #0
 8004124:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004126:	2300      	movs	r3, #0
 8004128:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800412a:	2300      	movs	r3, #0
 800412c:	61fb      	str	r3, [r7, #28]
 800412e:	e175      	b.n	800441c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004130:	2201      	movs	r2, #1
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	fa02 f303 	lsl.w	r3, r2, r3
 8004138:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	697a      	ldr	r2, [r7, #20]
 8004140:	4013      	ands	r3, r2
 8004142:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	429a      	cmp	r2, r3
 800414a:	f040 8164 	bne.w	8004416 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f003 0303 	and.w	r3, r3, #3
 8004156:	2b01      	cmp	r3, #1
 8004158:	d005      	beq.n	8004166 <HAL_GPIO_Init+0x56>
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f003 0303 	and.w	r3, r3, #3
 8004162:	2b02      	cmp	r3, #2
 8004164:	d130      	bne.n	80041c8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	005b      	lsls	r3, r3, #1
 8004170:	2203      	movs	r2, #3
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	43db      	mvns	r3, r3
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	4013      	ands	r3, r2
 800417c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	68da      	ldr	r2, [r3, #12]
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	fa02 f303 	lsl.w	r3, r2, r3
 800418a:	69ba      	ldr	r2, [r7, #24]
 800418c:	4313      	orrs	r3, r2
 800418e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	69ba      	ldr	r2, [r7, #24]
 8004194:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800419c:	2201      	movs	r2, #1
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	fa02 f303 	lsl.w	r3, r2, r3
 80041a4:	43db      	mvns	r3, r3
 80041a6:	69ba      	ldr	r2, [r7, #24]
 80041a8:	4013      	ands	r3, r2
 80041aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	091b      	lsrs	r3, r3, #4
 80041b2:	f003 0201 	and.w	r2, r3, #1
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	fa02 f303 	lsl.w	r3, r2, r3
 80041bc:	69ba      	ldr	r2, [r7, #24]
 80041be:	4313      	orrs	r3, r2
 80041c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	69ba      	ldr	r2, [r7, #24]
 80041c6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f003 0303 	and.w	r3, r3, #3
 80041d0:	2b03      	cmp	r3, #3
 80041d2:	d017      	beq.n	8004204 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	2203      	movs	r2, #3
 80041e0:	fa02 f303 	lsl.w	r3, r2, r3
 80041e4:	43db      	mvns	r3, r3
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	4013      	ands	r3, r2
 80041ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	689a      	ldr	r2, [r3, #8]
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	fa02 f303 	lsl.w	r3, r2, r3
 80041f8:	69ba      	ldr	r2, [r7, #24]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	69ba      	ldr	r2, [r7, #24]
 8004202:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f003 0303 	and.w	r3, r3, #3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d123      	bne.n	8004258 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	08da      	lsrs	r2, r3, #3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	3208      	adds	r2, #8
 8004218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800421c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	f003 0307 	and.w	r3, r3, #7
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	220f      	movs	r2, #15
 8004228:	fa02 f303 	lsl.w	r3, r2, r3
 800422c:	43db      	mvns	r3, r3
 800422e:	69ba      	ldr	r2, [r7, #24]
 8004230:	4013      	ands	r3, r2
 8004232:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	691a      	ldr	r2, [r3, #16]
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	f003 0307 	and.w	r3, r3, #7
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	fa02 f303 	lsl.w	r3, r2, r3
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	4313      	orrs	r3, r2
 8004248:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	08da      	lsrs	r2, r3, #3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	3208      	adds	r2, #8
 8004252:	69b9      	ldr	r1, [r7, #24]
 8004254:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	005b      	lsls	r3, r3, #1
 8004262:	2203      	movs	r2, #3
 8004264:	fa02 f303 	lsl.w	r3, r2, r3
 8004268:	43db      	mvns	r3, r3
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	4013      	ands	r3, r2
 800426e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f003 0203 	and.w	r2, r3, #3
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	005b      	lsls	r3, r3, #1
 800427c:	fa02 f303 	lsl.w	r3, r2, r3
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	4313      	orrs	r3, r2
 8004284:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004294:	2b00      	cmp	r3, #0
 8004296:	f000 80be 	beq.w	8004416 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800429a:	4b66      	ldr	r3, [pc, #408]	; (8004434 <HAL_GPIO_Init+0x324>)
 800429c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429e:	4a65      	ldr	r2, [pc, #404]	; (8004434 <HAL_GPIO_Init+0x324>)
 80042a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042a4:	6453      	str	r3, [r2, #68]	; 0x44
 80042a6:	4b63      	ldr	r3, [pc, #396]	; (8004434 <HAL_GPIO_Init+0x324>)
 80042a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042ae:	60fb      	str	r3, [r7, #12]
 80042b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80042b2:	4a61      	ldr	r2, [pc, #388]	; (8004438 <HAL_GPIO_Init+0x328>)
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	089b      	lsrs	r3, r3, #2
 80042b8:	3302      	adds	r3, #2
 80042ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042be:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	f003 0303 	and.w	r3, r3, #3
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	220f      	movs	r2, #15
 80042ca:	fa02 f303 	lsl.w	r3, r2, r3
 80042ce:	43db      	mvns	r3, r3
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	4013      	ands	r3, r2
 80042d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a58      	ldr	r2, [pc, #352]	; (800443c <HAL_GPIO_Init+0x32c>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d037      	beq.n	800434e <HAL_GPIO_Init+0x23e>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a57      	ldr	r2, [pc, #348]	; (8004440 <HAL_GPIO_Init+0x330>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d031      	beq.n	800434a <HAL_GPIO_Init+0x23a>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a56      	ldr	r2, [pc, #344]	; (8004444 <HAL_GPIO_Init+0x334>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d02b      	beq.n	8004346 <HAL_GPIO_Init+0x236>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a55      	ldr	r2, [pc, #340]	; (8004448 <HAL_GPIO_Init+0x338>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d025      	beq.n	8004342 <HAL_GPIO_Init+0x232>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a54      	ldr	r2, [pc, #336]	; (800444c <HAL_GPIO_Init+0x33c>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d01f      	beq.n	800433e <HAL_GPIO_Init+0x22e>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a53      	ldr	r2, [pc, #332]	; (8004450 <HAL_GPIO_Init+0x340>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d019      	beq.n	800433a <HAL_GPIO_Init+0x22a>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a52      	ldr	r2, [pc, #328]	; (8004454 <HAL_GPIO_Init+0x344>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d013      	beq.n	8004336 <HAL_GPIO_Init+0x226>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a51      	ldr	r2, [pc, #324]	; (8004458 <HAL_GPIO_Init+0x348>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d00d      	beq.n	8004332 <HAL_GPIO_Init+0x222>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a50      	ldr	r2, [pc, #320]	; (800445c <HAL_GPIO_Init+0x34c>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d007      	beq.n	800432e <HAL_GPIO_Init+0x21e>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a4f      	ldr	r2, [pc, #316]	; (8004460 <HAL_GPIO_Init+0x350>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d101      	bne.n	800432a <HAL_GPIO_Init+0x21a>
 8004326:	2309      	movs	r3, #9
 8004328:	e012      	b.n	8004350 <HAL_GPIO_Init+0x240>
 800432a:	230a      	movs	r3, #10
 800432c:	e010      	b.n	8004350 <HAL_GPIO_Init+0x240>
 800432e:	2308      	movs	r3, #8
 8004330:	e00e      	b.n	8004350 <HAL_GPIO_Init+0x240>
 8004332:	2307      	movs	r3, #7
 8004334:	e00c      	b.n	8004350 <HAL_GPIO_Init+0x240>
 8004336:	2306      	movs	r3, #6
 8004338:	e00a      	b.n	8004350 <HAL_GPIO_Init+0x240>
 800433a:	2305      	movs	r3, #5
 800433c:	e008      	b.n	8004350 <HAL_GPIO_Init+0x240>
 800433e:	2304      	movs	r3, #4
 8004340:	e006      	b.n	8004350 <HAL_GPIO_Init+0x240>
 8004342:	2303      	movs	r3, #3
 8004344:	e004      	b.n	8004350 <HAL_GPIO_Init+0x240>
 8004346:	2302      	movs	r3, #2
 8004348:	e002      	b.n	8004350 <HAL_GPIO_Init+0x240>
 800434a:	2301      	movs	r3, #1
 800434c:	e000      	b.n	8004350 <HAL_GPIO_Init+0x240>
 800434e:	2300      	movs	r3, #0
 8004350:	69fa      	ldr	r2, [r7, #28]
 8004352:	f002 0203 	and.w	r2, r2, #3
 8004356:	0092      	lsls	r2, r2, #2
 8004358:	4093      	lsls	r3, r2
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	4313      	orrs	r3, r2
 800435e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004360:	4935      	ldr	r1, [pc, #212]	; (8004438 <HAL_GPIO_Init+0x328>)
 8004362:	69fb      	ldr	r3, [r7, #28]
 8004364:	089b      	lsrs	r3, r3, #2
 8004366:	3302      	adds	r3, #2
 8004368:	69ba      	ldr	r2, [r7, #24]
 800436a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800436e:	4b3d      	ldr	r3, [pc, #244]	; (8004464 <HAL_GPIO_Init+0x354>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	43db      	mvns	r3, r3
 8004378:	69ba      	ldr	r2, [r7, #24]
 800437a:	4013      	ands	r3, r2
 800437c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d003      	beq.n	8004392 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800438a:	69ba      	ldr	r2, [r7, #24]
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	4313      	orrs	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004392:	4a34      	ldr	r2, [pc, #208]	; (8004464 <HAL_GPIO_Init+0x354>)
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004398:	4b32      	ldr	r3, [pc, #200]	; (8004464 <HAL_GPIO_Init+0x354>)
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	43db      	mvns	r3, r3
 80043a2:	69ba      	ldr	r2, [r7, #24]
 80043a4:	4013      	ands	r3, r2
 80043a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043bc:	4a29      	ldr	r2, [pc, #164]	; (8004464 <HAL_GPIO_Init+0x354>)
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043c2:	4b28      	ldr	r3, [pc, #160]	; (8004464 <HAL_GPIO_Init+0x354>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	43db      	mvns	r3, r3
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	4013      	ands	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d003      	beq.n	80043e6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043e6:	4a1f      	ldr	r2, [pc, #124]	; (8004464 <HAL_GPIO_Init+0x354>)
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043ec:	4b1d      	ldr	r3, [pc, #116]	; (8004464 <HAL_GPIO_Init+0x354>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	43db      	mvns	r3, r3
 80043f6:	69ba      	ldr	r2, [r7, #24]
 80043f8:	4013      	ands	r3, r2
 80043fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d003      	beq.n	8004410 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	4313      	orrs	r3, r2
 800440e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004410:	4a14      	ldr	r2, [pc, #80]	; (8004464 <HAL_GPIO_Init+0x354>)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	3301      	adds	r3, #1
 800441a:	61fb      	str	r3, [r7, #28]
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	2b0f      	cmp	r3, #15
 8004420:	f67f ae86 	bls.w	8004130 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004424:	bf00      	nop
 8004426:	bf00      	nop
 8004428:	3724      	adds	r7, #36	; 0x24
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	40023800 	.word	0x40023800
 8004438:	40013800 	.word	0x40013800
 800443c:	40020000 	.word	0x40020000
 8004440:	40020400 	.word	0x40020400
 8004444:	40020800 	.word	0x40020800
 8004448:	40020c00 	.word	0x40020c00
 800444c:	40021000 	.word	0x40021000
 8004450:	40021400 	.word	0x40021400
 8004454:	40021800 	.word	0x40021800
 8004458:	40021c00 	.word	0x40021c00
 800445c:	40022000 	.word	0x40022000
 8004460:	40022400 	.word	0x40022400
 8004464:	40013c00 	.word	0x40013c00

08004468 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	460b      	mov	r3, r1
 8004472:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	691a      	ldr	r2, [r3, #16]
 8004478:	887b      	ldrh	r3, [r7, #2]
 800447a:	4013      	ands	r3, r2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d002      	beq.n	8004486 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004480:	2301      	movs	r3, #1
 8004482:	73fb      	strb	r3, [r7, #15]
 8004484:	e001      	b.n	800448a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004486:	2300      	movs	r3, #0
 8004488:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800448a:	7bfb      	ldrb	r3, [r7, #15]
}
 800448c:	4618      	mov	r0, r3
 800448e:	3714      	adds	r7, #20
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	460b      	mov	r3, r1
 80044a2:	807b      	strh	r3, [r7, #2]
 80044a4:	4613      	mov	r3, r2
 80044a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044a8:	787b      	ldrb	r3, [r7, #1]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d003      	beq.n	80044b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044ae:	887a      	ldrh	r2, [r7, #2]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80044b4:	e003      	b.n	80044be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80044b6:	887b      	ldrh	r3, [r7, #2]
 80044b8:	041a      	lsls	r2, r3, #16
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	619a      	str	r2, [r3, #24]
}
 80044be:	bf00      	nop
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
	...

080044cc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80044d2:	2300      	movs	r3, #0
 80044d4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80044d6:	4b23      	ldr	r3, [pc, #140]	; (8004564 <HAL_PWREx_EnableOverDrive+0x98>)
 80044d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044da:	4a22      	ldr	r2, [pc, #136]	; (8004564 <HAL_PWREx_EnableOverDrive+0x98>)
 80044dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044e0:	6413      	str	r3, [r2, #64]	; 0x40
 80044e2:	4b20      	ldr	r3, [pc, #128]	; (8004564 <HAL_PWREx_EnableOverDrive+0x98>)
 80044e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ea:	603b      	str	r3, [r7, #0]
 80044ec:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80044ee:	4b1e      	ldr	r3, [pc, #120]	; (8004568 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a1d      	ldr	r2, [pc, #116]	; (8004568 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044f8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044fa:	f7fe f9ed 	bl	80028d8 <HAL_GetTick>
 80044fe:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004500:	e009      	b.n	8004516 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004502:	f7fe f9e9 	bl	80028d8 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004510:	d901      	bls.n	8004516 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e022      	b.n	800455c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004516:	4b14      	ldr	r3, [pc, #80]	; (8004568 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800451e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004522:	d1ee      	bne.n	8004502 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004524:	4b10      	ldr	r3, [pc, #64]	; (8004568 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a0f      	ldr	r2, [pc, #60]	; (8004568 <HAL_PWREx_EnableOverDrive+0x9c>)
 800452a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800452e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004530:	f7fe f9d2 	bl	80028d8 <HAL_GetTick>
 8004534:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004536:	e009      	b.n	800454c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004538:	f7fe f9ce 	bl	80028d8 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004546:	d901      	bls.n	800454c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e007      	b.n	800455c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800454c:	4b06      	ldr	r3, [pc, #24]	; (8004568 <HAL_PWREx_EnableOverDrive+0x9c>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004554:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004558:	d1ee      	bne.n	8004538 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	40023800 	.word	0x40023800
 8004568:	40007000 	.word	0x40007000

0800456c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004574:	2300      	movs	r3, #0
 8004576:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d101      	bne.n	8004582 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e29b      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0301 	and.w	r3, r3, #1
 800458a:	2b00      	cmp	r3, #0
 800458c:	f000 8087 	beq.w	800469e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004590:	4b96      	ldr	r3, [pc, #600]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f003 030c 	and.w	r3, r3, #12
 8004598:	2b04      	cmp	r3, #4
 800459a:	d00c      	beq.n	80045b6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800459c:	4b93      	ldr	r3, [pc, #588]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f003 030c 	and.w	r3, r3, #12
 80045a4:	2b08      	cmp	r3, #8
 80045a6:	d112      	bne.n	80045ce <HAL_RCC_OscConfig+0x62>
 80045a8:	4b90      	ldr	r3, [pc, #576]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045b4:	d10b      	bne.n	80045ce <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045b6:	4b8d      	ldr	r3, [pc, #564]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d06c      	beq.n	800469c <HAL_RCC_OscConfig+0x130>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d168      	bne.n	800469c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e275      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045d6:	d106      	bne.n	80045e6 <HAL_RCC_OscConfig+0x7a>
 80045d8:	4b84      	ldr	r3, [pc, #528]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a83      	ldr	r2, [pc, #524]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80045de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045e2:	6013      	str	r3, [r2, #0]
 80045e4:	e02e      	b.n	8004644 <HAL_RCC_OscConfig+0xd8>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d10c      	bne.n	8004608 <HAL_RCC_OscConfig+0x9c>
 80045ee:	4b7f      	ldr	r3, [pc, #508]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a7e      	ldr	r2, [pc, #504]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80045f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045f8:	6013      	str	r3, [r2, #0]
 80045fa:	4b7c      	ldr	r3, [pc, #496]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a7b      	ldr	r2, [pc, #492]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004600:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004604:	6013      	str	r3, [r2, #0]
 8004606:	e01d      	b.n	8004644 <HAL_RCC_OscConfig+0xd8>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004610:	d10c      	bne.n	800462c <HAL_RCC_OscConfig+0xc0>
 8004612:	4b76      	ldr	r3, [pc, #472]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a75      	ldr	r2, [pc, #468]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004618:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800461c:	6013      	str	r3, [r2, #0]
 800461e:	4b73      	ldr	r3, [pc, #460]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a72      	ldr	r2, [pc, #456]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004628:	6013      	str	r3, [r2, #0]
 800462a:	e00b      	b.n	8004644 <HAL_RCC_OscConfig+0xd8>
 800462c:	4b6f      	ldr	r3, [pc, #444]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a6e      	ldr	r2, [pc, #440]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004632:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004636:	6013      	str	r3, [r2, #0]
 8004638:	4b6c      	ldr	r3, [pc, #432]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a6b      	ldr	r2, [pc, #428]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 800463e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004642:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d013      	beq.n	8004674 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800464c:	f7fe f944 	bl	80028d8 <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004654:	f7fe f940 	bl	80028d8 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b64      	cmp	r3, #100	; 0x64
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e229      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004666:	4b61      	ldr	r3, [pc, #388]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d0f0      	beq.n	8004654 <HAL_RCC_OscConfig+0xe8>
 8004672:	e014      	b.n	800469e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004674:	f7fe f930 	bl	80028d8 <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800467a:	e008      	b.n	800468e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800467c:	f7fe f92c 	bl	80028d8 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b64      	cmp	r3, #100	; 0x64
 8004688:	d901      	bls.n	800468e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e215      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800468e:	4b57      	ldr	r3, [pc, #348]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1f0      	bne.n	800467c <HAL_RCC_OscConfig+0x110>
 800469a:	e000      	b.n	800469e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800469c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d069      	beq.n	800477e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046aa:	4b50      	ldr	r3, [pc, #320]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f003 030c 	and.w	r3, r3, #12
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00b      	beq.n	80046ce <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046b6:	4b4d      	ldr	r3, [pc, #308]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f003 030c 	and.w	r3, r3, #12
 80046be:	2b08      	cmp	r3, #8
 80046c0:	d11c      	bne.n	80046fc <HAL_RCC_OscConfig+0x190>
 80046c2:	4b4a      	ldr	r3, [pc, #296]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d116      	bne.n	80046fc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ce:	4b47      	ldr	r3, [pc, #284]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d005      	beq.n	80046e6 <HAL_RCC_OscConfig+0x17a>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d001      	beq.n	80046e6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e1e9      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046e6:	4b41      	ldr	r3, [pc, #260]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	493d      	ldr	r1, [pc, #244]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046fa:	e040      	b.n	800477e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d023      	beq.n	800474c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004704:	4b39      	ldr	r3, [pc, #228]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a38      	ldr	r2, [pc, #224]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 800470a:	f043 0301 	orr.w	r3, r3, #1
 800470e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004710:	f7fe f8e2 	bl	80028d8 <HAL_GetTick>
 8004714:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004716:	e008      	b.n	800472a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004718:	f7fe f8de 	bl	80028d8 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d901      	bls.n	800472a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e1c7      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800472a:	4b30      	ldr	r3, [pc, #192]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0f0      	beq.n	8004718 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004736:	4b2d      	ldr	r3, [pc, #180]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	00db      	lsls	r3, r3, #3
 8004744:	4929      	ldr	r1, [pc, #164]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004746:	4313      	orrs	r3, r2
 8004748:	600b      	str	r3, [r1, #0]
 800474a:	e018      	b.n	800477e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800474c:	4b27      	ldr	r3, [pc, #156]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a26      	ldr	r2, [pc, #152]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004752:	f023 0301 	bic.w	r3, r3, #1
 8004756:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004758:	f7fe f8be 	bl	80028d8 <HAL_GetTick>
 800475c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800475e:	e008      	b.n	8004772 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004760:	f7fe f8ba 	bl	80028d8 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	2b02      	cmp	r3, #2
 800476c:	d901      	bls.n	8004772 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e1a3      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004772:	4b1e      	ldr	r3, [pc, #120]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1f0      	bne.n	8004760 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0308 	and.w	r3, r3, #8
 8004786:	2b00      	cmp	r3, #0
 8004788:	d038      	beq.n	80047fc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d019      	beq.n	80047c6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004792:	4b16      	ldr	r3, [pc, #88]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004796:	4a15      	ldr	r2, [pc, #84]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 8004798:	f043 0301 	orr.w	r3, r3, #1
 800479c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800479e:	f7fe f89b 	bl	80028d8 <HAL_GetTick>
 80047a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047a4:	e008      	b.n	80047b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047a6:	f7fe f897 	bl	80028d8 <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e180      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047b8:	4b0c      	ldr	r3, [pc, #48]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80047ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047bc:	f003 0302 	and.w	r3, r3, #2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d0f0      	beq.n	80047a6 <HAL_RCC_OscConfig+0x23a>
 80047c4:	e01a      	b.n	80047fc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047c6:	4b09      	ldr	r3, [pc, #36]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80047c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047ca:	4a08      	ldr	r2, [pc, #32]	; (80047ec <HAL_RCC_OscConfig+0x280>)
 80047cc:	f023 0301 	bic.w	r3, r3, #1
 80047d0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d2:	f7fe f881 	bl	80028d8 <HAL_GetTick>
 80047d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047d8:	e00a      	b.n	80047f0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047da:	f7fe f87d 	bl	80028d8 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d903      	bls.n	80047f0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e166      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
 80047ec:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047f0:	4b92      	ldr	r3, [pc, #584]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80047f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047f4:	f003 0302 	and.w	r3, r3, #2
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1ee      	bne.n	80047da <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0304 	and.w	r3, r3, #4
 8004804:	2b00      	cmp	r3, #0
 8004806:	f000 80a4 	beq.w	8004952 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800480a:	4b8c      	ldr	r3, [pc, #560]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 800480c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10d      	bne.n	8004832 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004816:	4b89      	ldr	r3, [pc, #548]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481a:	4a88      	ldr	r2, [pc, #544]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 800481c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004820:	6413      	str	r3, [r2, #64]	; 0x40
 8004822:	4b86      	ldr	r3, [pc, #536]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800482a:	60bb      	str	r3, [r7, #8]
 800482c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800482e:	2301      	movs	r3, #1
 8004830:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004832:	4b83      	ldr	r3, [pc, #524]	; (8004a40 <HAL_RCC_OscConfig+0x4d4>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800483a:	2b00      	cmp	r3, #0
 800483c:	d118      	bne.n	8004870 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800483e:	4b80      	ldr	r3, [pc, #512]	; (8004a40 <HAL_RCC_OscConfig+0x4d4>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a7f      	ldr	r2, [pc, #508]	; (8004a40 <HAL_RCC_OscConfig+0x4d4>)
 8004844:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004848:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800484a:	f7fe f845 	bl	80028d8 <HAL_GetTick>
 800484e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004850:	e008      	b.n	8004864 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004852:	f7fe f841 	bl	80028d8 <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	2b64      	cmp	r3, #100	; 0x64
 800485e:	d901      	bls.n	8004864 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e12a      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004864:	4b76      	ldr	r3, [pc, #472]	; (8004a40 <HAL_RCC_OscConfig+0x4d4>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0f0      	beq.n	8004852 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	2b01      	cmp	r3, #1
 8004876:	d106      	bne.n	8004886 <HAL_RCC_OscConfig+0x31a>
 8004878:	4b70      	ldr	r3, [pc, #448]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 800487a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800487c:	4a6f      	ldr	r2, [pc, #444]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 800487e:	f043 0301 	orr.w	r3, r3, #1
 8004882:	6713      	str	r3, [r2, #112]	; 0x70
 8004884:	e02d      	b.n	80048e2 <HAL_RCC_OscConfig+0x376>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d10c      	bne.n	80048a8 <HAL_RCC_OscConfig+0x33c>
 800488e:	4b6b      	ldr	r3, [pc, #428]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004892:	4a6a      	ldr	r2, [pc, #424]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004894:	f023 0301 	bic.w	r3, r3, #1
 8004898:	6713      	str	r3, [r2, #112]	; 0x70
 800489a:	4b68      	ldr	r3, [pc, #416]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 800489c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800489e:	4a67      	ldr	r2, [pc, #412]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80048a0:	f023 0304 	bic.w	r3, r3, #4
 80048a4:	6713      	str	r3, [r2, #112]	; 0x70
 80048a6:	e01c      	b.n	80048e2 <HAL_RCC_OscConfig+0x376>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	2b05      	cmp	r3, #5
 80048ae:	d10c      	bne.n	80048ca <HAL_RCC_OscConfig+0x35e>
 80048b0:	4b62      	ldr	r3, [pc, #392]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80048b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b4:	4a61      	ldr	r2, [pc, #388]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80048b6:	f043 0304 	orr.w	r3, r3, #4
 80048ba:	6713      	str	r3, [r2, #112]	; 0x70
 80048bc:	4b5f      	ldr	r3, [pc, #380]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80048be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c0:	4a5e      	ldr	r2, [pc, #376]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80048c2:	f043 0301 	orr.w	r3, r3, #1
 80048c6:	6713      	str	r3, [r2, #112]	; 0x70
 80048c8:	e00b      	b.n	80048e2 <HAL_RCC_OscConfig+0x376>
 80048ca:	4b5c      	ldr	r3, [pc, #368]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80048cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ce:	4a5b      	ldr	r2, [pc, #364]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80048d0:	f023 0301 	bic.w	r3, r3, #1
 80048d4:	6713      	str	r3, [r2, #112]	; 0x70
 80048d6:	4b59      	ldr	r3, [pc, #356]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80048d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048da:	4a58      	ldr	r2, [pc, #352]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80048dc:	f023 0304 	bic.w	r3, r3, #4
 80048e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d015      	beq.n	8004916 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ea:	f7fd fff5 	bl	80028d8 <HAL_GetTick>
 80048ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f0:	e00a      	b.n	8004908 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048f2:	f7fd fff1 	bl	80028d8 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004900:	4293      	cmp	r3, r2
 8004902:	d901      	bls.n	8004908 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e0d8      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004908:	4b4c      	ldr	r3, [pc, #304]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 800490a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800490c:	f003 0302 	and.w	r3, r3, #2
 8004910:	2b00      	cmp	r3, #0
 8004912:	d0ee      	beq.n	80048f2 <HAL_RCC_OscConfig+0x386>
 8004914:	e014      	b.n	8004940 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004916:	f7fd ffdf 	bl	80028d8 <HAL_GetTick>
 800491a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800491c:	e00a      	b.n	8004934 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800491e:	f7fd ffdb 	bl	80028d8 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	f241 3288 	movw	r2, #5000	; 0x1388
 800492c:	4293      	cmp	r3, r2
 800492e:	d901      	bls.n	8004934 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e0c2      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004934:	4b41      	ldr	r3, [pc, #260]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004936:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1ee      	bne.n	800491e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004940:	7dfb      	ldrb	r3, [r7, #23]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d105      	bne.n	8004952 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004946:	4b3d      	ldr	r3, [pc, #244]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494a:	4a3c      	ldr	r2, [pc, #240]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 800494c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004950:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 80ae 	beq.w	8004ab8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800495c:	4b37      	ldr	r3, [pc, #220]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f003 030c 	and.w	r3, r3, #12
 8004964:	2b08      	cmp	r3, #8
 8004966:	d06d      	beq.n	8004a44 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	2b02      	cmp	r3, #2
 800496e:	d14b      	bne.n	8004a08 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004970:	4b32      	ldr	r3, [pc, #200]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a31      	ldr	r2, [pc, #196]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004976:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800497a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800497c:	f7fd ffac 	bl	80028d8 <HAL_GetTick>
 8004980:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004984:	f7fd ffa8 	bl	80028d8 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e091      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004996:	4b29      	ldr	r3, [pc, #164]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1f0      	bne.n	8004984 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	69da      	ldr	r2, [r3, #28]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a1b      	ldr	r3, [r3, #32]
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	019b      	lsls	r3, r3, #6
 80049b2:	431a      	orrs	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b8:	085b      	lsrs	r3, r3, #1
 80049ba:	3b01      	subs	r3, #1
 80049bc:	041b      	lsls	r3, r3, #16
 80049be:	431a      	orrs	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c4:	061b      	lsls	r3, r3, #24
 80049c6:	431a      	orrs	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049cc:	071b      	lsls	r3, r3, #28
 80049ce:	491b      	ldr	r1, [pc, #108]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049d4:	4b19      	ldr	r3, [pc, #100]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a18      	ldr	r2, [pc, #96]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80049da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e0:	f7fd ff7a 	bl	80028d8 <HAL_GetTick>
 80049e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049e6:	e008      	b.n	80049fa <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049e8:	f7fd ff76 	bl	80028d8 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e05f      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049fa:	4b10      	ldr	r3, [pc, #64]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d0f0      	beq.n	80049e8 <HAL_RCC_OscConfig+0x47c>
 8004a06:	e057      	b.n	8004ab8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a08:	4b0c      	ldr	r3, [pc, #48]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a0b      	ldr	r2, [pc, #44]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004a0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a14:	f7fd ff60 	bl	80028d8 <HAL_GetTick>
 8004a18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a1a:	e008      	b.n	8004a2e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a1c:	f7fd ff5c 	bl	80028d8 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d901      	bls.n	8004a2e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e045      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a2e:	4b03      	ldr	r3, [pc, #12]	; (8004a3c <HAL_RCC_OscConfig+0x4d0>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1f0      	bne.n	8004a1c <HAL_RCC_OscConfig+0x4b0>
 8004a3a:	e03d      	b.n	8004ab8 <HAL_RCC_OscConfig+0x54c>
 8004a3c:	40023800 	.word	0x40023800
 8004a40:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004a44:	4b1f      	ldr	r3, [pc, #124]	; (8004ac4 <HAL_RCC_OscConfig+0x558>)
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d030      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d129      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d122      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a74:	4013      	ands	r3, r2
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a7a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d119      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a8a:	085b      	lsrs	r3, r3, #1
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d10f      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d107      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aae:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d001      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e000      	b.n	8004aba <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3718      	adds	r7, #24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	40023800 	.word	0x40023800

08004ac8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d101      	bne.n	8004ae0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e0d0      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ae0:	4b6a      	ldr	r3, [pc, #424]	; (8004c8c <HAL_RCC_ClockConfig+0x1c4>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 030f 	and.w	r3, r3, #15
 8004ae8:	683a      	ldr	r2, [r7, #0]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d910      	bls.n	8004b10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aee:	4b67      	ldr	r3, [pc, #412]	; (8004c8c <HAL_RCC_ClockConfig+0x1c4>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f023 020f 	bic.w	r2, r3, #15
 8004af6:	4965      	ldr	r1, [pc, #404]	; (8004c8c <HAL_RCC_ClockConfig+0x1c4>)
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004afe:	4b63      	ldr	r3, [pc, #396]	; (8004c8c <HAL_RCC_ClockConfig+0x1c4>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 030f 	and.w	r3, r3, #15
 8004b06:	683a      	ldr	r2, [r7, #0]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d001      	beq.n	8004b10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e0b8      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0302 	and.w	r3, r3, #2
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d020      	beq.n	8004b5e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0304 	and.w	r3, r3, #4
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d005      	beq.n	8004b34 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b28:	4b59      	ldr	r3, [pc, #356]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	4a58      	ldr	r2, [pc, #352]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004b2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004b32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0308 	and.w	r3, r3, #8
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d005      	beq.n	8004b4c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b40:	4b53      	ldr	r3, [pc, #332]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	4a52      	ldr	r2, [pc, #328]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004b46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b4c:	4b50      	ldr	r3, [pc, #320]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	494d      	ldr	r1, [pc, #308]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d040      	beq.n	8004bec <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d107      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b72:	4b47      	ldr	r3, [pc, #284]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d115      	bne.n	8004baa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e07f      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d107      	bne.n	8004b9a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b8a:	4b41      	ldr	r3, [pc, #260]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d109      	bne.n	8004baa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e073      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b9a:	4b3d      	ldr	r3, [pc, #244]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0302 	and.w	r3, r3, #2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e06b      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004baa:	4b39      	ldr	r3, [pc, #228]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f023 0203 	bic.w	r2, r3, #3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	4936      	ldr	r1, [pc, #216]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bbc:	f7fd fe8c 	bl	80028d8 <HAL_GetTick>
 8004bc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bc2:	e00a      	b.n	8004bda <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bc4:	f7fd fe88 	bl	80028d8 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e053      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bda:	4b2d      	ldr	r3, [pc, #180]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f003 020c 	and.w	r2, r3, #12
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d1eb      	bne.n	8004bc4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bec:	4b27      	ldr	r3, [pc, #156]	; (8004c8c <HAL_RCC_ClockConfig+0x1c4>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 030f 	and.w	r3, r3, #15
 8004bf4:	683a      	ldr	r2, [r7, #0]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d210      	bcs.n	8004c1c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bfa:	4b24      	ldr	r3, [pc, #144]	; (8004c8c <HAL_RCC_ClockConfig+0x1c4>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f023 020f 	bic.w	r2, r3, #15
 8004c02:	4922      	ldr	r1, [pc, #136]	; (8004c8c <HAL_RCC_ClockConfig+0x1c4>)
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c0a:	4b20      	ldr	r3, [pc, #128]	; (8004c8c <HAL_RCC_ClockConfig+0x1c4>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 030f 	and.w	r3, r3, #15
 8004c12:	683a      	ldr	r2, [r7, #0]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d001      	beq.n	8004c1c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e032      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d008      	beq.n	8004c3a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c28:	4b19      	ldr	r3, [pc, #100]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	4916      	ldr	r1, [pc, #88]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0308 	and.w	r3, r3, #8
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d009      	beq.n	8004c5a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c46:	4b12      	ldr	r3, [pc, #72]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	00db      	lsls	r3, r3, #3
 8004c54:	490e      	ldr	r1, [pc, #56]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c5a:	f000 f821 	bl	8004ca0 <HAL_RCC_GetSysClockFreq>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	4b0b      	ldr	r3, [pc, #44]	; (8004c90 <HAL_RCC_ClockConfig+0x1c8>)
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	091b      	lsrs	r3, r3, #4
 8004c66:	f003 030f 	and.w	r3, r3, #15
 8004c6a:	490a      	ldr	r1, [pc, #40]	; (8004c94 <HAL_RCC_ClockConfig+0x1cc>)
 8004c6c:	5ccb      	ldrb	r3, [r1, r3]
 8004c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c72:	4a09      	ldr	r2, [pc, #36]	; (8004c98 <HAL_RCC_ClockConfig+0x1d0>)
 8004c74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c76:	4b09      	ldr	r3, [pc, #36]	; (8004c9c <HAL_RCC_ClockConfig+0x1d4>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f7fd fde8 	bl	8002850 <HAL_InitTick>

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	40023c00 	.word	0x40023c00
 8004c90:	40023800 	.word	0x40023800
 8004c94:	08006ed4 	.word	0x08006ed4
 8004c98:	20000000 	.word	0x20000000
 8004c9c:	20000004 	.word	0x20000004

08004ca0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ca4:	b090      	sub	sp, #64	; 0x40
 8004ca6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	637b      	str	r3, [r7, #52]	; 0x34
 8004cac:	2300      	movs	r3, #0
 8004cae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cb8:	4b59      	ldr	r3, [pc, #356]	; (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f003 030c 	and.w	r3, r3, #12
 8004cc0:	2b08      	cmp	r3, #8
 8004cc2:	d00d      	beq.n	8004ce0 <HAL_RCC_GetSysClockFreq+0x40>
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	f200 80a1 	bhi.w	8004e0c <HAL_RCC_GetSysClockFreq+0x16c>
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d002      	beq.n	8004cd4 <HAL_RCC_GetSysClockFreq+0x34>
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d003      	beq.n	8004cda <HAL_RCC_GetSysClockFreq+0x3a>
 8004cd2:	e09b      	b.n	8004e0c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004cd4:	4b53      	ldr	r3, [pc, #332]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x184>)
 8004cd6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004cd8:	e09b      	b.n	8004e12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004cda:	4b53      	ldr	r3, [pc, #332]	; (8004e28 <HAL_RCC_GetSysClockFreq+0x188>)
 8004cdc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004cde:	e098      	b.n	8004e12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ce0:	4b4f      	ldr	r3, [pc, #316]	; (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ce8:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004cea:	4b4d      	ldr	r3, [pc, #308]	; (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d028      	beq.n	8004d48 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cf6:	4b4a      	ldr	r3, [pc, #296]	; (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	099b      	lsrs	r3, r3, #6
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	623b      	str	r3, [r7, #32]
 8004d00:	627a      	str	r2, [r7, #36]	; 0x24
 8004d02:	6a3b      	ldr	r3, [r7, #32]
 8004d04:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004d08:	2100      	movs	r1, #0
 8004d0a:	4b47      	ldr	r3, [pc, #284]	; (8004e28 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d0c:	fb03 f201 	mul.w	r2, r3, r1
 8004d10:	2300      	movs	r3, #0
 8004d12:	fb00 f303 	mul.w	r3, r0, r3
 8004d16:	4413      	add	r3, r2
 8004d18:	4a43      	ldr	r2, [pc, #268]	; (8004e28 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d1a:	fba0 1202 	umull	r1, r2, r0, r2
 8004d1e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d20:	460a      	mov	r2, r1
 8004d22:	62ba      	str	r2, [r7, #40]	; 0x28
 8004d24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d26:	4413      	add	r3, r2
 8004d28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	61bb      	str	r3, [r7, #24]
 8004d30:	61fa      	str	r2, [r7, #28]
 8004d32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d36:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004d3a:	f7fb fa85 	bl	8000248 <__aeabi_uldivmod>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	460b      	mov	r3, r1
 8004d42:	4613      	mov	r3, r2
 8004d44:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d46:	e053      	b.n	8004df0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d48:	4b35      	ldr	r3, [pc, #212]	; (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	099b      	lsrs	r3, r3, #6
 8004d4e:	2200      	movs	r2, #0
 8004d50:	613b      	str	r3, [r7, #16]
 8004d52:	617a      	str	r2, [r7, #20]
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004d5a:	f04f 0b00 	mov.w	fp, #0
 8004d5e:	4652      	mov	r2, sl
 8004d60:	465b      	mov	r3, fp
 8004d62:	f04f 0000 	mov.w	r0, #0
 8004d66:	f04f 0100 	mov.w	r1, #0
 8004d6a:	0159      	lsls	r1, r3, #5
 8004d6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d70:	0150      	lsls	r0, r2, #5
 8004d72:	4602      	mov	r2, r0
 8004d74:	460b      	mov	r3, r1
 8004d76:	ebb2 080a 	subs.w	r8, r2, sl
 8004d7a:	eb63 090b 	sbc.w	r9, r3, fp
 8004d7e:	f04f 0200 	mov.w	r2, #0
 8004d82:	f04f 0300 	mov.w	r3, #0
 8004d86:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004d8a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004d8e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004d92:	ebb2 0408 	subs.w	r4, r2, r8
 8004d96:	eb63 0509 	sbc.w	r5, r3, r9
 8004d9a:	f04f 0200 	mov.w	r2, #0
 8004d9e:	f04f 0300 	mov.w	r3, #0
 8004da2:	00eb      	lsls	r3, r5, #3
 8004da4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004da8:	00e2      	lsls	r2, r4, #3
 8004daa:	4614      	mov	r4, r2
 8004dac:	461d      	mov	r5, r3
 8004dae:	eb14 030a 	adds.w	r3, r4, sl
 8004db2:	603b      	str	r3, [r7, #0]
 8004db4:	eb45 030b 	adc.w	r3, r5, fp
 8004db8:	607b      	str	r3, [r7, #4]
 8004dba:	f04f 0200 	mov.w	r2, #0
 8004dbe:	f04f 0300 	mov.w	r3, #0
 8004dc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004dc6:	4629      	mov	r1, r5
 8004dc8:	028b      	lsls	r3, r1, #10
 8004dca:	4621      	mov	r1, r4
 8004dcc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004dd0:	4621      	mov	r1, r4
 8004dd2:	028a      	lsls	r2, r1, #10
 8004dd4:	4610      	mov	r0, r2
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dda:	2200      	movs	r2, #0
 8004ddc:	60bb      	str	r3, [r7, #8]
 8004dde:	60fa      	str	r2, [r7, #12]
 8004de0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004de4:	f7fb fa30 	bl	8000248 <__aeabi_uldivmod>
 8004de8:	4602      	mov	r2, r0
 8004dea:	460b      	mov	r3, r1
 8004dec:	4613      	mov	r3, r2
 8004dee:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004df0:	4b0b      	ldr	r3, [pc, #44]	; (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	0c1b      	lsrs	r3, r3, #16
 8004df6:	f003 0303 	and.w	r3, r3, #3
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	005b      	lsls	r3, r3, #1
 8004dfe:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8004e00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e08:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004e0a:	e002      	b.n	8004e12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e0c:	4b05      	ldr	r3, [pc, #20]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x184>)
 8004e0e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3740      	adds	r7, #64	; 0x40
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e1e:	bf00      	nop
 8004e20:	40023800 	.word	0x40023800
 8004e24:	00f42400 	.word	0x00f42400
 8004e28:	017d7840 	.word	0x017d7840

08004e2c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e30:	4b03      	ldr	r3, [pc, #12]	; (8004e40 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e32:	681b      	ldr	r3, [r3, #0]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	20000000 	.word	0x20000000

08004e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e48:	f7ff fff0 	bl	8004e2c <HAL_RCC_GetHCLKFreq>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	4b05      	ldr	r3, [pc, #20]	; (8004e64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	0a9b      	lsrs	r3, r3, #10
 8004e54:	f003 0307 	and.w	r3, r3, #7
 8004e58:	4903      	ldr	r1, [pc, #12]	; (8004e68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e5a:	5ccb      	ldrb	r3, [r1, r3]
 8004e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	40023800 	.word	0x40023800
 8004e68:	08006ee4 	.word	0x08006ee4

08004e6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e70:	f7ff ffdc 	bl	8004e2c <HAL_RCC_GetHCLKFreq>
 8004e74:	4602      	mov	r2, r0
 8004e76:	4b05      	ldr	r3, [pc, #20]	; (8004e8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	0b5b      	lsrs	r3, r3, #13
 8004e7c:	f003 0307 	and.w	r3, r3, #7
 8004e80:	4903      	ldr	r1, [pc, #12]	; (8004e90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e82:	5ccb      	ldrb	r3, [r1, r3]
 8004e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	40023800 	.word	0x40023800
 8004e90:	08006ee4 	.word	0x08006ee4

08004e94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b088      	sub	sp, #32
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004eac:	2300      	movs	r3, #0
 8004eae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f003 0301 	and.w	r3, r3, #1
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d012      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004ebc:	4b69      	ldr	r3, [pc, #420]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	4a68      	ldr	r2, [pc, #416]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ec2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004ec6:	6093      	str	r3, [r2, #8]
 8004ec8:	4b66      	ldr	r3, [pc, #408]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eca:	689a      	ldr	r2, [r3, #8]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ed0:	4964      	ldr	r1, [pc, #400]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d101      	bne.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d017      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004eee:	4b5d      	ldr	r3, [pc, #372]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ef0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ef4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004efc:	4959      	ldr	r1, [pc, #356]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f0c:	d101      	bne.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d017      	beq.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004f2a:	4b4e      	ldr	r3, [pc, #312]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f30:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f38:	494a      	ldr	r1, [pc, #296]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f48:	d101      	bne.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d101      	bne.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004f56:	2301      	movs	r3, #1
 8004f58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004f66:	2301      	movs	r3, #1
 8004f68:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0320 	and.w	r3, r3, #32
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	f000 808b 	beq.w	800508e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f78:	4b3a      	ldr	r3, [pc, #232]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7c:	4a39      	ldr	r2, [pc, #228]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f82:	6413      	str	r3, [r2, #64]	; 0x40
 8004f84:	4b37      	ldr	r3, [pc, #220]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f8c:	60bb      	str	r3, [r7, #8]
 8004f8e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f90:	4b35      	ldr	r3, [pc, #212]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a34      	ldr	r2, [pc, #208]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f9c:	f7fd fc9c 	bl	80028d8 <HAL_GetTick>
 8004fa0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004fa2:	e008      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fa4:	f7fd fc98 	bl	80028d8 <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	2b64      	cmp	r3, #100	; 0x64
 8004fb0:	d901      	bls.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e38f      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004fb6:	4b2c      	ldr	r3, [pc, #176]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d0f0      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004fc2:	4b28      	ldr	r3, [pc, #160]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d035      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fda:	693a      	ldr	r2, [r7, #16]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d02e      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004fe0:	4b20      	ldr	r3, [pc, #128]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fe8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fea:	4b1e      	ldr	r3, [pc, #120]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fee:	4a1d      	ldr	r2, [pc, #116]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ff0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ff4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ff6:	4b1b      	ldr	r3, [pc, #108]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ffa:	4a1a      	ldr	r2, [pc, #104]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ffc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005000:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005002:	4a18      	ldr	r2, [pc, #96]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005008:	4b16      	ldr	r3, [pc, #88]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800500a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	2b01      	cmp	r3, #1
 8005012:	d114      	bne.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005014:	f7fd fc60 	bl	80028d8 <HAL_GetTick>
 8005018:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800501a:	e00a      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800501c:	f7fd fc5c 	bl	80028d8 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	f241 3288 	movw	r2, #5000	; 0x1388
 800502a:	4293      	cmp	r3, r2
 800502c:	d901      	bls.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e351      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005032:	4b0c      	ldr	r3, [pc, #48]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005036:	f003 0302 	and.w	r3, r3, #2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d0ee      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005042:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005046:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800504a:	d111      	bne.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800504c:	4b05      	ldr	r3, [pc, #20]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005058:	4b04      	ldr	r3, [pc, #16]	; (800506c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800505a:	400b      	ands	r3, r1
 800505c:	4901      	ldr	r1, [pc, #4]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800505e:	4313      	orrs	r3, r2
 8005060:	608b      	str	r3, [r1, #8]
 8005062:	e00b      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005064:	40023800 	.word	0x40023800
 8005068:	40007000 	.word	0x40007000
 800506c:	0ffffcff 	.word	0x0ffffcff
 8005070:	4bac      	ldr	r3, [pc, #688]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	4aab      	ldr	r2, [pc, #684]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005076:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800507a:	6093      	str	r3, [r2, #8]
 800507c:	4ba9      	ldr	r3, [pc, #676]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800507e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005084:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005088:	49a6      	ldr	r1, [pc, #664]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800508a:	4313      	orrs	r3, r2
 800508c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0310 	and.w	r3, r3, #16
 8005096:	2b00      	cmp	r3, #0
 8005098:	d010      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800509a:	4ba2      	ldr	r3, [pc, #648]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800509c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050a0:	4aa0      	ldr	r2, [pc, #640]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050a6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80050aa:	4b9e      	ldr	r3, [pc, #632]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050ac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b4:	499b      	ldr	r1, [pc, #620]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d00a      	beq.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80050c8:	4b96      	ldr	r3, [pc, #600]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050ce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050d6:	4993      	ldr	r1, [pc, #588]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050d8:	4313      	orrs	r3, r2
 80050da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00a      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80050ea:	4b8e      	ldr	r3, [pc, #568]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80050f8:	498a      	ldr	r1, [pc, #552]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00a      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800510c:	4b85      	ldr	r3, [pc, #532]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800510e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005112:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800511a:	4982      	ldr	r1, [pc, #520]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800511c:	4313      	orrs	r3, r2
 800511e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00a      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800512e:	4b7d      	ldr	r3, [pc, #500]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005134:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800513c:	4979      	ldr	r1, [pc, #484]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800513e:	4313      	orrs	r3, r2
 8005140:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800514c:	2b00      	cmp	r3, #0
 800514e:	d00a      	beq.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005150:	4b74      	ldr	r3, [pc, #464]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005156:	f023 0203 	bic.w	r2, r3, #3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800515e:	4971      	ldr	r1, [pc, #452]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005160:	4313      	orrs	r3, r2
 8005162:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00a      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005172:	4b6c      	ldr	r3, [pc, #432]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005178:	f023 020c 	bic.w	r2, r3, #12
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005180:	4968      	ldr	r1, [pc, #416]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005182:	4313      	orrs	r3, r2
 8005184:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00a      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005194:	4b63      	ldr	r3, [pc, #396]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800519a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051a2:	4960      	ldr	r1, [pc, #384]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00a      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80051b6:	4b5b      	ldr	r3, [pc, #364]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051bc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051c4:	4957      	ldr	r1, [pc, #348]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051c6:	4313      	orrs	r3, r2
 80051c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00a      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80051d8:	4b52      	ldr	r3, [pc, #328]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e6:	494f      	ldr	r1, [pc, #316]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051e8:	4313      	orrs	r3, r2
 80051ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00a      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80051fa:	4b4a      	ldr	r3, [pc, #296]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005200:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005208:	4946      	ldr	r1, [pc, #280]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800520a:	4313      	orrs	r3, r2
 800520c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00a      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800521c:	4b41      	ldr	r3, [pc, #260]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800521e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005222:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800522a:	493e      	ldr	r1, [pc, #248]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800522c:	4313      	orrs	r3, r2
 800522e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800523e:	4b39      	ldr	r3, [pc, #228]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005244:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800524c:	4935      	ldr	r1, [pc, #212]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005260:	4b30      	ldr	r3, [pc, #192]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005266:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800526e:	492d      	ldr	r1, [pc, #180]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005270:	4313      	orrs	r3, r2
 8005272:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d011      	beq.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005282:	4b28      	ldr	r3, [pc, #160]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005288:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005290:	4924      	ldr	r1, [pc, #144]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005292:	4313      	orrs	r3, r2
 8005294:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800529c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80052a0:	d101      	bne.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80052a2:	2301      	movs	r3, #1
 80052a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 0308 	and.w	r3, r3, #8
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d001      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80052b2:	2301      	movs	r3, #1
 80052b4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00a      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052c2:	4b18      	ldr	r3, [pc, #96]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052c8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052d0:	4914      	ldr	r1, [pc, #80]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00b      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80052e4:	4b0f      	ldr	r3, [pc, #60]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ea:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052f4:	490b      	ldr	r1, [pc, #44]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00f      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005308:	4b06      	ldr	r3, [pc, #24]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800530a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800530e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005318:	4902      	ldr	r1, [pc, #8]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005320:	e002      	b.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005322:	bf00      	nop
 8005324:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00b      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005334:	4b8a      	ldr	r3, [pc, #552]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005336:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800533a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005344:	4986      	ldr	r1, [pc, #536]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005346:	4313      	orrs	r3, r2
 8005348:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d00b      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005358:	4b81      	ldr	r3, [pc, #516]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800535a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800535e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005368:	497d      	ldr	r1, [pc, #500]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800536a:	4313      	orrs	r3, r2
 800536c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	2b01      	cmp	r3, #1
 8005374:	d006      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800537e:	2b00      	cmp	r3, #0
 8005380:	f000 80d6 	beq.w	8005530 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005384:	4b76      	ldr	r3, [pc, #472]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a75      	ldr	r2, [pc, #468]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800538a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800538e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005390:	f7fd faa2 	bl	80028d8 <HAL_GetTick>
 8005394:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005396:	e008      	b.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005398:	f7fd fa9e 	bl	80028d8 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	2b64      	cmp	r3, #100	; 0x64
 80053a4:	d901      	bls.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e195      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053aa:	4b6d      	ldr	r3, [pc, #436]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1f0      	bne.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d021      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d11d      	bne.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80053ca:	4b65      	ldr	r3, [pc, #404]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053d0:	0c1b      	lsrs	r3, r3, #16
 80053d2:	f003 0303 	and.w	r3, r3, #3
 80053d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80053d8:	4b61      	ldr	r3, [pc, #388]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053de:	0e1b      	lsrs	r3, r3, #24
 80053e0:	f003 030f 	and.w	r3, r3, #15
 80053e4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	019a      	lsls	r2, r3, #6
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	041b      	lsls	r3, r3, #16
 80053f0:	431a      	orrs	r2, r3
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	061b      	lsls	r3, r3, #24
 80053f6:	431a      	orrs	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	071b      	lsls	r3, r3, #28
 80053fe:	4958      	ldr	r1, [pc, #352]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005400:	4313      	orrs	r3, r2
 8005402:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d004      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005416:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800541a:	d00a      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005424:	2b00      	cmp	r3, #0
 8005426:	d02e      	beq.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005430:	d129      	bne.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005432:	4b4b      	ldr	r3, [pc, #300]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005434:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005438:	0c1b      	lsrs	r3, r3, #16
 800543a:	f003 0303 	and.w	r3, r3, #3
 800543e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005440:	4b47      	ldr	r3, [pc, #284]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005442:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005446:	0f1b      	lsrs	r3, r3, #28
 8005448:	f003 0307 	and.w	r3, r3, #7
 800544c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	019a      	lsls	r2, r3, #6
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	041b      	lsls	r3, r3, #16
 8005458:	431a      	orrs	r2, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	061b      	lsls	r3, r3, #24
 8005460:	431a      	orrs	r2, r3
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	071b      	lsls	r3, r3, #28
 8005466:	493e      	ldr	r1, [pc, #248]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005468:	4313      	orrs	r3, r2
 800546a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800546e:	4b3c      	ldr	r3, [pc, #240]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005470:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005474:	f023 021f 	bic.w	r2, r3, #31
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547c:	3b01      	subs	r3, #1
 800547e:	4938      	ldr	r1, [pc, #224]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005480:	4313      	orrs	r3, r2
 8005482:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d01d      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005492:	4b33      	ldr	r3, [pc, #204]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005494:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005498:	0e1b      	lsrs	r3, r3, #24
 800549a:	f003 030f 	and.w	r3, r3, #15
 800549e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80054a0:	4b2f      	ldr	r3, [pc, #188]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054a6:	0f1b      	lsrs	r3, r3, #28
 80054a8:	f003 0307 	and.w	r3, r3, #7
 80054ac:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	019a      	lsls	r2, r3, #6
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	041b      	lsls	r3, r3, #16
 80054ba:	431a      	orrs	r2, r3
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	061b      	lsls	r3, r3, #24
 80054c0:	431a      	orrs	r2, r3
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	071b      	lsls	r3, r3, #28
 80054c6:	4926      	ldr	r1, [pc, #152]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054c8:	4313      	orrs	r3, r2
 80054ca:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d011      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	019a      	lsls	r2, r3, #6
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	041b      	lsls	r3, r3, #16
 80054e6:	431a      	orrs	r2, r3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	061b      	lsls	r3, r3, #24
 80054ee:	431a      	orrs	r2, r3
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	071b      	lsls	r3, r3, #28
 80054f6:	491a      	ldr	r1, [pc, #104]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054f8:	4313      	orrs	r3, r2
 80054fa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80054fe:	4b18      	ldr	r3, [pc, #96]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a17      	ldr	r2, [pc, #92]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005504:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005508:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800550a:	f7fd f9e5 	bl	80028d8 <HAL_GetTick>
 800550e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005510:	e008      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005512:	f7fd f9e1 	bl	80028d8 <HAL_GetTick>
 8005516:	4602      	mov	r2, r0
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	2b64      	cmp	r3, #100	; 0x64
 800551e:	d901      	bls.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e0d8      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005524:	4b0e      	ldr	r3, [pc, #56]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d0f0      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	2b01      	cmp	r3, #1
 8005534:	f040 80ce 	bne.w	80056d4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005538:	4b09      	ldr	r3, [pc, #36]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a08      	ldr	r2, [pc, #32]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800553e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005542:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005544:	f7fd f9c8 	bl	80028d8 <HAL_GetTick>
 8005548:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800554a:	e00b      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800554c:	f7fd f9c4 	bl	80028d8 <HAL_GetTick>
 8005550:	4602      	mov	r2, r0
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	1ad3      	subs	r3, r2, r3
 8005556:	2b64      	cmp	r3, #100	; 0x64
 8005558:	d904      	bls.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800555a:	2303      	movs	r3, #3
 800555c:	e0bb      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800555e:	bf00      	nop
 8005560:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005564:	4b5e      	ldr	r3, [pc, #376]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800556c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005570:	d0ec      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d003      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005582:	2b00      	cmp	r3, #0
 8005584:	d009      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800558e:	2b00      	cmp	r3, #0
 8005590:	d02e      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005596:	2b00      	cmp	r3, #0
 8005598:	d12a      	bne.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800559a:	4b51      	ldr	r3, [pc, #324]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800559c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055a0:	0c1b      	lsrs	r3, r3, #16
 80055a2:	f003 0303 	and.w	r3, r3, #3
 80055a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80055a8:	4b4d      	ldr	r3, [pc, #308]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055ae:	0f1b      	lsrs	r3, r3, #28
 80055b0:	f003 0307 	and.w	r3, r3, #7
 80055b4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	019a      	lsls	r2, r3, #6
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	041b      	lsls	r3, r3, #16
 80055c0:	431a      	orrs	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	061b      	lsls	r3, r3, #24
 80055c8:	431a      	orrs	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	071b      	lsls	r3, r3, #28
 80055ce:	4944      	ldr	r1, [pc, #272]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80055d6:	4b42      	ldr	r3, [pc, #264]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055dc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e4:	3b01      	subs	r3, #1
 80055e6:	021b      	lsls	r3, r3, #8
 80055e8:	493d      	ldr	r1, [pc, #244]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d022      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005600:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005604:	d11d      	bne.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005606:	4b36      	ldr	r3, [pc, #216]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800560c:	0e1b      	lsrs	r3, r3, #24
 800560e:	f003 030f 	and.w	r3, r3, #15
 8005612:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005614:	4b32      	ldr	r3, [pc, #200]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800561a:	0f1b      	lsrs	r3, r3, #28
 800561c:	f003 0307 	and.w	r3, r3, #7
 8005620:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	695b      	ldr	r3, [r3, #20]
 8005626:	019a      	lsls	r2, r3, #6
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a1b      	ldr	r3, [r3, #32]
 800562c:	041b      	lsls	r3, r3, #16
 800562e:	431a      	orrs	r2, r3
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	061b      	lsls	r3, r3, #24
 8005634:	431a      	orrs	r2, r3
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	071b      	lsls	r3, r3, #28
 800563a:	4929      	ldr	r1, [pc, #164]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800563c:	4313      	orrs	r3, r2
 800563e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0308 	and.w	r3, r3, #8
 800564a:	2b00      	cmp	r3, #0
 800564c:	d028      	beq.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800564e:	4b24      	ldr	r3, [pc, #144]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005650:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005654:	0e1b      	lsrs	r3, r3, #24
 8005656:	f003 030f 	and.w	r3, r3, #15
 800565a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800565c:	4b20      	ldr	r3, [pc, #128]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800565e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005662:	0c1b      	lsrs	r3, r3, #16
 8005664:	f003 0303 	and.w	r3, r3, #3
 8005668:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	695b      	ldr	r3, [r3, #20]
 800566e:	019a      	lsls	r2, r3, #6
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	041b      	lsls	r3, r3, #16
 8005674:	431a      	orrs	r2, r3
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	061b      	lsls	r3, r3, #24
 800567a:	431a      	orrs	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	69db      	ldr	r3, [r3, #28]
 8005680:	071b      	lsls	r3, r3, #28
 8005682:	4917      	ldr	r1, [pc, #92]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005684:	4313      	orrs	r3, r2
 8005686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800568a:	4b15      	ldr	r3, [pc, #84]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800568c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005690:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005698:	4911      	ldr	r1, [pc, #68]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800569a:	4313      	orrs	r3, r2
 800569c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80056a0:	4b0f      	ldr	r3, [pc, #60]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a0e      	ldr	r2, [pc, #56]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056ac:	f7fd f914 	bl	80028d8 <HAL_GetTick>
 80056b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80056b2:	e008      	b.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80056b4:	f7fd f910 	bl	80028d8 <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	2b64      	cmp	r3, #100	; 0x64
 80056c0:	d901      	bls.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e007      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80056c6:	4b06      	ldr	r3, [pc, #24]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80056ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056d2:	d1ef      	bne.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3720      	adds	r7, #32
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	40023800 	.word	0x40023800

080056e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d101      	bne.n	80056f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e049      	b.n	800578a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d106      	bne.n	8005710 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f7fc ff9a 	bl	8002644 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2202      	movs	r2, #2
 8005714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	3304      	adds	r3, #4
 8005720:	4619      	mov	r1, r3
 8005722:	4610      	mov	r0, r2
 8005724:	f000 f9f6 	bl	8005b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005788:	2300      	movs	r3, #0
}
 800578a:	4618      	mov	r0, r3
 800578c:	3708      	adds	r7, #8
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
	...

08005794 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d001      	beq.n	80057ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e054      	b.n	8005856 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68da      	ldr	r2, [r3, #12]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f042 0201 	orr.w	r2, r2, #1
 80057c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a26      	ldr	r2, [pc, #152]	; (8005864 <HAL_TIM_Base_Start_IT+0xd0>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d022      	beq.n	8005814 <HAL_TIM_Base_Start_IT+0x80>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057d6:	d01d      	beq.n	8005814 <HAL_TIM_Base_Start_IT+0x80>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a22      	ldr	r2, [pc, #136]	; (8005868 <HAL_TIM_Base_Start_IT+0xd4>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d018      	beq.n	8005814 <HAL_TIM_Base_Start_IT+0x80>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a21      	ldr	r2, [pc, #132]	; (800586c <HAL_TIM_Base_Start_IT+0xd8>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d013      	beq.n	8005814 <HAL_TIM_Base_Start_IT+0x80>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a1f      	ldr	r2, [pc, #124]	; (8005870 <HAL_TIM_Base_Start_IT+0xdc>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d00e      	beq.n	8005814 <HAL_TIM_Base_Start_IT+0x80>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a1e      	ldr	r2, [pc, #120]	; (8005874 <HAL_TIM_Base_Start_IT+0xe0>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d009      	beq.n	8005814 <HAL_TIM_Base_Start_IT+0x80>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a1c      	ldr	r2, [pc, #112]	; (8005878 <HAL_TIM_Base_Start_IT+0xe4>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d004      	beq.n	8005814 <HAL_TIM_Base_Start_IT+0x80>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a1b      	ldr	r2, [pc, #108]	; (800587c <HAL_TIM_Base_Start_IT+0xe8>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d115      	bne.n	8005840 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	689a      	ldr	r2, [r3, #8]
 800581a:	4b19      	ldr	r3, [pc, #100]	; (8005880 <HAL_TIM_Base_Start_IT+0xec>)
 800581c:	4013      	ands	r3, r2
 800581e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2b06      	cmp	r3, #6
 8005824:	d015      	beq.n	8005852 <HAL_TIM_Base_Start_IT+0xbe>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800582c:	d011      	beq.n	8005852 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f042 0201 	orr.w	r2, r2, #1
 800583c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800583e:	e008      	b.n	8005852 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f042 0201 	orr.w	r2, r2, #1
 800584e:	601a      	str	r2, [r3, #0]
 8005850:	e000      	b.n	8005854 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005852:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	40010000 	.word	0x40010000
 8005868:	40000400 	.word	0x40000400
 800586c:	40000800 	.word	0x40000800
 8005870:	40000c00 	.word	0x40000c00
 8005874:	40010400 	.word	0x40010400
 8005878:	40014000 	.word	0x40014000
 800587c:	40001800 	.word	0x40001800
 8005880:	00010007 	.word	0x00010007

08005884 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	f003 0302 	and.w	r3, r3, #2
 8005896:	2b02      	cmp	r3, #2
 8005898:	d122      	bne.n	80058e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	f003 0302 	and.w	r3, r3, #2
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d11b      	bne.n	80058e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f06f 0202 	mvn.w	r2, #2
 80058b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2201      	movs	r2, #1
 80058b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	f003 0303 	and.w	r3, r3, #3
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d003      	beq.n	80058ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f905 	bl	8005ad6 <HAL_TIM_IC_CaptureCallback>
 80058cc:	e005      	b.n	80058da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f8f7 	bl	8005ac2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 f908 	bl	8005aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	f003 0304 	and.w	r3, r3, #4
 80058ea:	2b04      	cmp	r3, #4
 80058ec:	d122      	bne.n	8005934 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f003 0304 	and.w	r3, r3, #4
 80058f8:	2b04      	cmp	r3, #4
 80058fa:	d11b      	bne.n	8005934 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f06f 0204 	mvn.w	r2, #4
 8005904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2202      	movs	r2, #2
 800590a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	699b      	ldr	r3, [r3, #24]
 8005912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005916:	2b00      	cmp	r3, #0
 8005918:	d003      	beq.n	8005922 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f8db 	bl	8005ad6 <HAL_TIM_IC_CaptureCallback>
 8005920:	e005      	b.n	800592e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 f8cd 	bl	8005ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f8de 	bl	8005aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	691b      	ldr	r3, [r3, #16]
 800593a:	f003 0308 	and.w	r3, r3, #8
 800593e:	2b08      	cmp	r3, #8
 8005940:	d122      	bne.n	8005988 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	f003 0308 	and.w	r3, r3, #8
 800594c:	2b08      	cmp	r3, #8
 800594e:	d11b      	bne.n	8005988 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f06f 0208 	mvn.w	r2, #8
 8005958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2204      	movs	r2, #4
 800595e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	69db      	ldr	r3, [r3, #28]
 8005966:	f003 0303 	and.w	r3, r3, #3
 800596a:	2b00      	cmp	r3, #0
 800596c:	d003      	beq.n	8005976 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f8b1 	bl	8005ad6 <HAL_TIM_IC_CaptureCallback>
 8005974:	e005      	b.n	8005982 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f8a3 	bl	8005ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f8b4 	bl	8005aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	f003 0310 	and.w	r3, r3, #16
 8005992:	2b10      	cmp	r3, #16
 8005994:	d122      	bne.n	80059dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	f003 0310 	and.w	r3, r3, #16
 80059a0:	2b10      	cmp	r3, #16
 80059a2:	d11b      	bne.n	80059dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f06f 0210 	mvn.w	r2, #16
 80059ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2208      	movs	r2, #8
 80059b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	69db      	ldr	r3, [r3, #28]
 80059ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d003      	beq.n	80059ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f887 	bl	8005ad6 <HAL_TIM_IC_CaptureCallback>
 80059c8:	e005      	b.n	80059d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 f879 	bl	8005ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f000 f88a 	bl	8005aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	f003 0301 	and.w	r3, r3, #1
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d10e      	bne.n	8005a08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	f003 0301 	and.w	r3, r3, #1
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d107      	bne.n	8005a08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f06f 0201 	mvn.w	r2, #1
 8005a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f7fc fcfe 	bl	8002404 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a12:	2b80      	cmp	r3, #128	; 0x80
 8005a14:	d10e      	bne.n	8005a34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a20:	2b80      	cmp	r3, #128	; 0x80
 8005a22:	d107      	bne.n	8005a34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f9a8 	bl	8005d84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a42:	d10e      	bne.n	8005a62 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a4e:	2b80      	cmp	r3, #128	; 0x80
 8005a50:	d107      	bne.n	8005a62 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005a5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f000 f99b 	bl	8005d98 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	691b      	ldr	r3, [r3, #16]
 8005a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a6c:	2b40      	cmp	r3, #64	; 0x40
 8005a6e:	d10e      	bne.n	8005a8e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a7a:	2b40      	cmp	r3, #64	; 0x40
 8005a7c:	d107      	bne.n	8005a8e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f838 	bl	8005afe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	691b      	ldr	r3, [r3, #16]
 8005a94:	f003 0320 	and.w	r3, r3, #32
 8005a98:	2b20      	cmp	r3, #32
 8005a9a:	d10e      	bne.n	8005aba <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	f003 0320 	and.w	r3, r3, #32
 8005aa6:	2b20      	cmp	r3, #32
 8005aa8:	d107      	bne.n	8005aba <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f06f 0220 	mvn.w	r2, #32
 8005ab2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 f95b 	bl	8005d70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005aba:	bf00      	nop
 8005abc:	3708      	adds	r7, #8
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ac2:	b480      	push	{r7}
 8005ac4:	b083      	sub	sp, #12
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005aca:	bf00      	nop
 8005acc:	370c      	adds	r7, #12
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr

08005ad6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b083      	sub	sp, #12
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ade:	bf00      	nop
 8005ae0:	370c      	adds	r7, #12
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr

08005aea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005aea:	b480      	push	{r7}
 8005aec:	b083      	sub	sp, #12
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005af2:	bf00      	nop
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr

08005afe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005afe:	b480      	push	{r7}
 8005b00:	b083      	sub	sp, #12
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b06:	bf00      	nop
 8005b08:	370c      	adds	r7, #12
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
	...

08005b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b085      	sub	sp, #20
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a40      	ldr	r2, [pc, #256]	; (8005c28 <TIM_Base_SetConfig+0x114>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d013      	beq.n	8005b54 <TIM_Base_SetConfig+0x40>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b32:	d00f      	beq.n	8005b54 <TIM_Base_SetConfig+0x40>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a3d      	ldr	r2, [pc, #244]	; (8005c2c <TIM_Base_SetConfig+0x118>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d00b      	beq.n	8005b54 <TIM_Base_SetConfig+0x40>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a3c      	ldr	r2, [pc, #240]	; (8005c30 <TIM_Base_SetConfig+0x11c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d007      	beq.n	8005b54 <TIM_Base_SetConfig+0x40>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a3b      	ldr	r2, [pc, #236]	; (8005c34 <TIM_Base_SetConfig+0x120>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d003      	beq.n	8005b54 <TIM_Base_SetConfig+0x40>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a3a      	ldr	r2, [pc, #232]	; (8005c38 <TIM_Base_SetConfig+0x124>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d108      	bne.n	8005b66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	68fa      	ldr	r2, [r7, #12]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a2f      	ldr	r2, [pc, #188]	; (8005c28 <TIM_Base_SetConfig+0x114>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d02b      	beq.n	8005bc6 <TIM_Base_SetConfig+0xb2>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b74:	d027      	beq.n	8005bc6 <TIM_Base_SetConfig+0xb2>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a2c      	ldr	r2, [pc, #176]	; (8005c2c <TIM_Base_SetConfig+0x118>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d023      	beq.n	8005bc6 <TIM_Base_SetConfig+0xb2>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a2b      	ldr	r2, [pc, #172]	; (8005c30 <TIM_Base_SetConfig+0x11c>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d01f      	beq.n	8005bc6 <TIM_Base_SetConfig+0xb2>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a2a      	ldr	r2, [pc, #168]	; (8005c34 <TIM_Base_SetConfig+0x120>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d01b      	beq.n	8005bc6 <TIM_Base_SetConfig+0xb2>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a29      	ldr	r2, [pc, #164]	; (8005c38 <TIM_Base_SetConfig+0x124>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d017      	beq.n	8005bc6 <TIM_Base_SetConfig+0xb2>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a28      	ldr	r2, [pc, #160]	; (8005c3c <TIM_Base_SetConfig+0x128>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d013      	beq.n	8005bc6 <TIM_Base_SetConfig+0xb2>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a27      	ldr	r2, [pc, #156]	; (8005c40 <TIM_Base_SetConfig+0x12c>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d00f      	beq.n	8005bc6 <TIM_Base_SetConfig+0xb2>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a26      	ldr	r2, [pc, #152]	; (8005c44 <TIM_Base_SetConfig+0x130>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d00b      	beq.n	8005bc6 <TIM_Base_SetConfig+0xb2>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a25      	ldr	r2, [pc, #148]	; (8005c48 <TIM_Base_SetConfig+0x134>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d007      	beq.n	8005bc6 <TIM_Base_SetConfig+0xb2>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a24      	ldr	r2, [pc, #144]	; (8005c4c <TIM_Base_SetConfig+0x138>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d003      	beq.n	8005bc6 <TIM_Base_SetConfig+0xb2>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a23      	ldr	r2, [pc, #140]	; (8005c50 <TIM_Base_SetConfig+0x13c>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d108      	bne.n	8005bd8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	689a      	ldr	r2, [r3, #8]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a0a      	ldr	r2, [pc, #40]	; (8005c28 <TIM_Base_SetConfig+0x114>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d003      	beq.n	8005c0c <TIM_Base_SetConfig+0xf8>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a0c      	ldr	r2, [pc, #48]	; (8005c38 <TIM_Base_SetConfig+0x124>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d103      	bne.n	8005c14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	691a      	ldr	r2, [r3, #16]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	615a      	str	r2, [r3, #20]
}
 8005c1a:	bf00      	nop
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	40010000 	.word	0x40010000
 8005c2c:	40000400 	.word	0x40000400
 8005c30:	40000800 	.word	0x40000800
 8005c34:	40000c00 	.word	0x40000c00
 8005c38:	40010400 	.word	0x40010400
 8005c3c:	40014000 	.word	0x40014000
 8005c40:	40014400 	.word	0x40014400
 8005c44:	40014800 	.word	0x40014800
 8005c48:	40001800 	.word	0x40001800
 8005c4c:	40001c00 	.word	0x40001c00
 8005c50:	40002000 	.word	0x40002000

08005c54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d101      	bne.n	8005c6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c68:	2302      	movs	r3, #2
 8005c6a:	e06d      	b.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2202      	movs	r2, #2
 8005c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a30      	ldr	r2, [pc, #192]	; (8005d54 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d004      	beq.n	8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a2f      	ldr	r2, [pc, #188]	; (8005d58 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d108      	bne.n	8005cb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005ca6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cb8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a20      	ldr	r2, [pc, #128]	; (8005d54 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d022      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cde:	d01d      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a1d      	ldr	r2, [pc, #116]	; (8005d5c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d018      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a1c      	ldr	r2, [pc, #112]	; (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d013      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a1a      	ldr	r2, [pc, #104]	; (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d00e      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a15      	ldr	r2, [pc, #84]	; (8005d58 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d009      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a16      	ldr	r2, [pc, #88]	; (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d004      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a15      	ldr	r2, [pc, #84]	; (8005d6c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d10c      	bne.n	8005d36 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	68ba      	ldr	r2, [r7, #8]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d46:	2300      	movs	r3, #0
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3714      	adds	r7, #20
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr
 8005d54:	40010000 	.word	0x40010000
 8005d58:	40010400 	.word	0x40010400
 8005d5c:	40000400 	.word	0x40000400
 8005d60:	40000800 	.word	0x40000800
 8005d64:	40000c00 	.word	0x40000c00
 8005d68:	40014000 	.word	0x40014000
 8005d6c:	40001800 	.word	0x40001800

08005d70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e040      	b.n	8005e40 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d106      	bne.n	8005dd4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f7fc fcaa 	bl	8002728 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2224      	movs	r2, #36	; 0x24
 8005dd8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f022 0201 	bic.w	r2, r2, #1
 8005de8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f8c0 	bl	8005f70 <UART_SetConfig>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d101      	bne.n	8005dfa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e022      	b.n	8005e40 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d002      	beq.n	8005e08 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 fb18 	bl	8006438 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	685a      	ldr	r2, [r3, #4]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f042 0201 	orr.w	r2, r2, #1
 8005e36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 fb9f 	bl	800657c <UART_CheckIdleState>
 8005e3e:	4603      	mov	r3, r0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3708      	adds	r7, #8
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b08a      	sub	sp, #40	; 0x28
 8005e4c:	af02      	add	r7, sp, #8
 8005e4e:	60f8      	str	r0, [r7, #12]
 8005e50:	60b9      	str	r1, [r7, #8]
 8005e52:	603b      	str	r3, [r7, #0]
 8005e54:	4613      	mov	r3, r2
 8005e56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e5c:	2b20      	cmp	r3, #32
 8005e5e:	f040 8081 	bne.w	8005f64 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d002      	beq.n	8005e6e <HAL_UART_Transmit+0x26>
 8005e68:	88fb      	ldrh	r3, [r7, #6]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e079      	b.n	8005f66 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d101      	bne.n	8005e80 <HAL_UART_Transmit+0x38>
 8005e7c:	2302      	movs	r3, #2
 8005e7e:	e072      	b.n	8005f66 <HAL_UART_Transmit+0x11e>
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2221      	movs	r2, #33	; 0x21
 8005e94:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e96:	f7fc fd1f 	bl	80028d8 <HAL_GetTick>
 8005e9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	88fa      	ldrh	r2, [r7, #6]
 8005ea0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	88fa      	ldrh	r2, [r7, #6]
 8005ea8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005eb4:	d108      	bne.n	8005ec8 <HAL_UART_Transmit+0x80>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d104      	bne.n	8005ec8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	61bb      	str	r3, [r7, #24]
 8005ec6:	e003      	b.n	8005ed0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005ed8:	e02c      	b.n	8005f34 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	9300      	str	r3, [sp, #0]
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	2180      	movs	r1, #128	; 0x80
 8005ee4:	68f8      	ldr	r0, [r7, #12]
 8005ee6:	f000 fb92 	bl	800660e <UART_WaitOnFlagUntilTimeout>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d001      	beq.n	8005ef4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	e038      	b.n	8005f66 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10b      	bne.n	8005f12 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	881b      	ldrh	r3, [r3, #0]
 8005efe:	461a      	mov	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f08:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	3302      	adds	r3, #2
 8005f0e:	61bb      	str	r3, [r7, #24]
 8005f10:	e007      	b.n	8005f22 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	781a      	ldrb	r2, [r3, #0]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005f1c:	69fb      	ldr	r3, [r7, #28]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	3b01      	subs	r3, #1
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1cc      	bne.n	8005eda <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	9300      	str	r3, [sp, #0]
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	2200      	movs	r2, #0
 8005f48:	2140      	movs	r1, #64	; 0x40
 8005f4a:	68f8      	ldr	r0, [r7, #12]
 8005f4c:	f000 fb5f 	bl	800660e <UART_WaitOnFlagUntilTimeout>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d001      	beq.n	8005f5a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e005      	b.n	8005f66 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2220      	movs	r2, #32
 8005f5e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005f60:	2300      	movs	r3, #0
 8005f62:	e000      	b.n	8005f66 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005f64:	2302      	movs	r3, #2
  }
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3720      	adds	r7, #32
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
	...

08005f70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b088      	sub	sp, #32
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	689a      	ldr	r2, [r3, #8]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	431a      	orrs	r2, r3
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	695b      	ldr	r3, [r3, #20]
 8005f8a:	431a      	orrs	r2, r3
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	69db      	ldr	r3, [r3, #28]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	4ba6      	ldr	r3, [pc, #664]	; (8006234 <UART_SetConfig+0x2c4>)
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	6812      	ldr	r2, [r2, #0]
 8005fa2:	6979      	ldr	r1, [r7, #20]
 8005fa4:	430b      	orrs	r3, r1
 8005fa6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	68da      	ldr	r2, [r3, #12]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	430a      	orrs	r2, r1
 8005fbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	697a      	ldr	r2, [r7, #20]
 8005fde:	430a      	orrs	r2, r1
 8005fe0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a94      	ldr	r2, [pc, #592]	; (8006238 <UART_SetConfig+0x2c8>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d120      	bne.n	800602e <UART_SetConfig+0xbe>
 8005fec:	4b93      	ldr	r3, [pc, #588]	; (800623c <UART_SetConfig+0x2cc>)
 8005fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff2:	f003 0303 	and.w	r3, r3, #3
 8005ff6:	2b03      	cmp	r3, #3
 8005ff8:	d816      	bhi.n	8006028 <UART_SetConfig+0xb8>
 8005ffa:	a201      	add	r2, pc, #4	; (adr r2, 8006000 <UART_SetConfig+0x90>)
 8005ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006000:	08006011 	.word	0x08006011
 8006004:	0800601d 	.word	0x0800601d
 8006008:	08006017 	.word	0x08006017
 800600c:	08006023 	.word	0x08006023
 8006010:	2301      	movs	r3, #1
 8006012:	77fb      	strb	r3, [r7, #31]
 8006014:	e150      	b.n	80062b8 <UART_SetConfig+0x348>
 8006016:	2302      	movs	r3, #2
 8006018:	77fb      	strb	r3, [r7, #31]
 800601a:	e14d      	b.n	80062b8 <UART_SetConfig+0x348>
 800601c:	2304      	movs	r3, #4
 800601e:	77fb      	strb	r3, [r7, #31]
 8006020:	e14a      	b.n	80062b8 <UART_SetConfig+0x348>
 8006022:	2308      	movs	r3, #8
 8006024:	77fb      	strb	r3, [r7, #31]
 8006026:	e147      	b.n	80062b8 <UART_SetConfig+0x348>
 8006028:	2310      	movs	r3, #16
 800602a:	77fb      	strb	r3, [r7, #31]
 800602c:	e144      	b.n	80062b8 <UART_SetConfig+0x348>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a83      	ldr	r2, [pc, #524]	; (8006240 <UART_SetConfig+0x2d0>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d132      	bne.n	800609e <UART_SetConfig+0x12e>
 8006038:	4b80      	ldr	r3, [pc, #512]	; (800623c <UART_SetConfig+0x2cc>)
 800603a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800603e:	f003 030c 	and.w	r3, r3, #12
 8006042:	2b0c      	cmp	r3, #12
 8006044:	d828      	bhi.n	8006098 <UART_SetConfig+0x128>
 8006046:	a201      	add	r2, pc, #4	; (adr r2, 800604c <UART_SetConfig+0xdc>)
 8006048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800604c:	08006081 	.word	0x08006081
 8006050:	08006099 	.word	0x08006099
 8006054:	08006099 	.word	0x08006099
 8006058:	08006099 	.word	0x08006099
 800605c:	0800608d 	.word	0x0800608d
 8006060:	08006099 	.word	0x08006099
 8006064:	08006099 	.word	0x08006099
 8006068:	08006099 	.word	0x08006099
 800606c:	08006087 	.word	0x08006087
 8006070:	08006099 	.word	0x08006099
 8006074:	08006099 	.word	0x08006099
 8006078:	08006099 	.word	0x08006099
 800607c:	08006093 	.word	0x08006093
 8006080:	2300      	movs	r3, #0
 8006082:	77fb      	strb	r3, [r7, #31]
 8006084:	e118      	b.n	80062b8 <UART_SetConfig+0x348>
 8006086:	2302      	movs	r3, #2
 8006088:	77fb      	strb	r3, [r7, #31]
 800608a:	e115      	b.n	80062b8 <UART_SetConfig+0x348>
 800608c:	2304      	movs	r3, #4
 800608e:	77fb      	strb	r3, [r7, #31]
 8006090:	e112      	b.n	80062b8 <UART_SetConfig+0x348>
 8006092:	2308      	movs	r3, #8
 8006094:	77fb      	strb	r3, [r7, #31]
 8006096:	e10f      	b.n	80062b8 <UART_SetConfig+0x348>
 8006098:	2310      	movs	r3, #16
 800609a:	77fb      	strb	r3, [r7, #31]
 800609c:	e10c      	b.n	80062b8 <UART_SetConfig+0x348>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a68      	ldr	r2, [pc, #416]	; (8006244 <UART_SetConfig+0x2d4>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d120      	bne.n	80060ea <UART_SetConfig+0x17a>
 80060a8:	4b64      	ldr	r3, [pc, #400]	; (800623c <UART_SetConfig+0x2cc>)
 80060aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060ae:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80060b2:	2b30      	cmp	r3, #48	; 0x30
 80060b4:	d013      	beq.n	80060de <UART_SetConfig+0x16e>
 80060b6:	2b30      	cmp	r3, #48	; 0x30
 80060b8:	d814      	bhi.n	80060e4 <UART_SetConfig+0x174>
 80060ba:	2b20      	cmp	r3, #32
 80060bc:	d009      	beq.n	80060d2 <UART_SetConfig+0x162>
 80060be:	2b20      	cmp	r3, #32
 80060c0:	d810      	bhi.n	80060e4 <UART_SetConfig+0x174>
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d002      	beq.n	80060cc <UART_SetConfig+0x15c>
 80060c6:	2b10      	cmp	r3, #16
 80060c8:	d006      	beq.n	80060d8 <UART_SetConfig+0x168>
 80060ca:	e00b      	b.n	80060e4 <UART_SetConfig+0x174>
 80060cc:	2300      	movs	r3, #0
 80060ce:	77fb      	strb	r3, [r7, #31]
 80060d0:	e0f2      	b.n	80062b8 <UART_SetConfig+0x348>
 80060d2:	2302      	movs	r3, #2
 80060d4:	77fb      	strb	r3, [r7, #31]
 80060d6:	e0ef      	b.n	80062b8 <UART_SetConfig+0x348>
 80060d8:	2304      	movs	r3, #4
 80060da:	77fb      	strb	r3, [r7, #31]
 80060dc:	e0ec      	b.n	80062b8 <UART_SetConfig+0x348>
 80060de:	2308      	movs	r3, #8
 80060e0:	77fb      	strb	r3, [r7, #31]
 80060e2:	e0e9      	b.n	80062b8 <UART_SetConfig+0x348>
 80060e4:	2310      	movs	r3, #16
 80060e6:	77fb      	strb	r3, [r7, #31]
 80060e8:	e0e6      	b.n	80062b8 <UART_SetConfig+0x348>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a56      	ldr	r2, [pc, #344]	; (8006248 <UART_SetConfig+0x2d8>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d120      	bne.n	8006136 <UART_SetConfig+0x1c6>
 80060f4:	4b51      	ldr	r3, [pc, #324]	; (800623c <UART_SetConfig+0x2cc>)
 80060f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060fa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80060fe:	2bc0      	cmp	r3, #192	; 0xc0
 8006100:	d013      	beq.n	800612a <UART_SetConfig+0x1ba>
 8006102:	2bc0      	cmp	r3, #192	; 0xc0
 8006104:	d814      	bhi.n	8006130 <UART_SetConfig+0x1c0>
 8006106:	2b80      	cmp	r3, #128	; 0x80
 8006108:	d009      	beq.n	800611e <UART_SetConfig+0x1ae>
 800610a:	2b80      	cmp	r3, #128	; 0x80
 800610c:	d810      	bhi.n	8006130 <UART_SetConfig+0x1c0>
 800610e:	2b00      	cmp	r3, #0
 8006110:	d002      	beq.n	8006118 <UART_SetConfig+0x1a8>
 8006112:	2b40      	cmp	r3, #64	; 0x40
 8006114:	d006      	beq.n	8006124 <UART_SetConfig+0x1b4>
 8006116:	e00b      	b.n	8006130 <UART_SetConfig+0x1c0>
 8006118:	2300      	movs	r3, #0
 800611a:	77fb      	strb	r3, [r7, #31]
 800611c:	e0cc      	b.n	80062b8 <UART_SetConfig+0x348>
 800611e:	2302      	movs	r3, #2
 8006120:	77fb      	strb	r3, [r7, #31]
 8006122:	e0c9      	b.n	80062b8 <UART_SetConfig+0x348>
 8006124:	2304      	movs	r3, #4
 8006126:	77fb      	strb	r3, [r7, #31]
 8006128:	e0c6      	b.n	80062b8 <UART_SetConfig+0x348>
 800612a:	2308      	movs	r3, #8
 800612c:	77fb      	strb	r3, [r7, #31]
 800612e:	e0c3      	b.n	80062b8 <UART_SetConfig+0x348>
 8006130:	2310      	movs	r3, #16
 8006132:	77fb      	strb	r3, [r7, #31]
 8006134:	e0c0      	b.n	80062b8 <UART_SetConfig+0x348>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a44      	ldr	r2, [pc, #272]	; (800624c <UART_SetConfig+0x2dc>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d125      	bne.n	800618c <UART_SetConfig+0x21c>
 8006140:	4b3e      	ldr	r3, [pc, #248]	; (800623c <UART_SetConfig+0x2cc>)
 8006142:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800614a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800614e:	d017      	beq.n	8006180 <UART_SetConfig+0x210>
 8006150:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006154:	d817      	bhi.n	8006186 <UART_SetConfig+0x216>
 8006156:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800615a:	d00b      	beq.n	8006174 <UART_SetConfig+0x204>
 800615c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006160:	d811      	bhi.n	8006186 <UART_SetConfig+0x216>
 8006162:	2b00      	cmp	r3, #0
 8006164:	d003      	beq.n	800616e <UART_SetConfig+0x1fe>
 8006166:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800616a:	d006      	beq.n	800617a <UART_SetConfig+0x20a>
 800616c:	e00b      	b.n	8006186 <UART_SetConfig+0x216>
 800616e:	2300      	movs	r3, #0
 8006170:	77fb      	strb	r3, [r7, #31]
 8006172:	e0a1      	b.n	80062b8 <UART_SetConfig+0x348>
 8006174:	2302      	movs	r3, #2
 8006176:	77fb      	strb	r3, [r7, #31]
 8006178:	e09e      	b.n	80062b8 <UART_SetConfig+0x348>
 800617a:	2304      	movs	r3, #4
 800617c:	77fb      	strb	r3, [r7, #31]
 800617e:	e09b      	b.n	80062b8 <UART_SetConfig+0x348>
 8006180:	2308      	movs	r3, #8
 8006182:	77fb      	strb	r3, [r7, #31]
 8006184:	e098      	b.n	80062b8 <UART_SetConfig+0x348>
 8006186:	2310      	movs	r3, #16
 8006188:	77fb      	strb	r3, [r7, #31]
 800618a:	e095      	b.n	80062b8 <UART_SetConfig+0x348>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a2f      	ldr	r2, [pc, #188]	; (8006250 <UART_SetConfig+0x2e0>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d125      	bne.n	80061e2 <UART_SetConfig+0x272>
 8006196:	4b29      	ldr	r3, [pc, #164]	; (800623c <UART_SetConfig+0x2cc>)
 8006198:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800619c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80061a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061a4:	d017      	beq.n	80061d6 <UART_SetConfig+0x266>
 80061a6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061aa:	d817      	bhi.n	80061dc <UART_SetConfig+0x26c>
 80061ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061b0:	d00b      	beq.n	80061ca <UART_SetConfig+0x25a>
 80061b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061b6:	d811      	bhi.n	80061dc <UART_SetConfig+0x26c>
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d003      	beq.n	80061c4 <UART_SetConfig+0x254>
 80061bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061c0:	d006      	beq.n	80061d0 <UART_SetConfig+0x260>
 80061c2:	e00b      	b.n	80061dc <UART_SetConfig+0x26c>
 80061c4:	2301      	movs	r3, #1
 80061c6:	77fb      	strb	r3, [r7, #31]
 80061c8:	e076      	b.n	80062b8 <UART_SetConfig+0x348>
 80061ca:	2302      	movs	r3, #2
 80061cc:	77fb      	strb	r3, [r7, #31]
 80061ce:	e073      	b.n	80062b8 <UART_SetConfig+0x348>
 80061d0:	2304      	movs	r3, #4
 80061d2:	77fb      	strb	r3, [r7, #31]
 80061d4:	e070      	b.n	80062b8 <UART_SetConfig+0x348>
 80061d6:	2308      	movs	r3, #8
 80061d8:	77fb      	strb	r3, [r7, #31]
 80061da:	e06d      	b.n	80062b8 <UART_SetConfig+0x348>
 80061dc:	2310      	movs	r3, #16
 80061de:	77fb      	strb	r3, [r7, #31]
 80061e0:	e06a      	b.n	80062b8 <UART_SetConfig+0x348>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a1b      	ldr	r2, [pc, #108]	; (8006254 <UART_SetConfig+0x2e4>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d138      	bne.n	800625e <UART_SetConfig+0x2ee>
 80061ec:	4b13      	ldr	r3, [pc, #76]	; (800623c <UART_SetConfig+0x2cc>)
 80061ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061f2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80061f6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80061fa:	d017      	beq.n	800622c <UART_SetConfig+0x2bc>
 80061fc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006200:	d82a      	bhi.n	8006258 <UART_SetConfig+0x2e8>
 8006202:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006206:	d00b      	beq.n	8006220 <UART_SetConfig+0x2b0>
 8006208:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800620c:	d824      	bhi.n	8006258 <UART_SetConfig+0x2e8>
 800620e:	2b00      	cmp	r3, #0
 8006210:	d003      	beq.n	800621a <UART_SetConfig+0x2aa>
 8006212:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006216:	d006      	beq.n	8006226 <UART_SetConfig+0x2b6>
 8006218:	e01e      	b.n	8006258 <UART_SetConfig+0x2e8>
 800621a:	2300      	movs	r3, #0
 800621c:	77fb      	strb	r3, [r7, #31]
 800621e:	e04b      	b.n	80062b8 <UART_SetConfig+0x348>
 8006220:	2302      	movs	r3, #2
 8006222:	77fb      	strb	r3, [r7, #31]
 8006224:	e048      	b.n	80062b8 <UART_SetConfig+0x348>
 8006226:	2304      	movs	r3, #4
 8006228:	77fb      	strb	r3, [r7, #31]
 800622a:	e045      	b.n	80062b8 <UART_SetConfig+0x348>
 800622c:	2308      	movs	r3, #8
 800622e:	77fb      	strb	r3, [r7, #31]
 8006230:	e042      	b.n	80062b8 <UART_SetConfig+0x348>
 8006232:	bf00      	nop
 8006234:	efff69f3 	.word	0xefff69f3
 8006238:	40011000 	.word	0x40011000
 800623c:	40023800 	.word	0x40023800
 8006240:	40004400 	.word	0x40004400
 8006244:	40004800 	.word	0x40004800
 8006248:	40004c00 	.word	0x40004c00
 800624c:	40005000 	.word	0x40005000
 8006250:	40011400 	.word	0x40011400
 8006254:	40007800 	.word	0x40007800
 8006258:	2310      	movs	r3, #16
 800625a:	77fb      	strb	r3, [r7, #31]
 800625c:	e02c      	b.n	80062b8 <UART_SetConfig+0x348>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a72      	ldr	r2, [pc, #456]	; (800642c <UART_SetConfig+0x4bc>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d125      	bne.n	80062b4 <UART_SetConfig+0x344>
 8006268:	4b71      	ldr	r3, [pc, #452]	; (8006430 <UART_SetConfig+0x4c0>)
 800626a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800626e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006272:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006276:	d017      	beq.n	80062a8 <UART_SetConfig+0x338>
 8006278:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800627c:	d817      	bhi.n	80062ae <UART_SetConfig+0x33e>
 800627e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006282:	d00b      	beq.n	800629c <UART_SetConfig+0x32c>
 8006284:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006288:	d811      	bhi.n	80062ae <UART_SetConfig+0x33e>
 800628a:	2b00      	cmp	r3, #0
 800628c:	d003      	beq.n	8006296 <UART_SetConfig+0x326>
 800628e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006292:	d006      	beq.n	80062a2 <UART_SetConfig+0x332>
 8006294:	e00b      	b.n	80062ae <UART_SetConfig+0x33e>
 8006296:	2300      	movs	r3, #0
 8006298:	77fb      	strb	r3, [r7, #31]
 800629a:	e00d      	b.n	80062b8 <UART_SetConfig+0x348>
 800629c:	2302      	movs	r3, #2
 800629e:	77fb      	strb	r3, [r7, #31]
 80062a0:	e00a      	b.n	80062b8 <UART_SetConfig+0x348>
 80062a2:	2304      	movs	r3, #4
 80062a4:	77fb      	strb	r3, [r7, #31]
 80062a6:	e007      	b.n	80062b8 <UART_SetConfig+0x348>
 80062a8:	2308      	movs	r3, #8
 80062aa:	77fb      	strb	r3, [r7, #31]
 80062ac:	e004      	b.n	80062b8 <UART_SetConfig+0x348>
 80062ae:	2310      	movs	r3, #16
 80062b0:	77fb      	strb	r3, [r7, #31]
 80062b2:	e001      	b.n	80062b8 <UART_SetConfig+0x348>
 80062b4:	2310      	movs	r3, #16
 80062b6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	69db      	ldr	r3, [r3, #28]
 80062bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062c0:	d15b      	bne.n	800637a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80062c2:	7ffb      	ldrb	r3, [r7, #31]
 80062c4:	2b08      	cmp	r3, #8
 80062c6:	d828      	bhi.n	800631a <UART_SetConfig+0x3aa>
 80062c8:	a201      	add	r2, pc, #4	; (adr r2, 80062d0 <UART_SetConfig+0x360>)
 80062ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ce:	bf00      	nop
 80062d0:	080062f5 	.word	0x080062f5
 80062d4:	080062fd 	.word	0x080062fd
 80062d8:	08006305 	.word	0x08006305
 80062dc:	0800631b 	.word	0x0800631b
 80062e0:	0800630b 	.word	0x0800630b
 80062e4:	0800631b 	.word	0x0800631b
 80062e8:	0800631b 	.word	0x0800631b
 80062ec:	0800631b 	.word	0x0800631b
 80062f0:	08006313 	.word	0x08006313
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062f4:	f7fe fda6 	bl	8004e44 <HAL_RCC_GetPCLK1Freq>
 80062f8:	61b8      	str	r0, [r7, #24]
        break;
 80062fa:	e013      	b.n	8006324 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062fc:	f7fe fdb6 	bl	8004e6c <HAL_RCC_GetPCLK2Freq>
 8006300:	61b8      	str	r0, [r7, #24]
        break;
 8006302:	e00f      	b.n	8006324 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006304:	4b4b      	ldr	r3, [pc, #300]	; (8006434 <UART_SetConfig+0x4c4>)
 8006306:	61bb      	str	r3, [r7, #24]
        break;
 8006308:	e00c      	b.n	8006324 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800630a:	f7fe fcc9 	bl	8004ca0 <HAL_RCC_GetSysClockFreq>
 800630e:	61b8      	str	r0, [r7, #24]
        break;
 8006310:	e008      	b.n	8006324 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006312:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006316:	61bb      	str	r3, [r7, #24]
        break;
 8006318:	e004      	b.n	8006324 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800631a:	2300      	movs	r3, #0
 800631c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	77bb      	strb	r3, [r7, #30]
        break;
 8006322:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006324:	69bb      	ldr	r3, [r7, #24]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d074      	beq.n	8006414 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800632a:	69bb      	ldr	r3, [r7, #24]
 800632c:	005a      	lsls	r2, r3, #1
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	085b      	lsrs	r3, r3, #1
 8006334:	441a      	add	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	fbb2 f3f3 	udiv	r3, r2, r3
 800633e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	2b0f      	cmp	r3, #15
 8006344:	d916      	bls.n	8006374 <UART_SetConfig+0x404>
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800634c:	d212      	bcs.n	8006374 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	b29b      	uxth	r3, r3
 8006352:	f023 030f 	bic.w	r3, r3, #15
 8006356:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	085b      	lsrs	r3, r3, #1
 800635c:	b29b      	uxth	r3, r3
 800635e:	f003 0307 	and.w	r3, r3, #7
 8006362:	b29a      	uxth	r2, r3
 8006364:	89fb      	ldrh	r3, [r7, #14]
 8006366:	4313      	orrs	r3, r2
 8006368:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	89fa      	ldrh	r2, [r7, #14]
 8006370:	60da      	str	r2, [r3, #12]
 8006372:	e04f      	b.n	8006414 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	77bb      	strb	r3, [r7, #30]
 8006378:	e04c      	b.n	8006414 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800637a:	7ffb      	ldrb	r3, [r7, #31]
 800637c:	2b08      	cmp	r3, #8
 800637e:	d828      	bhi.n	80063d2 <UART_SetConfig+0x462>
 8006380:	a201      	add	r2, pc, #4	; (adr r2, 8006388 <UART_SetConfig+0x418>)
 8006382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006386:	bf00      	nop
 8006388:	080063ad 	.word	0x080063ad
 800638c:	080063b5 	.word	0x080063b5
 8006390:	080063bd 	.word	0x080063bd
 8006394:	080063d3 	.word	0x080063d3
 8006398:	080063c3 	.word	0x080063c3
 800639c:	080063d3 	.word	0x080063d3
 80063a0:	080063d3 	.word	0x080063d3
 80063a4:	080063d3 	.word	0x080063d3
 80063a8:	080063cb 	.word	0x080063cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063ac:	f7fe fd4a 	bl	8004e44 <HAL_RCC_GetPCLK1Freq>
 80063b0:	61b8      	str	r0, [r7, #24]
        break;
 80063b2:	e013      	b.n	80063dc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063b4:	f7fe fd5a 	bl	8004e6c <HAL_RCC_GetPCLK2Freq>
 80063b8:	61b8      	str	r0, [r7, #24]
        break;
 80063ba:	e00f      	b.n	80063dc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063bc:	4b1d      	ldr	r3, [pc, #116]	; (8006434 <UART_SetConfig+0x4c4>)
 80063be:	61bb      	str	r3, [r7, #24]
        break;
 80063c0:	e00c      	b.n	80063dc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063c2:	f7fe fc6d 	bl	8004ca0 <HAL_RCC_GetSysClockFreq>
 80063c6:	61b8      	str	r0, [r7, #24]
        break;
 80063c8:	e008      	b.n	80063dc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063ce:	61bb      	str	r3, [r7, #24]
        break;
 80063d0:	e004      	b.n	80063dc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80063d2:	2300      	movs	r3, #0
 80063d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	77bb      	strb	r3, [r7, #30]
        break;
 80063da:	bf00      	nop
    }

    if (pclk != 0U)
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d018      	beq.n	8006414 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	085a      	lsrs	r2, r3, #1
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	441a      	add	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80063f4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	2b0f      	cmp	r3, #15
 80063fa:	d909      	bls.n	8006410 <UART_SetConfig+0x4a0>
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006402:	d205      	bcs.n	8006410 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	b29a      	uxth	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	60da      	str	r2, [r3, #12]
 800640e:	e001      	b.n	8006414 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006420:	7fbb      	ldrb	r3, [r7, #30]
}
 8006422:	4618      	mov	r0, r3
 8006424:	3720      	adds	r7, #32
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	40007c00 	.word	0x40007c00
 8006430:	40023800 	.word	0x40023800
 8006434:	00f42400 	.word	0x00f42400

08006438 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006444:	f003 0301 	and.w	r3, r3, #1
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00a      	beq.n	8006462 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	430a      	orrs	r2, r1
 8006460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006466:	f003 0302 	and.w	r3, r3, #2
 800646a:	2b00      	cmp	r3, #0
 800646c:	d00a      	beq.n	8006484 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	430a      	orrs	r2, r1
 8006482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006488:	f003 0304 	and.w	r3, r3, #4
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00a      	beq.n	80064a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	430a      	orrs	r2, r1
 80064a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064aa:	f003 0308 	and.w	r3, r3, #8
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00a      	beq.n	80064c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	430a      	orrs	r2, r1
 80064c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064cc:	f003 0310 	and.w	r3, r3, #16
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d00a      	beq.n	80064ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	430a      	orrs	r2, r1
 80064e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ee:	f003 0320 	and.w	r3, r3, #32
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00a      	beq.n	800650c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	430a      	orrs	r2, r1
 800650a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006514:	2b00      	cmp	r3, #0
 8006516:	d01a      	beq.n	800654e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	430a      	orrs	r2, r1
 800652c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006532:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006536:	d10a      	bne.n	800654e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	430a      	orrs	r2, r1
 800654c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006556:	2b00      	cmp	r3, #0
 8006558:	d00a      	beq.n	8006570 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	430a      	orrs	r2, r1
 800656e:	605a      	str	r2, [r3, #4]
  }
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b086      	sub	sp, #24
 8006580:	af02      	add	r7, sp, #8
 8006582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800658c:	f7fc f9a4 	bl	80028d8 <HAL_GetTick>
 8006590:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0308 	and.w	r3, r3, #8
 800659c:	2b08      	cmp	r3, #8
 800659e:	d10e      	bne.n	80065be <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80065a4:	9300      	str	r3, [sp, #0]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2200      	movs	r2, #0
 80065aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 f82d 	bl	800660e <UART_WaitOnFlagUntilTimeout>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d001      	beq.n	80065be <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e023      	b.n	8006606 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0304 	and.w	r3, r3, #4
 80065c8:	2b04      	cmp	r3, #4
 80065ca:	d10e      	bne.n	80065ea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80065d0:	9300      	str	r3, [sp, #0]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 f817 	bl	800660e <UART_WaitOnFlagUntilTimeout>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065e6:	2303      	movs	r3, #3
 80065e8:	e00d      	b.n	8006606 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2220      	movs	r2, #32
 80065ee:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2220      	movs	r2, #32
 80065f4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3710      	adds	r7, #16
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b09c      	sub	sp, #112	; 0x70
 8006612:	af00      	add	r7, sp, #0
 8006614:	60f8      	str	r0, [r7, #12]
 8006616:	60b9      	str	r1, [r7, #8]
 8006618:	603b      	str	r3, [r7, #0]
 800661a:	4613      	mov	r3, r2
 800661c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800661e:	e0a5      	b.n	800676c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006620:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006626:	f000 80a1 	beq.w	800676c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800662a:	f7fc f955 	bl	80028d8 <HAL_GetTick>
 800662e:	4602      	mov	r2, r0
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	1ad3      	subs	r3, r2, r3
 8006634:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006636:	429a      	cmp	r2, r3
 8006638:	d302      	bcc.n	8006640 <UART_WaitOnFlagUntilTimeout+0x32>
 800663a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800663c:	2b00      	cmp	r3, #0
 800663e:	d13e      	bne.n	80066be <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006646:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006648:	e853 3f00 	ldrex	r3, [r3]
 800664c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800664e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006650:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006654:	667b      	str	r3, [r7, #100]	; 0x64
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	461a      	mov	r2, r3
 800665c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800665e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006660:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006662:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006664:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006666:	e841 2300 	strex	r3, r2, [r1]
 800666a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800666c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1e6      	bne.n	8006640 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	3308      	adds	r3, #8
 8006678:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800667a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800667c:	e853 3f00 	ldrex	r3, [r3]
 8006680:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006684:	f023 0301 	bic.w	r3, r3, #1
 8006688:	663b      	str	r3, [r7, #96]	; 0x60
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	3308      	adds	r3, #8
 8006690:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006692:	64ba      	str	r2, [r7, #72]	; 0x48
 8006694:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006696:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006698:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800669a:	e841 2300 	strex	r3, r2, [r1]
 800669e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80066a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d1e5      	bne.n	8006672 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2220      	movs	r2, #32
 80066aa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2220      	movs	r2, #32
 80066b0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2200      	movs	r2, #0
 80066b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e067      	b.n	800678e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0304 	and.w	r3, r3, #4
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d04f      	beq.n	800676c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	69db      	ldr	r3, [r3, #28]
 80066d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066da:	d147      	bne.n	800676c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066e4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ee:	e853 3f00 	ldrex	r3, [r3]
 80066f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	461a      	mov	r2, r3
 8006702:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006704:	637b      	str	r3, [r7, #52]	; 0x34
 8006706:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006708:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800670a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800670c:	e841 2300 	strex	r3, r2, [r1]
 8006710:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1e6      	bne.n	80066e6 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	3308      	adds	r3, #8
 800671e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	e853 3f00 	ldrex	r3, [r3]
 8006726:	613b      	str	r3, [r7, #16]
   return(result);
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	f023 0301 	bic.w	r3, r3, #1
 800672e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	3308      	adds	r3, #8
 8006736:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006738:	623a      	str	r2, [r7, #32]
 800673a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673c:	69f9      	ldr	r1, [r7, #28]
 800673e:	6a3a      	ldr	r2, [r7, #32]
 8006740:	e841 2300 	strex	r3, r2, [r1]
 8006744:	61bb      	str	r3, [r7, #24]
   return(result);
 8006746:	69bb      	ldr	r3, [r7, #24]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1e5      	bne.n	8006718 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2220      	movs	r2, #32
 8006750:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2220      	movs	r2, #32
 8006756:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2220      	movs	r2, #32
 800675c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006768:	2303      	movs	r3, #3
 800676a:	e010      	b.n	800678e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	69da      	ldr	r2, [r3, #28]
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	4013      	ands	r3, r2
 8006776:	68ba      	ldr	r2, [r7, #8]
 8006778:	429a      	cmp	r2, r3
 800677a:	bf0c      	ite	eq
 800677c:	2301      	moveq	r3, #1
 800677e:	2300      	movne	r3, #0
 8006780:	b2db      	uxtb	r3, r3
 8006782:	461a      	mov	r2, r3
 8006784:	79fb      	ldrb	r3, [r7, #7]
 8006786:	429a      	cmp	r2, r3
 8006788:	f43f af4a 	beq.w	8006620 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	3770      	adds	r7, #112	; 0x70
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
	...

08006798 <__libc_init_array>:
 8006798:	b570      	push	{r4, r5, r6, lr}
 800679a:	4d0d      	ldr	r5, [pc, #52]	; (80067d0 <__libc_init_array+0x38>)
 800679c:	4c0d      	ldr	r4, [pc, #52]	; (80067d4 <__libc_init_array+0x3c>)
 800679e:	1b64      	subs	r4, r4, r5
 80067a0:	10a4      	asrs	r4, r4, #2
 80067a2:	2600      	movs	r6, #0
 80067a4:	42a6      	cmp	r6, r4
 80067a6:	d109      	bne.n	80067bc <__libc_init_array+0x24>
 80067a8:	4d0b      	ldr	r5, [pc, #44]	; (80067d8 <__libc_init_array+0x40>)
 80067aa:	4c0c      	ldr	r4, [pc, #48]	; (80067dc <__libc_init_array+0x44>)
 80067ac:	f000 f864 	bl	8006878 <_init>
 80067b0:	1b64      	subs	r4, r4, r5
 80067b2:	10a4      	asrs	r4, r4, #2
 80067b4:	2600      	movs	r6, #0
 80067b6:	42a6      	cmp	r6, r4
 80067b8:	d105      	bne.n	80067c6 <__libc_init_array+0x2e>
 80067ba:	bd70      	pop	{r4, r5, r6, pc}
 80067bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80067c0:	4798      	blx	r3
 80067c2:	3601      	adds	r6, #1
 80067c4:	e7ee      	b.n	80067a4 <__libc_init_array+0xc>
 80067c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80067ca:	4798      	blx	r3
 80067cc:	3601      	adds	r6, #1
 80067ce:	e7f2      	b.n	80067b6 <__libc_init_array+0x1e>
 80067d0:	08006f1c 	.word	0x08006f1c
 80067d4:	08006f1c 	.word	0x08006f1c
 80067d8:	08006f1c 	.word	0x08006f1c
 80067dc:	08006f20 	.word	0x08006f20

080067e0 <memset>:
 80067e0:	4402      	add	r2, r0
 80067e2:	4603      	mov	r3, r0
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d100      	bne.n	80067ea <memset+0xa>
 80067e8:	4770      	bx	lr
 80067ea:	f803 1b01 	strb.w	r1, [r3], #1
 80067ee:	e7f9      	b.n	80067e4 <memset+0x4>

080067f0 <__utoa>:
 80067f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067f2:	4c1f      	ldr	r4, [pc, #124]	; (8006870 <__utoa+0x80>)
 80067f4:	b08b      	sub	sp, #44	; 0x2c
 80067f6:	4605      	mov	r5, r0
 80067f8:	460b      	mov	r3, r1
 80067fa:	466e      	mov	r6, sp
 80067fc:	f104 0c20 	add.w	ip, r4, #32
 8006800:	6820      	ldr	r0, [r4, #0]
 8006802:	6861      	ldr	r1, [r4, #4]
 8006804:	4637      	mov	r7, r6
 8006806:	c703      	stmia	r7!, {r0, r1}
 8006808:	3408      	adds	r4, #8
 800680a:	4564      	cmp	r4, ip
 800680c:	463e      	mov	r6, r7
 800680e:	d1f7      	bne.n	8006800 <__utoa+0x10>
 8006810:	7921      	ldrb	r1, [r4, #4]
 8006812:	7139      	strb	r1, [r7, #4]
 8006814:	1e91      	subs	r1, r2, #2
 8006816:	6820      	ldr	r0, [r4, #0]
 8006818:	6038      	str	r0, [r7, #0]
 800681a:	2922      	cmp	r1, #34	; 0x22
 800681c:	f04f 0100 	mov.w	r1, #0
 8006820:	d904      	bls.n	800682c <__utoa+0x3c>
 8006822:	7019      	strb	r1, [r3, #0]
 8006824:	460b      	mov	r3, r1
 8006826:	4618      	mov	r0, r3
 8006828:	b00b      	add	sp, #44	; 0x2c
 800682a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800682c:	1e58      	subs	r0, r3, #1
 800682e:	4684      	mov	ip, r0
 8006830:	fbb5 f7f2 	udiv	r7, r5, r2
 8006834:	fb02 5617 	mls	r6, r2, r7, r5
 8006838:	3628      	adds	r6, #40	; 0x28
 800683a:	446e      	add	r6, sp
 800683c:	460c      	mov	r4, r1
 800683e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8006842:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8006846:	462e      	mov	r6, r5
 8006848:	42b2      	cmp	r2, r6
 800684a:	f101 0101 	add.w	r1, r1, #1
 800684e:	463d      	mov	r5, r7
 8006850:	d9ee      	bls.n	8006830 <__utoa+0x40>
 8006852:	2200      	movs	r2, #0
 8006854:	545a      	strb	r2, [r3, r1]
 8006856:	1919      	adds	r1, r3, r4
 8006858:	1aa5      	subs	r5, r4, r2
 800685a:	42aa      	cmp	r2, r5
 800685c:	dae3      	bge.n	8006826 <__utoa+0x36>
 800685e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006862:	780e      	ldrb	r6, [r1, #0]
 8006864:	7006      	strb	r6, [r0, #0]
 8006866:	3201      	adds	r2, #1
 8006868:	f801 5901 	strb.w	r5, [r1], #-1
 800686c:	e7f4      	b.n	8006858 <__utoa+0x68>
 800686e:	bf00      	nop
 8006870:	08006eec 	.word	0x08006eec

08006874 <utoa>:
 8006874:	f7ff bfbc 	b.w	80067f0 <__utoa>

08006878 <_init>:
 8006878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800687a:	bf00      	nop
 800687c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800687e:	bc08      	pop	{r3}
 8006880:	469e      	mov	lr, r3
 8006882:	4770      	bx	lr

08006884 <_fini>:
 8006884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006886:	bf00      	nop
 8006888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800688a:	bc08      	pop	{r3}
 800688c:	469e      	mov	lr, r3
 800688e:	4770      	bx	lr
