
Uart_Transmitter.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000846  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00000846  000008ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000006cc  00000000  00000000  000008bc  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000085  00000000  00000000  00000f88  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000120  00000000  00000000  00001010  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000b8b  00000000  00000000  00001130  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000459  00000000  00000000  00001cbb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000902  00000000  00000000  00002114  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000014c  00000000  00000000  00002a18  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000262  00000000  00000000  00002b64  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000058c  00000000  00000000  00002dc6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e6 e4       	ldi	r30, 0x46	; 70
  68:	f8 e0       	ldi	r31, 0x08	; 8
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a0 36       	cpi	r26, 0x60	; 96
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a0 e6       	ldi	r26, 0x60	; 96
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a0 36       	cpi	r26, 0x60	; 96
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 37 03 	call	0x66e	; 0x66e <main>
  8a:	0c 94 21 04 	jmp	0x842	; 0x842 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_vset_pindir>:
#define F_CPU 8000000UL
#include <util/delay.h>
#include "std_macros.h"
void DIO_vset_pindir(unsigned char port,unsigned char pin,unsigned char dir)
{
switch(port)
  92:	84 34       	cpi	r24, 0x44	; 68
  94:	09 f4       	brne	.+2      	; 0x98 <DIO_vset_pindir+0x6>
  96:	71 c0       	rjmp	.+226    	; 0x17a <DIO_vset_pindir+0xe8>
  98:	85 34       	cpi	r24, 0x45	; 69
  9a:	48 f4       	brcc	.+18     	; 0xae <DIO_vset_pindir+0x1c>
  9c:	82 34       	cpi	r24, 0x42	; 66
  9e:	99 f1       	breq	.+102    	; 0x106 <DIO_vset_pindir+0x74>
  a0:	83 34       	cpi	r24, 0x43	; 67
  a2:	08 f0       	brcs	.+2      	; 0xa6 <DIO_vset_pindir+0x14>
  a4:	4d c0       	rjmp	.+154    	; 0x140 <DIO_vset_pindir+0xae>
  a6:	81 34       	cpi	r24, 0x41	; 65
  a8:	09 f0       	breq	.+2      	; 0xac <DIO_vset_pindir+0x1a>
  aa:	83 c0       	rjmp	.+262    	; 0x1b2 <DIO_vset_pindir+0x120>
  ac:	0f c0       	rjmp	.+30     	; 0xcc <DIO_vset_pindir+0x3a>
  ae:	82 36       	cpi	r24, 0x62	; 98
  b0:	51 f1       	breq	.+84     	; 0x106 <DIO_vset_pindir+0x74>
  b2:	83 36       	cpi	r24, 0x63	; 99
  b4:	20 f4       	brcc	.+8      	; 0xbe <DIO_vset_pindir+0x2c>
  b6:	81 36       	cpi	r24, 0x61	; 97
  b8:	09 f0       	breq	.+2      	; 0xbc <DIO_vset_pindir+0x2a>
  ba:	7b c0       	rjmp	.+246    	; 0x1b2 <DIO_vset_pindir+0x120>
  bc:	07 c0       	rjmp	.+14     	; 0xcc <DIO_vset_pindir+0x3a>
  be:	83 36       	cpi	r24, 0x63	; 99
  c0:	09 f4       	brne	.+2      	; 0xc4 <DIO_vset_pindir+0x32>
  c2:	3e c0       	rjmp	.+124    	; 0x140 <DIO_vset_pindir+0xae>
  c4:	84 36       	cpi	r24, 0x64	; 100
  c6:	09 f0       	breq	.+2      	; 0xca <DIO_vset_pindir+0x38>
  c8:	74 c0       	rjmp	.+232    	; 0x1b2 <DIO_vset_pindir+0x120>
  ca:	57 c0       	rjmp	.+174    	; 0x17a <DIO_vset_pindir+0xe8>
{
	case 'A':
	case 'a':
	if(dir==1)
  cc:	41 30       	cpi	r20, 0x01	; 1
  ce:	69 f4       	brne	.+26     	; 0xea <DIO_vset_pindir+0x58>
	{
		SET_BIT(DDRA,pin);
  d0:	2a b3       	in	r18, 0x1a	; 26
  d2:	81 e0       	ldi	r24, 0x01	; 1
  d4:	90 e0       	ldi	r25, 0x00	; 0
  d6:	ac 01       	movw	r20, r24
  d8:	02 c0       	rjmp	.+4      	; 0xde <DIO_vset_pindir+0x4c>
  da:	44 0f       	add	r20, r20
  dc:	55 1f       	adc	r21, r21
  de:	6a 95       	dec	r22
  e0:	e2 f7       	brpl	.-8      	; 0xda <DIO_vset_pindir+0x48>
  e2:	ba 01       	movw	r22, r20
  e4:	62 2b       	or	r22, r18
  e6:	6a bb       	out	0x1a, r22	; 26
  e8:	08 95       	ret
	} 
	else
	{
		CLR_BIT(DDRA,pin);
  ea:	2a b3       	in	r18, 0x1a	; 26
  ec:	81 e0       	ldi	r24, 0x01	; 1
  ee:	90 e0       	ldi	r25, 0x00	; 0
  f0:	ac 01       	movw	r20, r24
  f2:	02 c0       	rjmp	.+4      	; 0xf8 <DIO_vset_pindir+0x66>
  f4:	44 0f       	add	r20, r20
  f6:	55 1f       	adc	r21, r21
  f8:	6a 95       	dec	r22
  fa:	e2 f7       	brpl	.-8      	; 0xf4 <DIO_vset_pindir+0x62>
  fc:	ba 01       	movw	r22, r20
  fe:	60 95       	com	r22
 100:	62 23       	and	r22, r18
 102:	6a bb       	out	0x1a, r22	; 26
 104:	08 95       	ret
	}
	break;
	case 'B':
	case 'b':
	if(dir==1)
 106:	41 30       	cpi	r20, 0x01	; 1
 108:	69 f4       	brne	.+26     	; 0x124 <DIO_vset_pindir+0x92>
	{
		SET_BIT(DDRB,pin);
 10a:	27 b3       	in	r18, 0x17	; 23
 10c:	81 e0       	ldi	r24, 0x01	; 1
 10e:	90 e0       	ldi	r25, 0x00	; 0
 110:	ac 01       	movw	r20, r24
 112:	02 c0       	rjmp	.+4      	; 0x118 <DIO_vset_pindir+0x86>
 114:	44 0f       	add	r20, r20
 116:	55 1f       	adc	r21, r21
 118:	6a 95       	dec	r22
 11a:	e2 f7       	brpl	.-8      	; 0x114 <DIO_vset_pindir+0x82>
 11c:	ba 01       	movw	r22, r20
 11e:	62 2b       	or	r22, r18
 120:	67 bb       	out	0x17, r22	; 23
 122:	08 95       	ret
	}
	else
	{
		CLR_BIT(DDRB,pin);
 124:	27 b3       	in	r18, 0x17	; 23
 126:	81 e0       	ldi	r24, 0x01	; 1
 128:	90 e0       	ldi	r25, 0x00	; 0
 12a:	ac 01       	movw	r20, r24
 12c:	02 c0       	rjmp	.+4      	; 0x132 <DIO_vset_pindir+0xa0>
 12e:	44 0f       	add	r20, r20
 130:	55 1f       	adc	r21, r21
 132:	6a 95       	dec	r22
 134:	e2 f7       	brpl	.-8      	; 0x12e <DIO_vset_pindir+0x9c>
 136:	ba 01       	movw	r22, r20
 138:	60 95       	com	r22
 13a:	62 23       	and	r22, r18
 13c:	67 bb       	out	0x17, r22	; 23
 13e:	08 95       	ret
	}
	break;
	case 'C':
	case 'c':
	if(dir==1)
 140:	41 30       	cpi	r20, 0x01	; 1
 142:	69 f4       	brne	.+26     	; 0x15e <DIO_vset_pindir+0xcc>
	{
		SET_BIT(DDRC,pin);
 144:	24 b3       	in	r18, 0x14	; 20
 146:	81 e0       	ldi	r24, 0x01	; 1
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	ac 01       	movw	r20, r24
 14c:	02 c0       	rjmp	.+4      	; 0x152 <DIO_vset_pindir+0xc0>
 14e:	44 0f       	add	r20, r20
 150:	55 1f       	adc	r21, r21
 152:	6a 95       	dec	r22
 154:	e2 f7       	brpl	.-8      	; 0x14e <DIO_vset_pindir+0xbc>
 156:	ba 01       	movw	r22, r20
 158:	62 2b       	or	r22, r18
 15a:	64 bb       	out	0x14, r22	; 20
 15c:	08 95       	ret
	}
	else
	{
		CLR_BIT(DDRC,pin);
 15e:	24 b3       	in	r18, 0x14	; 20
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	ac 01       	movw	r20, r24
 166:	02 c0       	rjmp	.+4      	; 0x16c <DIO_vset_pindir+0xda>
 168:	44 0f       	add	r20, r20
 16a:	55 1f       	adc	r21, r21
 16c:	6a 95       	dec	r22
 16e:	e2 f7       	brpl	.-8      	; 0x168 <DIO_vset_pindir+0xd6>
 170:	ba 01       	movw	r22, r20
 172:	60 95       	com	r22
 174:	62 23       	and	r22, r18
 176:	64 bb       	out	0x14, r22	; 20
 178:	08 95       	ret
	}
	break;
	case 'D':
	case 'd':
	if(dir==1)
 17a:	41 30       	cpi	r20, 0x01	; 1
 17c:	69 f4       	brne	.+26     	; 0x198 <DIO_vset_pindir+0x106>
	{
		SET_BIT(DDRD,pin);
 17e:	21 b3       	in	r18, 0x11	; 17
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	ac 01       	movw	r20, r24
 186:	02 c0       	rjmp	.+4      	; 0x18c <DIO_vset_pindir+0xfa>
 188:	44 0f       	add	r20, r20
 18a:	55 1f       	adc	r21, r21
 18c:	6a 95       	dec	r22
 18e:	e2 f7       	brpl	.-8      	; 0x188 <DIO_vset_pindir+0xf6>
 190:	ba 01       	movw	r22, r20
 192:	62 2b       	or	r22, r18
 194:	61 bb       	out	0x11, r22	; 17
 196:	08 95       	ret
	}
	else
	{
		CLR_BIT(DDRD,pin);
 198:	21 b3       	in	r18, 0x11	; 17
 19a:	81 e0       	ldi	r24, 0x01	; 1
 19c:	90 e0       	ldi	r25, 0x00	; 0
 19e:	ac 01       	movw	r20, r24
 1a0:	02 c0       	rjmp	.+4      	; 0x1a6 <DIO_vset_pindir+0x114>
 1a2:	44 0f       	add	r20, r20
 1a4:	55 1f       	adc	r21, r21
 1a6:	6a 95       	dec	r22
 1a8:	e2 f7       	brpl	.-8      	; 0x1a2 <DIO_vset_pindir+0x110>
 1aa:	ba 01       	movw	r22, r20
 1ac:	60 95       	com	r22
 1ae:	62 23       	and	r22, r18
 1b0:	61 bb       	out	0x11, r22	; 17
 1b2:	08 95       	ret

000001b4 <DIO_vwrite_pin>:
	}
	break;
}}
void DIO_vwrite_pin(unsigned char port,unsigned char pin,unsigned char val)
{
	switch(port)
 1b4:	84 34       	cpi	r24, 0x44	; 68
 1b6:	09 f4       	brne	.+2      	; 0x1ba <DIO_vwrite_pin+0x6>
 1b8:	71 c0       	rjmp	.+226    	; 0x29c <DIO_vwrite_pin+0xe8>
 1ba:	85 34       	cpi	r24, 0x45	; 69
 1bc:	48 f4       	brcc	.+18     	; 0x1d0 <DIO_vwrite_pin+0x1c>
 1be:	82 34       	cpi	r24, 0x42	; 66
 1c0:	99 f1       	breq	.+102    	; 0x228 <DIO_vwrite_pin+0x74>
 1c2:	83 34       	cpi	r24, 0x43	; 67
 1c4:	08 f0       	brcs	.+2      	; 0x1c8 <DIO_vwrite_pin+0x14>
 1c6:	4d c0       	rjmp	.+154    	; 0x262 <DIO_vwrite_pin+0xae>
 1c8:	81 34       	cpi	r24, 0x41	; 65
 1ca:	09 f0       	breq	.+2      	; 0x1ce <DIO_vwrite_pin+0x1a>
 1cc:	83 c0       	rjmp	.+262    	; 0x2d4 <DIO_vwrite_pin+0x120>
 1ce:	0f c0       	rjmp	.+30     	; 0x1ee <DIO_vwrite_pin+0x3a>
 1d0:	82 36       	cpi	r24, 0x62	; 98
 1d2:	51 f1       	breq	.+84     	; 0x228 <DIO_vwrite_pin+0x74>
 1d4:	83 36       	cpi	r24, 0x63	; 99
 1d6:	20 f4       	brcc	.+8      	; 0x1e0 <DIO_vwrite_pin+0x2c>
 1d8:	81 36       	cpi	r24, 0x61	; 97
 1da:	09 f0       	breq	.+2      	; 0x1de <DIO_vwrite_pin+0x2a>
 1dc:	7b c0       	rjmp	.+246    	; 0x2d4 <DIO_vwrite_pin+0x120>
 1de:	07 c0       	rjmp	.+14     	; 0x1ee <DIO_vwrite_pin+0x3a>
 1e0:	83 36       	cpi	r24, 0x63	; 99
 1e2:	09 f4       	brne	.+2      	; 0x1e6 <DIO_vwrite_pin+0x32>
 1e4:	3e c0       	rjmp	.+124    	; 0x262 <DIO_vwrite_pin+0xae>
 1e6:	84 36       	cpi	r24, 0x64	; 100
 1e8:	09 f0       	breq	.+2      	; 0x1ec <DIO_vwrite_pin+0x38>
 1ea:	74 c0       	rjmp	.+232    	; 0x2d4 <DIO_vwrite_pin+0x120>
 1ec:	57 c0       	rjmp	.+174    	; 0x29c <DIO_vwrite_pin+0xe8>
	{
		case 'A':
		case 'a':
		if(val==1)
 1ee:	41 30       	cpi	r20, 0x01	; 1
 1f0:	69 f4       	brne	.+26     	; 0x20c <DIO_vwrite_pin+0x58>
		{
			SET_BIT(PORTA,pin);
 1f2:	2b b3       	in	r18, 0x1b	; 27
 1f4:	81 e0       	ldi	r24, 0x01	; 1
 1f6:	90 e0       	ldi	r25, 0x00	; 0
 1f8:	ac 01       	movw	r20, r24
 1fa:	02 c0       	rjmp	.+4      	; 0x200 <DIO_vwrite_pin+0x4c>
 1fc:	44 0f       	add	r20, r20
 1fe:	55 1f       	adc	r21, r21
 200:	6a 95       	dec	r22
 202:	e2 f7       	brpl	.-8      	; 0x1fc <DIO_vwrite_pin+0x48>
 204:	ba 01       	movw	r22, r20
 206:	62 2b       	or	r22, r18
 208:	6b bb       	out	0x1b, r22	; 27
 20a:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTA,pin);
 20c:	2b b3       	in	r18, 0x1b	; 27
 20e:	81 e0       	ldi	r24, 0x01	; 1
 210:	90 e0       	ldi	r25, 0x00	; 0
 212:	ac 01       	movw	r20, r24
 214:	02 c0       	rjmp	.+4      	; 0x21a <DIO_vwrite_pin+0x66>
 216:	44 0f       	add	r20, r20
 218:	55 1f       	adc	r21, r21
 21a:	6a 95       	dec	r22
 21c:	e2 f7       	brpl	.-8      	; 0x216 <DIO_vwrite_pin+0x62>
 21e:	ba 01       	movw	r22, r20
 220:	60 95       	com	r22
 222:	62 23       	and	r22, r18
 224:	6b bb       	out	0x1b, r22	; 27
 226:	08 95       	ret
		}
		break;
		case 'B':
		case 'b':
		if(val==1)
 228:	41 30       	cpi	r20, 0x01	; 1
 22a:	69 f4       	brne	.+26     	; 0x246 <DIO_vwrite_pin+0x92>
		{
			SET_BIT(PORTB,pin);
 22c:	28 b3       	in	r18, 0x18	; 24
 22e:	81 e0       	ldi	r24, 0x01	; 1
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	ac 01       	movw	r20, r24
 234:	02 c0       	rjmp	.+4      	; 0x23a <DIO_vwrite_pin+0x86>
 236:	44 0f       	add	r20, r20
 238:	55 1f       	adc	r21, r21
 23a:	6a 95       	dec	r22
 23c:	e2 f7       	brpl	.-8      	; 0x236 <DIO_vwrite_pin+0x82>
 23e:	ba 01       	movw	r22, r20
 240:	62 2b       	or	r22, r18
 242:	68 bb       	out	0x18, r22	; 24
 244:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTB,pin);
 246:	28 b3       	in	r18, 0x18	; 24
 248:	81 e0       	ldi	r24, 0x01	; 1
 24a:	90 e0       	ldi	r25, 0x00	; 0
 24c:	ac 01       	movw	r20, r24
 24e:	02 c0       	rjmp	.+4      	; 0x254 <DIO_vwrite_pin+0xa0>
 250:	44 0f       	add	r20, r20
 252:	55 1f       	adc	r21, r21
 254:	6a 95       	dec	r22
 256:	e2 f7       	brpl	.-8      	; 0x250 <DIO_vwrite_pin+0x9c>
 258:	ba 01       	movw	r22, r20
 25a:	60 95       	com	r22
 25c:	62 23       	and	r22, r18
 25e:	68 bb       	out	0x18, r22	; 24
 260:	08 95       	ret
		}
		break;
		case 'C':
		case 'c':
		if(val==1)
 262:	41 30       	cpi	r20, 0x01	; 1
 264:	69 f4       	brne	.+26     	; 0x280 <DIO_vwrite_pin+0xcc>
		{
			SET_BIT(PORTC,pin);
 266:	25 b3       	in	r18, 0x15	; 21
 268:	81 e0       	ldi	r24, 0x01	; 1
 26a:	90 e0       	ldi	r25, 0x00	; 0
 26c:	ac 01       	movw	r20, r24
 26e:	02 c0       	rjmp	.+4      	; 0x274 <DIO_vwrite_pin+0xc0>
 270:	44 0f       	add	r20, r20
 272:	55 1f       	adc	r21, r21
 274:	6a 95       	dec	r22
 276:	e2 f7       	brpl	.-8      	; 0x270 <DIO_vwrite_pin+0xbc>
 278:	ba 01       	movw	r22, r20
 27a:	62 2b       	or	r22, r18
 27c:	65 bb       	out	0x15, r22	; 21
 27e:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTC,pin);
 280:	25 b3       	in	r18, 0x15	; 21
 282:	81 e0       	ldi	r24, 0x01	; 1
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	ac 01       	movw	r20, r24
 288:	02 c0       	rjmp	.+4      	; 0x28e <DIO_vwrite_pin+0xda>
 28a:	44 0f       	add	r20, r20
 28c:	55 1f       	adc	r21, r21
 28e:	6a 95       	dec	r22
 290:	e2 f7       	brpl	.-8      	; 0x28a <DIO_vwrite_pin+0xd6>
 292:	ba 01       	movw	r22, r20
 294:	60 95       	com	r22
 296:	62 23       	and	r22, r18
 298:	65 bb       	out	0x15, r22	; 21
 29a:	08 95       	ret
		}
		break;
		case 'D':
		case 'd':
		if(val==1)
 29c:	41 30       	cpi	r20, 0x01	; 1
 29e:	69 f4       	brne	.+26     	; 0x2ba <DIO_vwrite_pin+0x106>
		{
			SET_BIT(PORTD,pin);
 2a0:	22 b3       	in	r18, 0x12	; 18
 2a2:	81 e0       	ldi	r24, 0x01	; 1
 2a4:	90 e0       	ldi	r25, 0x00	; 0
 2a6:	ac 01       	movw	r20, r24
 2a8:	02 c0       	rjmp	.+4      	; 0x2ae <DIO_vwrite_pin+0xfa>
 2aa:	44 0f       	add	r20, r20
 2ac:	55 1f       	adc	r21, r21
 2ae:	6a 95       	dec	r22
 2b0:	e2 f7       	brpl	.-8      	; 0x2aa <DIO_vwrite_pin+0xf6>
 2b2:	ba 01       	movw	r22, r20
 2b4:	62 2b       	or	r22, r18
 2b6:	62 bb       	out	0x12, r22	; 18
 2b8:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTD,pin);
 2ba:	22 b3       	in	r18, 0x12	; 18
 2bc:	81 e0       	ldi	r24, 0x01	; 1
 2be:	90 e0       	ldi	r25, 0x00	; 0
 2c0:	ac 01       	movw	r20, r24
 2c2:	02 c0       	rjmp	.+4      	; 0x2c8 <DIO_vwrite_pin+0x114>
 2c4:	44 0f       	add	r20, r20
 2c6:	55 1f       	adc	r21, r21
 2c8:	6a 95       	dec	r22
 2ca:	e2 f7       	brpl	.-8      	; 0x2c4 <DIO_vwrite_pin+0x110>
 2cc:	ba 01       	movw	r22, r20
 2ce:	60 95       	com	r22
 2d0:	62 23       	and	r22, r18
 2d2:	62 bb       	out	0x12, r22	; 18
 2d4:	08 95       	ret

000002d6 <DIO_U8read_pin>:
		break;
	}}
unsigned char DIO_U8read_pin(unsigned char port,unsigned char pin)
{
	unsigned char value;
	switch(port)
 2d6:	84 34       	cpi	r24, 0x44	; 68
 2d8:	09 f4       	brne	.+2      	; 0x2dc <DIO_U8read_pin+0x6>
 2da:	51 c0       	rjmp	.+162    	; 0x37e <DIO_U8read_pin+0xa8>
 2dc:	85 34       	cpi	r24, 0x45	; 69
 2de:	40 f4       	brcc	.+16     	; 0x2f0 <DIO_U8read_pin+0x1a>
 2e0:	82 34       	cpi	r24, 0x42	; 66
 2e2:	39 f1       	breq	.+78     	; 0x332 <DIO_U8read_pin+0x5c>
 2e4:	83 34       	cpi	r24, 0x43	; 67
 2e6:	c0 f5       	brcc	.+112    	; 0x358 <DIO_U8read_pin+0x82>
 2e8:	81 34       	cpi	r24, 0x41	; 65
 2ea:	09 f0       	breq	.+2      	; 0x2ee <DIO_U8read_pin+0x18>
 2ec:	5a c0       	rjmp	.+180    	; 0x3a2 <DIO_U8read_pin+0xcc>
 2ee:	0e c0       	rjmp	.+28     	; 0x30c <DIO_U8read_pin+0x36>
 2f0:	82 36       	cpi	r24, 0x62	; 98
 2f2:	f9 f0       	breq	.+62     	; 0x332 <DIO_U8read_pin+0x5c>
 2f4:	83 36       	cpi	r24, 0x63	; 99
 2f6:	20 f4       	brcc	.+8      	; 0x300 <DIO_U8read_pin+0x2a>
 2f8:	81 36       	cpi	r24, 0x61	; 97
 2fa:	09 f0       	breq	.+2      	; 0x2fe <DIO_U8read_pin+0x28>
 2fc:	52 c0       	rjmp	.+164    	; 0x3a2 <DIO_U8read_pin+0xcc>
 2fe:	06 c0       	rjmp	.+12     	; 0x30c <DIO_U8read_pin+0x36>
 300:	83 36       	cpi	r24, 0x63	; 99
 302:	51 f1       	breq	.+84     	; 0x358 <DIO_U8read_pin+0x82>
 304:	84 36       	cpi	r24, 0x64	; 100
 306:	09 f0       	breq	.+2      	; 0x30a <DIO_U8read_pin+0x34>
 308:	4c c0       	rjmp	.+152    	; 0x3a2 <DIO_U8read_pin+0xcc>
 30a:	39 c0       	rjmp	.+114    	; 0x37e <DIO_U8read_pin+0xa8>
	{
		case 'A':
		case 'a':
			value=READ_BIT(PINA,pin);
 30c:	29 b3       	in	r18, 0x19	; 25
 30e:	81 e0       	ldi	r24, 0x01	; 1
 310:	90 e0       	ldi	r25, 0x00	; 0
 312:	06 2e       	mov	r0, r22
 314:	02 c0       	rjmp	.+4      	; 0x31a <DIO_U8read_pin+0x44>
 316:	88 0f       	add	r24, r24
 318:	99 1f       	adc	r25, r25
 31a:	0a 94       	dec	r0
 31c:	e2 f7       	brpl	.-8      	; 0x316 <DIO_U8read_pin+0x40>
 31e:	30 e0       	ldi	r19, 0x00	; 0
 320:	82 23       	and	r24, r18
 322:	93 23       	and	r25, r19
 324:	02 c0       	rjmp	.+4      	; 0x32a <DIO_U8read_pin+0x54>
 326:	95 95       	asr	r25
 328:	87 95       	ror	r24
 32a:	6a 95       	dec	r22
 32c:	e2 f7       	brpl	.-8      	; 0x326 <DIO_U8read_pin+0x50>
 32e:	98 2f       	mov	r25, r24
			break;
 330:	38 c0       	rjmp	.+112    	; 0x3a2 <DIO_U8read_pin+0xcc>
		case 'B':
		case 'b':
			value=READ_BIT(PINB,pin);
 332:	26 b3       	in	r18, 0x16	; 22
 334:	81 e0       	ldi	r24, 0x01	; 1
 336:	90 e0       	ldi	r25, 0x00	; 0
 338:	06 2e       	mov	r0, r22
 33a:	02 c0       	rjmp	.+4      	; 0x340 <DIO_U8read_pin+0x6a>
 33c:	88 0f       	add	r24, r24
 33e:	99 1f       	adc	r25, r25
 340:	0a 94       	dec	r0
 342:	e2 f7       	brpl	.-8      	; 0x33c <DIO_U8read_pin+0x66>
 344:	30 e0       	ldi	r19, 0x00	; 0
 346:	82 23       	and	r24, r18
 348:	93 23       	and	r25, r19
 34a:	02 c0       	rjmp	.+4      	; 0x350 <DIO_U8read_pin+0x7a>
 34c:	95 95       	asr	r25
 34e:	87 95       	ror	r24
 350:	6a 95       	dec	r22
 352:	e2 f7       	brpl	.-8      	; 0x34c <DIO_U8read_pin+0x76>
 354:	98 2f       	mov	r25, r24
			break;
 356:	25 c0       	rjmp	.+74     	; 0x3a2 <DIO_U8read_pin+0xcc>
		case 'C':
		case 'c':
			value=READ_BIT(PINC,pin);
 358:	23 b3       	in	r18, 0x13	; 19
 35a:	81 e0       	ldi	r24, 0x01	; 1
 35c:	90 e0       	ldi	r25, 0x00	; 0
 35e:	06 2e       	mov	r0, r22
 360:	02 c0       	rjmp	.+4      	; 0x366 <DIO_U8read_pin+0x90>
 362:	88 0f       	add	r24, r24
 364:	99 1f       	adc	r25, r25
 366:	0a 94       	dec	r0
 368:	e2 f7       	brpl	.-8      	; 0x362 <DIO_U8read_pin+0x8c>
 36a:	30 e0       	ldi	r19, 0x00	; 0
 36c:	82 23       	and	r24, r18
 36e:	93 23       	and	r25, r19
 370:	02 c0       	rjmp	.+4      	; 0x376 <DIO_U8read_pin+0xa0>
 372:	95 95       	asr	r25
 374:	87 95       	ror	r24
 376:	6a 95       	dec	r22
 378:	e2 f7       	brpl	.-8      	; 0x372 <DIO_U8read_pin+0x9c>
 37a:	98 2f       	mov	r25, r24
			break;
 37c:	12 c0       	rjmp	.+36     	; 0x3a2 <DIO_U8read_pin+0xcc>
		case 'D':
		case 'd':
			value=READ_BIT(PIND,pin);
 37e:	20 b3       	in	r18, 0x10	; 16
 380:	81 e0       	ldi	r24, 0x01	; 1
 382:	90 e0       	ldi	r25, 0x00	; 0
 384:	06 2e       	mov	r0, r22
 386:	02 c0       	rjmp	.+4      	; 0x38c <DIO_U8read_pin+0xb6>
 388:	88 0f       	add	r24, r24
 38a:	99 1f       	adc	r25, r25
 38c:	0a 94       	dec	r0
 38e:	e2 f7       	brpl	.-8      	; 0x388 <DIO_U8read_pin+0xb2>
 390:	30 e0       	ldi	r19, 0x00	; 0
 392:	82 23       	and	r24, r18
 394:	93 23       	and	r25, r19
 396:	02 c0       	rjmp	.+4      	; 0x39c <DIO_U8read_pin+0xc6>
 398:	95 95       	asr	r25
 39a:	87 95       	ror	r24
 39c:	6a 95       	dec	r22
 39e:	e2 f7       	brpl	.-8      	; 0x398 <DIO_U8read_pin+0xc2>
 3a0:	98 2f       	mov	r25, r24
			break;
	}
	return value;
} 
 3a2:	89 2f       	mov	r24, r25
 3a4:	08 95       	ret

000003a6 <DIO_vtoggle>:
void DIO_vtoggle(unsigned char port,unsigned char pin)
{
switch(port)
 3a6:	84 34       	cpi	r24, 0x44	; 68
 3a8:	09 f4       	brne	.+2      	; 0x3ac <DIO_vtoggle+0x6>
 3aa:	3d c0       	rjmp	.+122    	; 0x426 <DIO_vtoggle+0x80>
 3ac:	85 34       	cpi	r24, 0x45	; 69
 3ae:	40 f4       	brcc	.+16     	; 0x3c0 <DIO_vtoggle+0x1a>
 3b0:	82 34       	cpi	r24, 0x42	; 66
 3b2:	f9 f0       	breq	.+62     	; 0x3f2 <DIO_vtoggle+0x4c>
 3b4:	83 34       	cpi	r24, 0x43	; 67
 3b6:	50 f5       	brcc	.+84     	; 0x40c <DIO_vtoggle+0x66>
 3b8:	81 34       	cpi	r24, 0x41	; 65
 3ba:	09 f0       	breq	.+2      	; 0x3be <DIO_vtoggle+0x18>
 3bc:	40 c0       	rjmp	.+128    	; 0x43e <DIO_vtoggle+0x98>
 3be:	0c c0       	rjmp	.+24     	; 0x3d8 <DIO_vtoggle+0x32>
 3c0:	82 36       	cpi	r24, 0x62	; 98
 3c2:	b9 f0       	breq	.+46     	; 0x3f2 <DIO_vtoggle+0x4c>
 3c4:	83 36       	cpi	r24, 0x63	; 99
 3c6:	18 f4       	brcc	.+6      	; 0x3ce <DIO_vtoggle+0x28>
 3c8:	81 36       	cpi	r24, 0x61	; 97
 3ca:	c9 f5       	brne	.+114    	; 0x43e <DIO_vtoggle+0x98>
 3cc:	05 c0       	rjmp	.+10     	; 0x3d8 <DIO_vtoggle+0x32>
 3ce:	83 36       	cpi	r24, 0x63	; 99
 3d0:	e9 f0       	breq	.+58     	; 0x40c <DIO_vtoggle+0x66>
 3d2:	84 36       	cpi	r24, 0x64	; 100
 3d4:	a1 f5       	brne	.+104    	; 0x43e <DIO_vtoggle+0x98>
 3d6:	27 c0       	rjmp	.+78     	; 0x426 <DIO_vtoggle+0x80>
{
	case 'A':
	case 'a':
		TOG_BIT(PORTA,pin);
 3d8:	2b b3       	in	r18, 0x1b	; 27
 3da:	81 e0       	ldi	r24, 0x01	; 1
 3dc:	90 e0       	ldi	r25, 0x00	; 0
 3de:	ac 01       	movw	r20, r24
 3e0:	02 c0       	rjmp	.+4      	; 0x3e6 <DIO_vtoggle+0x40>
 3e2:	44 0f       	add	r20, r20
 3e4:	55 1f       	adc	r21, r21
 3e6:	6a 95       	dec	r22
 3e8:	e2 f7       	brpl	.-8      	; 0x3e2 <DIO_vtoggle+0x3c>
 3ea:	ba 01       	movw	r22, r20
 3ec:	62 27       	eor	r22, r18
 3ee:	6b bb       	out	0x1b, r22	; 27
		break;
 3f0:	08 95       	ret
	case 'B':
	case 'b':
		TOG_BIT(PORTB,pin);
 3f2:	28 b3       	in	r18, 0x18	; 24
 3f4:	81 e0       	ldi	r24, 0x01	; 1
 3f6:	90 e0       	ldi	r25, 0x00	; 0
 3f8:	ac 01       	movw	r20, r24
 3fa:	02 c0       	rjmp	.+4      	; 0x400 <DIO_vtoggle+0x5a>
 3fc:	44 0f       	add	r20, r20
 3fe:	55 1f       	adc	r21, r21
 400:	6a 95       	dec	r22
 402:	e2 f7       	brpl	.-8      	; 0x3fc <DIO_vtoggle+0x56>
 404:	ba 01       	movw	r22, r20
 406:	62 27       	eor	r22, r18
 408:	68 bb       	out	0x18, r22	; 24
		break;
 40a:	08 95       	ret
	case 'C':
	case 'c':
		TOG_BIT(PORTC,pin);
 40c:	25 b3       	in	r18, 0x15	; 21
 40e:	81 e0       	ldi	r24, 0x01	; 1
 410:	90 e0       	ldi	r25, 0x00	; 0
 412:	ac 01       	movw	r20, r24
 414:	02 c0       	rjmp	.+4      	; 0x41a <DIO_vtoggle+0x74>
 416:	44 0f       	add	r20, r20
 418:	55 1f       	adc	r21, r21
 41a:	6a 95       	dec	r22
 41c:	e2 f7       	brpl	.-8      	; 0x416 <DIO_vtoggle+0x70>
 41e:	ba 01       	movw	r22, r20
 420:	62 27       	eor	r22, r18
 422:	65 bb       	out	0x15, r22	; 21
		break;
 424:	08 95       	ret
	case 'D':
	case 'd':
		TOG_BIT(PORTD,pin);
 426:	22 b3       	in	r18, 0x12	; 18
 428:	81 e0       	ldi	r24, 0x01	; 1
 42a:	90 e0       	ldi	r25, 0x00	; 0
 42c:	ac 01       	movw	r20, r24
 42e:	02 c0       	rjmp	.+4      	; 0x434 <DIO_vtoggle+0x8e>
 430:	44 0f       	add	r20, r20
 432:	55 1f       	adc	r21, r21
 434:	6a 95       	dec	r22
 436:	e2 f7       	brpl	.-8      	; 0x430 <DIO_vtoggle+0x8a>
 438:	ba 01       	movw	r22, r20
 43a:	62 27       	eor	r22, r18
 43c:	62 bb       	out	0x12, r22	; 18
 43e:	08 95       	ret

00000440 <DIO_vset_portdir>:
		break;
	}
}
void DIO_vset_portdir(unsigned char port,unsigned char dir)
{
	switch(port)
 440:	84 34       	cpi	r24, 0x44	; 68
 442:	d9 f0       	breq	.+54     	; 0x47a <DIO_vset_portdir+0x3a>
 444:	85 34       	cpi	r24, 0x45	; 69
 446:	38 f4       	brcc	.+14     	; 0x456 <DIO_vset_portdir+0x16>
 448:	82 34       	cpi	r24, 0x42	; 66
 44a:	99 f0       	breq	.+38     	; 0x472 <DIO_vset_portdir+0x32>
 44c:	83 34       	cpi	r24, 0x43	; 67
 44e:	98 f4       	brcc	.+38     	; 0x476 <DIO_vset_portdir+0x36>
 450:	81 34       	cpi	r24, 0x41	; 65
 452:	a1 f4       	brne	.+40     	; 0x47c <DIO_vset_portdir+0x3c>
 454:	0c c0       	rjmp	.+24     	; 0x46e <DIO_vset_portdir+0x2e>
 456:	82 36       	cpi	r24, 0x62	; 98
 458:	61 f0       	breq	.+24     	; 0x472 <DIO_vset_portdir+0x32>
 45a:	83 36       	cpi	r24, 0x63	; 99
 45c:	18 f4       	brcc	.+6      	; 0x464 <DIO_vset_portdir+0x24>
 45e:	81 36       	cpi	r24, 0x61	; 97
 460:	69 f4       	brne	.+26     	; 0x47c <DIO_vset_portdir+0x3c>
 462:	05 c0       	rjmp	.+10     	; 0x46e <DIO_vset_portdir+0x2e>
 464:	83 36       	cpi	r24, 0x63	; 99
 466:	39 f0       	breq	.+14     	; 0x476 <DIO_vset_portdir+0x36>
 468:	84 36       	cpi	r24, 0x64	; 100
 46a:	41 f4       	brne	.+16     	; 0x47c <DIO_vset_portdir+0x3c>
 46c:	06 c0       	rjmp	.+12     	; 0x47a <DIO_vset_portdir+0x3a>
	{
		case 'A':
		case 'a':
		DDRA=dir;
 46e:	6a bb       	out	0x1a, r22	; 26
		break;
 470:	08 95       	ret
		case 'B':
		case 'b':
		DDRB=dir;
 472:	67 bb       	out	0x17, r22	; 23
		break;
 474:	08 95       	ret
		case 'C':
		case 'c':
		DDRC=dir;
 476:	64 bb       	out	0x14, r22	; 20
		break;
 478:	08 95       	ret
		case 'D':
		case 'd':
		DDRD=dir;
 47a:	61 bb       	out	0x11, r22	; 17
 47c:	08 95       	ret

0000047e <DIO_vwrite_port>:
		break;
	}
}
void DIO_vwrite_port(unsigned char port,unsigned char val)
{
	switch(port)
 47e:	84 34       	cpi	r24, 0x44	; 68
 480:	d9 f0       	breq	.+54     	; 0x4b8 <DIO_vwrite_port+0x3a>
 482:	85 34       	cpi	r24, 0x45	; 69
 484:	38 f4       	brcc	.+14     	; 0x494 <DIO_vwrite_port+0x16>
 486:	82 34       	cpi	r24, 0x42	; 66
 488:	99 f0       	breq	.+38     	; 0x4b0 <DIO_vwrite_port+0x32>
 48a:	83 34       	cpi	r24, 0x43	; 67
 48c:	98 f4       	brcc	.+38     	; 0x4b4 <DIO_vwrite_port+0x36>
 48e:	81 34       	cpi	r24, 0x41	; 65
 490:	a1 f4       	brne	.+40     	; 0x4ba <DIO_vwrite_port+0x3c>
 492:	0c c0       	rjmp	.+24     	; 0x4ac <DIO_vwrite_port+0x2e>
 494:	82 36       	cpi	r24, 0x62	; 98
 496:	61 f0       	breq	.+24     	; 0x4b0 <DIO_vwrite_port+0x32>
 498:	83 36       	cpi	r24, 0x63	; 99
 49a:	18 f4       	brcc	.+6      	; 0x4a2 <DIO_vwrite_port+0x24>
 49c:	81 36       	cpi	r24, 0x61	; 97
 49e:	69 f4       	brne	.+26     	; 0x4ba <DIO_vwrite_port+0x3c>
 4a0:	05 c0       	rjmp	.+10     	; 0x4ac <DIO_vwrite_port+0x2e>
 4a2:	83 36       	cpi	r24, 0x63	; 99
 4a4:	39 f0       	breq	.+14     	; 0x4b4 <DIO_vwrite_port+0x36>
 4a6:	84 36       	cpi	r24, 0x64	; 100
 4a8:	41 f4       	brne	.+16     	; 0x4ba <DIO_vwrite_port+0x3c>
 4aa:	06 c0       	rjmp	.+12     	; 0x4b8 <DIO_vwrite_port+0x3a>
	{
		case 'A':
		case 'a':
		PORTA=val;
 4ac:	6b bb       	out	0x1b, r22	; 27
		break;
 4ae:	08 95       	ret
		case 'B':
		case 'b':
		PORTB=val;
 4b0:	68 bb       	out	0x18, r22	; 24
		break;
 4b2:	08 95       	ret
		case 'C':
		case 'c':
		PORTC=val;
 4b4:	65 bb       	out	0x15, r22	; 21
		break;
 4b6:	08 95       	ret
		case 'D':
		case 'd':
		PORTD=val;
 4b8:	62 bb       	out	0x12, r22	; 18
 4ba:	08 95       	ret

000004bc <DIO_U8read_port>:
	}
}
unsigned char DIO_U8read_port(unsigned char port)
{
	int val;
	switch(port)
 4bc:	84 34       	cpi	r24, 0x44	; 68
 4be:	e1 f0       	breq	.+56     	; 0x4f8 <DIO_U8read_port+0x3c>
 4c0:	85 34       	cpi	r24, 0x45	; 69
 4c2:	38 f4       	brcc	.+14     	; 0x4d2 <DIO_U8read_port+0x16>
 4c4:	82 34       	cpi	r24, 0x42	; 66
 4c6:	a1 f0       	breq	.+40     	; 0x4f0 <DIO_U8read_port+0x34>
 4c8:	83 34       	cpi	r24, 0x43	; 67
 4ca:	a0 f4       	brcc	.+40     	; 0x4f4 <DIO_U8read_port+0x38>
 4cc:	81 34       	cpi	r24, 0x41	; 65
 4ce:	a9 f4       	brne	.+42     	; 0x4fa <DIO_U8read_port+0x3e>
 4d0:	0c c0       	rjmp	.+24     	; 0x4ea <DIO_U8read_port+0x2e>
 4d2:	82 36       	cpi	r24, 0x62	; 98
 4d4:	69 f0       	breq	.+26     	; 0x4f0 <DIO_U8read_port+0x34>
 4d6:	83 36       	cpi	r24, 0x63	; 99
 4d8:	18 f4       	brcc	.+6      	; 0x4e0 <DIO_U8read_port+0x24>
 4da:	81 36       	cpi	r24, 0x61	; 97
 4dc:	71 f4       	brne	.+28     	; 0x4fa <DIO_U8read_port+0x3e>
 4de:	05 c0       	rjmp	.+10     	; 0x4ea <DIO_U8read_port+0x2e>
 4e0:	83 36       	cpi	r24, 0x63	; 99
 4e2:	41 f0       	breq	.+16     	; 0x4f4 <DIO_U8read_port+0x38>
 4e4:	84 36       	cpi	r24, 0x64	; 100
 4e6:	49 f4       	brne	.+18     	; 0x4fa <DIO_U8read_port+0x3e>
 4e8:	07 c0       	rjmp	.+14     	; 0x4f8 <DIO_U8read_port+0x3c>
	{
		case 'A':
		case 'a':
		PINA=val;
 4ea:	90 e0       	ldi	r25, 0x00	; 0
 4ec:	99 bb       	out	0x19, r25	; 25
		break;
 4ee:	05 c0       	rjmp	.+10     	; 0x4fa <DIO_U8read_port+0x3e>
		case 'B':
		case 'b':
		val=PINB;
 4f0:	96 b3       	in	r25, 0x16	; 22
		break;
 4f2:	03 c0       	rjmp	.+6      	; 0x4fa <DIO_U8read_port+0x3e>
		case 'C':
		case 'c':
		val=PINC;
 4f4:	93 b3       	in	r25, 0x13	; 19
		break;
 4f6:	01 c0       	rjmp	.+2      	; 0x4fa <DIO_U8read_port+0x3e>
		case 'D':
		case 'd':
		val=PIND;
 4f8:	90 b3       	in	r25, 0x10	; 16
		break;
	}
	return val;
}
 4fa:	89 2f       	mov	r24, r25
 4fc:	08 95       	ret

000004fe <DIO_vtog_port>:
void DIO_vtog_port(unsigned char port)
{
	switch(port)
 4fe:	84 34       	cpi	r24, 0x44	; 68
 500:	09 f1       	breq	.+66     	; 0x544 <DIO_vtog_port+0x46>
 502:	85 34       	cpi	r24, 0x45	; 69
 504:	38 f4       	brcc	.+14     	; 0x514 <DIO_vtog_port+0x16>
 506:	82 34       	cpi	r24, 0x42	; 66
 508:	a9 f0       	breq	.+42     	; 0x534 <DIO_vtog_port+0x36>
 50a:	83 34       	cpi	r24, 0x43	; 67
 50c:	b8 f4       	brcc	.+46     	; 0x53c <DIO_vtog_port+0x3e>
 50e:	81 34       	cpi	r24, 0x41	; 65
 510:	e1 f4       	brne	.+56     	; 0x54a <DIO_vtog_port+0x4c>
 512:	0c c0       	rjmp	.+24     	; 0x52c <DIO_vtog_port+0x2e>
 514:	82 36       	cpi	r24, 0x62	; 98
 516:	71 f0       	breq	.+28     	; 0x534 <DIO_vtog_port+0x36>
 518:	83 36       	cpi	r24, 0x63	; 99
 51a:	18 f4       	brcc	.+6      	; 0x522 <DIO_vtog_port+0x24>
 51c:	81 36       	cpi	r24, 0x61	; 97
 51e:	a9 f4       	brne	.+42     	; 0x54a <DIO_vtog_port+0x4c>
 520:	05 c0       	rjmp	.+10     	; 0x52c <DIO_vtog_port+0x2e>
 522:	83 36       	cpi	r24, 0x63	; 99
 524:	59 f0       	breq	.+22     	; 0x53c <DIO_vtog_port+0x3e>
 526:	84 36       	cpi	r24, 0x64	; 100
 528:	81 f4       	brne	.+32     	; 0x54a <DIO_vtog_port+0x4c>
 52a:	0c c0       	rjmp	.+24     	; 0x544 <DIO_vtog_port+0x46>
	{
		case 'A':
		case 'a':
		PORTA=~PORTA;
 52c:	8b b3       	in	r24, 0x1b	; 27
 52e:	80 95       	com	r24
 530:	8b bb       	out	0x1b, r24	; 27
		break;
 532:	08 95       	ret
		case 'B':
		case 'b':
		PORTB=~PORTB;
 534:	88 b3       	in	r24, 0x18	; 24
 536:	80 95       	com	r24
 538:	88 bb       	out	0x18, r24	; 24
		break;
 53a:	08 95       	ret
		case 'C':
		case 'c':
		PORTC=~PORTC;
 53c:	85 b3       	in	r24, 0x15	; 21
 53e:	80 95       	com	r24
 540:	85 bb       	out	0x15, r24	; 21
		break;
 542:	08 95       	ret
		case 'D':
		case 'd':
		PORTD=~PORTD;
 544:	82 b3       	in	r24, 0x12	; 18
 546:	80 95       	com	r24
 548:	82 bb       	out	0x12, r24	; 18
 54a:	08 95       	ret

0000054c <DIO_vcontrolpullup>:
		break;
	}
}
void DIO_vcontrolpullup(unsigned char port,unsigned char pin,unsigned char enable)
{
	switch(port)
 54c:	84 34       	cpi	r24, 0x44	; 68
 54e:	09 f4       	brne	.+2      	; 0x552 <DIO_vcontrolpullup+0x6>
 550:	71 c0       	rjmp	.+226    	; 0x634 <DIO_vcontrolpullup+0xe8>
 552:	85 34       	cpi	r24, 0x45	; 69
 554:	48 f4       	brcc	.+18     	; 0x568 <DIO_vcontrolpullup+0x1c>
 556:	82 34       	cpi	r24, 0x42	; 66
 558:	99 f1       	breq	.+102    	; 0x5c0 <DIO_vcontrolpullup+0x74>
 55a:	83 34       	cpi	r24, 0x43	; 67
 55c:	08 f0       	brcs	.+2      	; 0x560 <DIO_vcontrolpullup+0x14>
 55e:	4d c0       	rjmp	.+154    	; 0x5fa <DIO_vcontrolpullup+0xae>
 560:	81 34       	cpi	r24, 0x41	; 65
 562:	09 f0       	breq	.+2      	; 0x566 <DIO_vcontrolpullup+0x1a>
 564:	83 c0       	rjmp	.+262    	; 0x66c <DIO_vcontrolpullup+0x120>
 566:	0f c0       	rjmp	.+30     	; 0x586 <DIO_vcontrolpullup+0x3a>
 568:	82 36       	cpi	r24, 0x62	; 98
 56a:	51 f1       	breq	.+84     	; 0x5c0 <DIO_vcontrolpullup+0x74>
 56c:	83 36       	cpi	r24, 0x63	; 99
 56e:	20 f4       	brcc	.+8      	; 0x578 <DIO_vcontrolpullup+0x2c>
 570:	81 36       	cpi	r24, 0x61	; 97
 572:	09 f0       	breq	.+2      	; 0x576 <DIO_vcontrolpullup+0x2a>
 574:	7b c0       	rjmp	.+246    	; 0x66c <DIO_vcontrolpullup+0x120>
 576:	07 c0       	rjmp	.+14     	; 0x586 <DIO_vcontrolpullup+0x3a>
 578:	83 36       	cpi	r24, 0x63	; 99
 57a:	09 f4       	brne	.+2      	; 0x57e <DIO_vcontrolpullup+0x32>
 57c:	3e c0       	rjmp	.+124    	; 0x5fa <DIO_vcontrolpullup+0xae>
 57e:	84 36       	cpi	r24, 0x64	; 100
 580:	09 f0       	breq	.+2      	; 0x584 <DIO_vcontrolpullup+0x38>
 582:	74 c0       	rjmp	.+232    	; 0x66c <DIO_vcontrolpullup+0x120>
 584:	57 c0       	rjmp	.+174    	; 0x634 <DIO_vcontrolpullup+0xe8>
	{
		case 'a':
		case 'A':
		if(enable==1)
 586:	41 30       	cpi	r20, 0x01	; 1
 588:	69 f4       	brne	.+26     	; 0x5a4 <DIO_vcontrolpullup+0x58>
		{
			SET_BIT(PORTA,pin);
 58a:	2b b3       	in	r18, 0x1b	; 27
 58c:	81 e0       	ldi	r24, 0x01	; 1
 58e:	90 e0       	ldi	r25, 0x00	; 0
 590:	ac 01       	movw	r20, r24
 592:	02 c0       	rjmp	.+4      	; 0x598 <DIO_vcontrolpullup+0x4c>
 594:	44 0f       	add	r20, r20
 596:	55 1f       	adc	r21, r21
 598:	6a 95       	dec	r22
 59a:	e2 f7       	brpl	.-8      	; 0x594 <DIO_vcontrolpullup+0x48>
 59c:	ba 01       	movw	r22, r20
 59e:	62 2b       	or	r22, r18
 5a0:	6b bb       	out	0x1b, r22	; 27
 5a2:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTA,pin);
 5a4:	2b b3       	in	r18, 0x1b	; 27
 5a6:	81 e0       	ldi	r24, 0x01	; 1
 5a8:	90 e0       	ldi	r25, 0x00	; 0
 5aa:	ac 01       	movw	r20, r24
 5ac:	02 c0       	rjmp	.+4      	; 0x5b2 <DIO_vcontrolpullup+0x66>
 5ae:	44 0f       	add	r20, r20
 5b0:	55 1f       	adc	r21, r21
 5b2:	6a 95       	dec	r22
 5b4:	e2 f7       	brpl	.-8      	; 0x5ae <DIO_vcontrolpullup+0x62>
 5b6:	ba 01       	movw	r22, r20
 5b8:	60 95       	com	r22
 5ba:	62 23       	and	r22, r18
 5bc:	6b bb       	out	0x1b, r22	; 27
 5be:	08 95       	ret
		}
		break;
		case 'b':
		case 'B':
		if(enable==1)
 5c0:	41 30       	cpi	r20, 0x01	; 1
 5c2:	69 f4       	brne	.+26     	; 0x5de <DIO_vcontrolpullup+0x92>
		{
			SET_BIT(PORTB,pin);
 5c4:	28 b3       	in	r18, 0x18	; 24
 5c6:	81 e0       	ldi	r24, 0x01	; 1
 5c8:	90 e0       	ldi	r25, 0x00	; 0
 5ca:	ac 01       	movw	r20, r24
 5cc:	02 c0       	rjmp	.+4      	; 0x5d2 <DIO_vcontrolpullup+0x86>
 5ce:	44 0f       	add	r20, r20
 5d0:	55 1f       	adc	r21, r21
 5d2:	6a 95       	dec	r22
 5d4:	e2 f7       	brpl	.-8      	; 0x5ce <DIO_vcontrolpullup+0x82>
 5d6:	ba 01       	movw	r22, r20
 5d8:	62 2b       	or	r22, r18
 5da:	68 bb       	out	0x18, r22	; 24
 5dc:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTB,pin);
 5de:	28 b3       	in	r18, 0x18	; 24
 5e0:	81 e0       	ldi	r24, 0x01	; 1
 5e2:	90 e0       	ldi	r25, 0x00	; 0
 5e4:	ac 01       	movw	r20, r24
 5e6:	02 c0       	rjmp	.+4      	; 0x5ec <DIO_vcontrolpullup+0xa0>
 5e8:	44 0f       	add	r20, r20
 5ea:	55 1f       	adc	r21, r21
 5ec:	6a 95       	dec	r22
 5ee:	e2 f7       	brpl	.-8      	; 0x5e8 <DIO_vcontrolpullup+0x9c>
 5f0:	ba 01       	movw	r22, r20
 5f2:	60 95       	com	r22
 5f4:	62 23       	and	r22, r18
 5f6:	68 bb       	out	0x18, r22	; 24
 5f8:	08 95       	ret
		}
		break;
		case 'c':
		case 'C':
		if(enable==1)
 5fa:	41 30       	cpi	r20, 0x01	; 1
 5fc:	69 f4       	brne	.+26     	; 0x618 <DIO_vcontrolpullup+0xcc>
		{
			SET_BIT(PORTC,pin);
 5fe:	25 b3       	in	r18, 0x15	; 21
 600:	81 e0       	ldi	r24, 0x01	; 1
 602:	90 e0       	ldi	r25, 0x00	; 0
 604:	ac 01       	movw	r20, r24
 606:	02 c0       	rjmp	.+4      	; 0x60c <DIO_vcontrolpullup+0xc0>
 608:	44 0f       	add	r20, r20
 60a:	55 1f       	adc	r21, r21
 60c:	6a 95       	dec	r22
 60e:	e2 f7       	brpl	.-8      	; 0x608 <DIO_vcontrolpullup+0xbc>
 610:	ba 01       	movw	r22, r20
 612:	62 2b       	or	r22, r18
 614:	65 bb       	out	0x15, r22	; 21
 616:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTC,pin);
 618:	25 b3       	in	r18, 0x15	; 21
 61a:	81 e0       	ldi	r24, 0x01	; 1
 61c:	90 e0       	ldi	r25, 0x00	; 0
 61e:	ac 01       	movw	r20, r24
 620:	02 c0       	rjmp	.+4      	; 0x626 <DIO_vcontrolpullup+0xda>
 622:	44 0f       	add	r20, r20
 624:	55 1f       	adc	r21, r21
 626:	6a 95       	dec	r22
 628:	e2 f7       	brpl	.-8      	; 0x622 <DIO_vcontrolpullup+0xd6>
 62a:	ba 01       	movw	r22, r20
 62c:	60 95       	com	r22
 62e:	62 23       	and	r22, r18
 630:	65 bb       	out	0x15, r22	; 21
 632:	08 95       	ret
		}
		break;
		case 'd':
		case 'D':
		if(enable==1)
 634:	41 30       	cpi	r20, 0x01	; 1
 636:	69 f4       	brne	.+26     	; 0x652 <DIO_vcontrolpullup+0x106>
		{
			SET_BIT(PORTD,pin);
 638:	22 b3       	in	r18, 0x12	; 18
 63a:	81 e0       	ldi	r24, 0x01	; 1
 63c:	90 e0       	ldi	r25, 0x00	; 0
 63e:	ac 01       	movw	r20, r24
 640:	02 c0       	rjmp	.+4      	; 0x646 <DIO_vcontrolpullup+0xfa>
 642:	44 0f       	add	r20, r20
 644:	55 1f       	adc	r21, r21
 646:	6a 95       	dec	r22
 648:	e2 f7       	brpl	.-8      	; 0x642 <DIO_vcontrolpullup+0xf6>
 64a:	ba 01       	movw	r22, r20
 64c:	62 2b       	or	r22, r18
 64e:	62 bb       	out	0x12, r22	; 18
 650:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTD,pin);
 652:	22 b3       	in	r18, 0x12	; 18
 654:	81 e0       	ldi	r24, 0x01	; 1
 656:	90 e0       	ldi	r25, 0x00	; 0
 658:	ac 01       	movw	r20, r24
 65a:	02 c0       	rjmp	.+4      	; 0x660 <DIO_vcontrolpullup+0x114>
 65c:	44 0f       	add	r20, r20
 65e:	55 1f       	adc	r21, r21
 660:	6a 95       	dec	r22
 662:	e2 f7       	brpl	.-8      	; 0x65c <DIO_vcontrolpullup+0x110>
 664:	ba 01       	movw	r22, r20
 666:	60 95       	com	r22
 668:	62 23       	and	r22, r18
 66a:	62 bb       	out	0x12, r22	; 18
 66c:	08 95       	ret

0000066e <main>:
#include "USART.h"
#define F_CPU 1000000UL
#include <util/delay.h>
int main(void)
{
	UART_vinit(9600);
 66e:	60 e8       	ldi	r22, 0x80	; 128
 670:	75 e2       	ldi	r23, 0x25	; 37
 672:	80 e0       	ldi	r24, 0x00	; 0
 674:	90 e0       	ldi	r25, 0x00	; 0
 676:	0e 94 a0 03 	call	0x740	; 0x740 <UART_vinit>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 67a:	8f e5       	ldi	r24, 0x5F	; 95
 67c:	9a ee       	ldi	r25, 0xEA	; 234
 67e:	a0 e0       	ldi	r26, 0x00	; 0
 680:	81 50       	subi	r24, 0x01	; 1
 682:	90 40       	sbci	r25, 0x00	; 0
 684:	a0 40       	sbci	r26, 0x00	; 0
 686:	e1 f7       	brne	.-8      	; 0x680 <main+0x12>
 688:	00 c0       	rjmp	.+0      	; 0x68a <main+0x1c>
 68a:	00 00       	nop
	_delay_ms(300);
	int distance=0;
    while(1)
    {
        distance = ultra_sonic();
 68c:	0e 94 54 03 	call	0x6a8	; 0x6a8 <ultra_sonic>
		UART_vsendData(distance);
 690:	0e 94 c3 03 	call	0x786	; 0x786 <UART_vsendData>
 694:	8f e3       	ldi	r24, 0x3F	; 63
 696:	9d e0       	ldi	r25, 0x0D	; 13
 698:	a3 e0       	ldi	r26, 0x03	; 3
 69a:	81 50       	subi	r24, 0x01	; 1
 69c:	90 40       	sbci	r25, 0x00	; 0
 69e:	a0 40       	sbci	r26, 0x00	; 0
 6a0:	e1 f7       	brne	.-8      	; 0x69a <main+0x2c>
 6a2:	00 c0       	rjmp	.+0      	; 0x6a4 <main+0x36>
 6a4:	00 00       	nop
 6a6:	f2 cf       	rjmp	.-28     	; 0x68c <main+0x1e>

000006a8 <ultra_sonic>:
#define F_CPU 1000000UL
#include <util/delay.h>
int ultra_sonic()
{
	unsigned short a,b,high,distance;
	DIO_vset_pindir('d',7,1);
 6a8:	84 e6       	ldi	r24, 0x64	; 100
 6aa:	90 e0       	ldi	r25, 0x00	; 0
 6ac:	67 e0       	ldi	r22, 0x07	; 7
 6ae:	70 e0       	ldi	r23, 0x00	; 0
 6b0:	41 e0       	ldi	r20, 0x01	; 1
 6b2:	50 e0       	ldi	r21, 0x00	; 0
 6b4:	0e 94 49 00 	call	0x92	; 0x92 <DIO_vset_pindir>

    TCCR1A=0;  //To work in Normal Mode 
 6b8:	1f bc       	out	0x2f, r1	; 47
	TIFR=(1<<ICF1); //Clearing the flag bit by writing logic one on it
 6ba:	80 e2       	ldi	r24, 0x20	; 32
 6bc:	88 bf       	out	0x38, r24	; 56
	DIO_vwrite_pin('d',7,1);
 6be:	84 e6       	ldi	r24, 0x64	; 100
 6c0:	90 e0       	ldi	r25, 0x00	; 0
 6c2:	67 e0       	ldi	r22, 0x07	; 7
 6c4:	70 e0       	ldi	r23, 0x00	; 0
 6c6:	41 e0       	ldi	r20, 0x01	; 1
 6c8:	50 e0       	ldi	r21, 0x00	; 0
 6ca:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite_pin>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 6ce:	80 e1       	ldi	r24, 0x10	; 16
 6d0:	8a 95       	dec	r24
 6d2:	f1 f7       	brne	.-4      	; 0x6d0 <ultra_sonic+0x28>
 6d4:	00 c0       	rjmp	.+0      	; 0x6d6 <ultra_sonic+0x2e>
	_delay_us(50);
	DIO_vwrite_pin('d',7,0);
 6d6:	84 e6       	ldi	r24, 0x64	; 100
 6d8:	90 e0       	ldi	r25, 0x00	; 0
 6da:	67 e0       	ldi	r22, 0x07	; 7
 6dc:	70 e0       	ldi	r23, 0x00	; 0
 6de:	40 e0       	ldi	r20, 0x00	; 0
 6e0:	50 e0       	ldi	r21, 0x00	; 0
 6e2:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite_pin>
		
	TCCR1B=0xc1; // c-> we activate noise cancellation and detection of raising edge ... 1-> for prescaler 1 
 6e6:	81 ec       	ldi	r24, 0xC1	; 193
 6e8:	8e bd       	out	0x2e, r24	; 46
	while((TIFR&(1<<ICF1))==0); //polling until reach raising edge
 6ea:	08 b6       	in	r0, 0x38	; 56
 6ec:	05 fe       	sbrs	r0, 5
 6ee:	fd cf       	rjmp	.-6      	; 0x6ea <ultra_sonic+0x42>
	a=ICR1; //For first raising edge
 6f0:	86 b5       	in	r24, 0x26	; 38
 6f2:	97 b5       	in	r25, 0x27	; 39
		
	TIFR=(1<<ICF1); //Clearing the flag bit by writing logic one on it
 6f4:	20 e2       	ldi	r18, 0x20	; 32
 6f6:	28 bf       	out	0x38, r18	; 56
	TCCR1B=0x81; // 8-> we activate noise cancellation and detection of falling edge ... 1-> for prescaler 1 
 6f8:	21 e8       	ldi	r18, 0x81	; 129
 6fa:	2e bd       	out	0x2e, r18	; 46
	while((TIFR&(1<<ICF1))==0);
 6fc:	08 b6       	in	r0, 0x38	; 56
 6fe:	05 fe       	sbrs	r0, 5
 700:	fd cf       	rjmp	.-6      	; 0x6fc <ultra_sonic+0x54>
	b=ICR1; // for first falling edge
 702:	66 b5       	in	r22, 0x26	; 38
 704:	77 b5       	in	r23, 0x27	; 39
		
	TIFR=(1<<ICF1);
 706:	20 e2       	ldi	r18, 0x20	; 32
 708:	28 bf       	out	0x38, r18	; 56
	TCNT1=0;
 70a:	1d bc       	out	0x2d, r1	; 45
 70c:	1c bc       	out	0x2c, r1	; 44
	TCCR1B=0;
 70e:	1e bc       	out	0x2e, r1	; 46
	high=b-a; //We now having ON time
 710:	68 1b       	sub	r22, r24
 712:	79 0b       	sbc	r23, r25
	distance=((high*34600)/(2*F_CPU));
 714:	80 e0       	ldi	r24, 0x00	; 0
 716:	90 e0       	ldi	r25, 0x00	; 0
 718:	28 e2       	ldi	r18, 0x28	; 40
 71a:	37 e8       	ldi	r19, 0x87	; 135
 71c:	40 e0       	ldi	r20, 0x00	; 0
 71e:	50 e0       	ldi	r21, 0x00	; 0
 720:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <__mulsi3>
 724:	20 e8       	ldi	r18, 0x80	; 128
 726:	34 e8       	ldi	r19, 0x84	; 132
 728:	4e e1       	ldi	r20, 0x1E	; 30
 72a:	50 e0       	ldi	r21, 0x00	; 0
 72c:	0e 94 ff 03 	call	0x7fe	; 0x7fe <__udivmodsi4>
	if(distance>=80)
 730:	20 35       	cpi	r18, 0x50	; 80
 732:	31 05       	cpc	r19, r1
 734:	10 f4       	brcc	.+4      	; 0x73a <ultra_sonic+0x92>
	{
		return 0;
	}
	else
	{
		return distance;
 736:	c9 01       	movw	r24, r18
 738:	08 95       	ret
	TCCR1B=0;
	high=b-a; //We now having ON time
	distance=((high*34600)/(2*F_CPU));
	if(distance>=80)
	{
		return 0;
 73a:	80 e0       	ldi	r24, 0x00	; 0
 73c:	90 e0       	ldi	r25, 0x00	; 0
	else
	{
		return distance;
	}
								
 73e:	08 95       	ret

00000740 <UART_vinit>:
#include <util/delay.h>
#include "std_macros.h"
#include <avr/io.h>

void UART_vinit(unsigned long baud)
{
 740:	dc 01       	movw	r26, r24
 742:	cb 01       	movw	r24, r22
	unsigned short UBRR;
	UBRR=(F_CPU/(16*baud))-1;
 744:	88 0f       	add	r24, r24
 746:	99 1f       	adc	r25, r25
 748:	aa 1f       	adc	r26, r26
 74a:	bb 1f       	adc	r27, r27
 74c:	88 0f       	add	r24, r24
 74e:	99 1f       	adc	r25, r25
 750:	aa 1f       	adc	r26, r26
 752:	bb 1f       	adc	r27, r27
 754:	9c 01       	movw	r18, r24
 756:	ad 01       	movw	r20, r26
 758:	22 0f       	add	r18, r18
 75a:	33 1f       	adc	r19, r19
 75c:	44 1f       	adc	r20, r20
 75e:	55 1f       	adc	r21, r21
 760:	22 0f       	add	r18, r18
 762:	33 1f       	adc	r19, r19
 764:	44 1f       	adc	r20, r20
 766:	55 1f       	adc	r21, r21
 768:	60 e4       	ldi	r22, 0x40	; 64
 76a:	72 e4       	ldi	r23, 0x42	; 66
 76c:	8f e0       	ldi	r24, 0x0F	; 15
 76e:	90 e0       	ldi	r25, 0x00	; 0
 770:	0e 94 ff 03 	call	0x7fe	; 0x7fe <__udivmodsi4>
 774:	21 50       	subi	r18, 0x01	; 1
 776:	30 40       	sbci	r19, 0x00	; 0
	UBRRH=(unsigned char)(UBRR>>8);
 778:	30 bd       	out	0x20, r19	; 32
	UBRRL=(unsigned char)UBRR;
 77a:	29 b9       	out	0x09, r18	; 9
	SET_BIT(UCSRB,RXEN);
 77c:	54 9a       	sbi	0x0a, 4	; 10
	SET_BIT(UCSRB,TXEN);
 77e:	53 9a       	sbi	0x0a, 3	; 10
	UCSRC=(1<<URSEL) | (1<<UCSZ0) | (1<<UCSZ1);
 780:	86 e8       	ldi	r24, 0x86	; 134
 782:	80 bd       	out	0x20, r24	; 32
}
 784:	08 95       	ret

00000786 <UART_vsendData>:

void UART_vsendData(char data)
{
	while(READ_BIT(UCSRA,UDRE)==0);
 786:	5d 9b       	sbis	0x0b, 5	; 11
 788:	fe cf       	rjmp	.-4      	; 0x786 <UART_vsendData>
	UDR=data;
 78a:	8c b9       	out	0x0c, r24	; 12
}
 78c:	08 95       	ret

0000078e <UART_u8ReceiveData>:

char UART_u8ReceiveData(void)
{
	while(READ_BIT(UCSRA,RXC)==0);
 78e:	5f 9b       	sbis	0x0b, 7	; 11
 790:	fe cf       	rjmp	.-4      	; 0x78e <UART_u8ReceiveData>
	return UDR;
 792:	8c b1       	in	r24, 0x0c	; 12
}
 794:	08 95       	ret

00000796 <UART_vsendString>:

void UART_vsendString(char*ptr)
{
 796:	cf 93       	push	r28
 798:	df 93       	push	r29
 79a:	ec 01       	movw	r28, r24
	while(*ptr!=0)
 79c:	88 81       	ld	r24, Y
 79e:	88 23       	and	r24, r24
 7a0:	61 f0       	breq	.+24     	; 0x7ba <UART_vsendString+0x24>
{
	while(READ_BIT(UCSRA,RXC)==0);
	return UDR;
}

void UART_vsendString(char*ptr)
 7a2:	21 96       	adiw	r28, 0x01	; 1
{
	while(*ptr!=0)
	{
		UART_vsendData(*ptr);
 7a4:	0e 94 c3 03 	call	0x786	; 0x786 <UART_vsendData>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 7a8:	87 ea       	ldi	r24, 0xA7	; 167
 7aa:	91 e6       	ldi	r25, 0x61	; 97
 7ac:	01 97       	sbiw	r24, 0x01	; 1
 7ae:	f1 f7       	brne	.-4      	; 0x7ac <UART_vsendString+0x16>
 7b0:	00 c0       	rjmp	.+0      	; 0x7b2 <UART_vsendString+0x1c>
 7b2:	00 00       	nop
	return UDR;
}

void UART_vsendString(char*ptr)
{
	while(*ptr!=0)
 7b4:	89 91       	ld	r24, Y+
 7b6:	88 23       	and	r24, r24
 7b8:	a9 f7       	brne	.-22     	; 0x7a4 <UART_vsendString+0xe>
	{
		UART_vsendData(*ptr);
		ptr++;
		_delay_ms(100);
	}
 7ba:	df 91       	pop	r29
 7bc:	cf 91       	pop	r28
 7be:	08 95       	ret

000007c0 <__mulsi3>:
 7c0:	62 9f       	mul	r22, r18
 7c2:	d0 01       	movw	r26, r0
 7c4:	73 9f       	mul	r23, r19
 7c6:	f0 01       	movw	r30, r0
 7c8:	82 9f       	mul	r24, r18
 7ca:	e0 0d       	add	r30, r0
 7cc:	f1 1d       	adc	r31, r1
 7ce:	64 9f       	mul	r22, r20
 7d0:	e0 0d       	add	r30, r0
 7d2:	f1 1d       	adc	r31, r1
 7d4:	92 9f       	mul	r25, r18
 7d6:	f0 0d       	add	r31, r0
 7d8:	83 9f       	mul	r24, r19
 7da:	f0 0d       	add	r31, r0
 7dc:	74 9f       	mul	r23, r20
 7de:	f0 0d       	add	r31, r0
 7e0:	65 9f       	mul	r22, r21
 7e2:	f0 0d       	add	r31, r0
 7e4:	99 27       	eor	r25, r25
 7e6:	72 9f       	mul	r23, r18
 7e8:	b0 0d       	add	r27, r0
 7ea:	e1 1d       	adc	r30, r1
 7ec:	f9 1f       	adc	r31, r25
 7ee:	63 9f       	mul	r22, r19
 7f0:	b0 0d       	add	r27, r0
 7f2:	e1 1d       	adc	r30, r1
 7f4:	f9 1f       	adc	r31, r25
 7f6:	bd 01       	movw	r22, r26
 7f8:	cf 01       	movw	r24, r30
 7fa:	11 24       	eor	r1, r1
 7fc:	08 95       	ret

000007fe <__udivmodsi4>:
 7fe:	a1 e2       	ldi	r26, 0x21	; 33
 800:	1a 2e       	mov	r1, r26
 802:	aa 1b       	sub	r26, r26
 804:	bb 1b       	sub	r27, r27
 806:	fd 01       	movw	r30, r26
 808:	0d c0       	rjmp	.+26     	; 0x824 <__udivmodsi4_ep>

0000080a <__udivmodsi4_loop>:
 80a:	aa 1f       	adc	r26, r26
 80c:	bb 1f       	adc	r27, r27
 80e:	ee 1f       	adc	r30, r30
 810:	ff 1f       	adc	r31, r31
 812:	a2 17       	cp	r26, r18
 814:	b3 07       	cpc	r27, r19
 816:	e4 07       	cpc	r30, r20
 818:	f5 07       	cpc	r31, r21
 81a:	20 f0       	brcs	.+8      	; 0x824 <__udivmodsi4_ep>
 81c:	a2 1b       	sub	r26, r18
 81e:	b3 0b       	sbc	r27, r19
 820:	e4 0b       	sbc	r30, r20
 822:	f5 0b       	sbc	r31, r21

00000824 <__udivmodsi4_ep>:
 824:	66 1f       	adc	r22, r22
 826:	77 1f       	adc	r23, r23
 828:	88 1f       	adc	r24, r24
 82a:	99 1f       	adc	r25, r25
 82c:	1a 94       	dec	r1
 82e:	69 f7       	brne	.-38     	; 0x80a <__udivmodsi4_loop>
 830:	60 95       	com	r22
 832:	70 95       	com	r23
 834:	80 95       	com	r24
 836:	90 95       	com	r25
 838:	9b 01       	movw	r18, r22
 83a:	ac 01       	movw	r20, r24
 83c:	bd 01       	movw	r22, r26
 83e:	cf 01       	movw	r24, r30
 840:	08 95       	ret

00000842 <_exit>:
 842:	f8 94       	cli

00000844 <__stop_program>:
 844:	ff cf       	rjmp	.-2      	; 0x844 <__stop_program>
