{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484231262579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484231262580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 12 09:27:42 2017 " "Processing started: Thu Jan 12 09:27:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484231262580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484231262580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off System6801 -c wb_cyclone_cpu68 " "Command: quartus_map --read_settings_files=on --write_settings_files=off System6801 -c wb_cyclone_cpu68" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484231262580 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484231262996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclone_devkit/wb_cyclone_cpu68.vhd 3 1 " "Found 3 design units, including 1 entities, in source file cyclone_devkit/wb_cyclone_cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_local_pkg " "Found design unit 1: my_local_pkg" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263491 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 wb_cyclone_cpu68-bhv_wb_cyclone_cpu68 " "Found design unit 2: wb_cyclone_cpu68-bhv_wb_cyclone_cpu68" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263491 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cyclone_cpu68 " "Found entity 1: wb_cyclone_cpu68" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/wb_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roms/wb_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_rom-bhv_wb_rom " "Found design unit 1: wb_rom-bhv_wb_rom" {  } { { "roms/wb_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_rom.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263495 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_rom " "Found entity 1: wb_rom" {  } { { "roms/wb_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_rom.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/wb_lpm_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roms/wb_lpm_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_lpm_rom-bhv_wb_lpm_rom " "Found design unit 1: wb_lpm_rom-bhv_wb_lpm_rom" {  } { { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263500 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_lpm_rom " "Found entity 1: wb_lpm_rom" {  } { { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams/wb_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams/wb_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ram-bhv_wb_ram " "Found design unit 1: wb_ram-bhv_wb_ram" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263506 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ram " "Found entity 1: wb_ram" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams/wb_lpm_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams/wb_lpm_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_lpm_ram-bhv_wb_lpm_ram " "Found design unit 1: wb_lpm_ram-bhv_wb_lpm_ram" {  } { { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263512 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_lpm_ram " "Found entity 1: wb_lpm_ram" {  } { { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniuart/acia/wb_acia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniuart/acia/wb_acia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acia-bhv_wb_acia " "Found design unit 1: wb_acia-bhv_wb_acia" {  } { { "miniUart/acia/wb_acia.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/wb_acia.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263515 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_acia " "Found entity 1: wb_acia" {  } { { "miniUart/acia/wb_acia.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/wb_acia.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniuart/acia/txunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniuart/acia/txunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TxUnit-Behaviour " "Found design unit 1: TxUnit-Behaviour" {  } { { "miniUart/acia/txunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/txunit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263519 ""} { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Found entity 1: TxUnit" {  } { { "miniUart/acia/txunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/txunit.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniuart/acia/rxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniuart/acia/rxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RxUnit-Behaviour " "Found design unit 1: RxUnit-Behaviour" {  } { { "miniUart/acia/rxunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/rxunit.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263523 ""} { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Found entity 1: RxUnit" {  } { { "miniUart/acia/rxunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/rxunit.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniuart/acia/miniuart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniuart/acia/miniuart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miniUART-uart " "Found design unit 1: miniUART-uart" {  } { { "miniUart/acia/miniuart.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/miniuart.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263527 ""} { "Info" "ISGN_ENTITY_NAME" "1 miniUART " "Found entity 1: miniUART" {  } { { "miniUart/acia/miniuart.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/miniuart.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniuart/acia/clkunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniuart/acia/clkunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkUnit-Behaviour " "Found design unit 1: ClkUnit-Behaviour" {  } { { "miniUart/acia/clkunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/clkunit.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263530 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkUnit " "Found entity 1: ClkUnit" {  } { { "miniUart/acia/clkunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/clkunit.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ioport/wb_ioport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ioport/wb_ioport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ioport-bhv_wb_ioport " "Found design unit 1: wb_ioport-bhv_wb_ioport" {  } { { "ioport/wb_ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/wb_ioport.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263534 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ioport " "Found entity 1: wb_ioport" {  } { { "ioport/wb_ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/wb_ioport.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ioport/ioport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ioport/ioport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ioport-ioport_arch " "Found design unit 1: ioport-ioport_arch" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263537 ""} { "Info" "ISGN_ENTITY_NAME" "1 ioport " "Found entity 1: ioport" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu01/wb_cpu01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu01/wb_cpu01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu01-bhv_wb_cpu01 " "Found design unit 1: wb_cpu01-bhv_wb_cpu01" {  } { { "cpu01/wb_cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/wb_cpu01.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263541 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu01 " "Found entity 1: wb_cpu01" {  } { { "cpu01/wb_cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/wb_cpu01.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu01/cpu01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu01/cpu01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu01-CPU_ARCH " "Found design unit 1: cpu01-CPU_ARCH" {  } { { "cpu01/cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/cpu01.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263551 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu01 " "Found entity 1: cpu01" {  } { { "cpu01/cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/cpu01.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231263551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231263551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wb_cyclone_cpu68 " "Elaborating entity \"wb_cyclone_cpu68\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484231263620 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RTSn wb_cyclone_cpu68.vhd(341) " "Verilog HDL or VHDL warning at wb_cyclone_cpu68.vhd(341): object \"RTSn\" assigned a value but never read" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484231263625 "|wb_cyclone_cpu68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset wb_cyclone_cpu68.vhd(620) " "VHDL Process Statement warning at wb_cyclone_cpu68.vhd(620): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 620 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484231263632 "|wb_cyclone_cpu68"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "FSE_A\[1..0\] wb_cyclone_cpu68.vhd(81) " "Using initial value X (don't care) for net \"FSE_A\[1..0\]\" at wb_cyclone_cpu68.vhd(81)" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484231263634 "|wb_cyclone_cpu68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu01 wb_cpu01:cpu " "Elaborating entity \"wb_cpu01\" for hierarchy \"wb_cpu01:cpu\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "cpu" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263658 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_alu wb_cpu01.vhd(88) " "Verilog HDL or VHDL warning at wb_cpu01.vhd(88): object \"test_alu\" assigned a value but never read" {  } { { "cpu01/wb_cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/wb_cpu01.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484231263658 "|wb_cyclone_cpu68|wb_cpu01:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_cc wb_cpu01.vhd(89) " "Verilog HDL or VHDL warning at wb_cpu01.vhd(89): object \"test_cc\" assigned a value but never read" {  } { { "cpu01/wb_cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/wb_cpu01.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484231263658 "|wb_cyclone_cpu68|wb_cpu01:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu01 wb_cpu01:cpu\|cpu01:cpu0 " "Elaborating entity \"cpu01\" for hierarchy \"wb_cpu01:cpu\|cpu01:cpu0\"" {  } { { "cpu01/wb_cpu01.vhd" "cpu0" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/wb_cpu01.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_lpm_rom wb_lpm_rom:rom " "Elaborating entity \"wb_lpm_rom\" for hierarchy \"wb_lpm_rom:rom\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "rom" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM wb_lpm_rom:rom\|LPM_ROM:rom0 " "Elaborating entity \"LPM_ROM\" for hierarchy \"wb_lpm_rom:rom\|LPM_ROM:rom0\"" {  } { { "roms/wb_lpm_rom.vhd" "rom0" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_lpm_rom:rom\|LPM_ROM:rom0 " "Elaborated megafunction instantiation \"wb_lpm_rom:rom\|LPM_ROM:rom0\"" {  } { { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231263902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_lpm_rom:rom\|LPM_ROM:rom0 " "Instantiated megafunction \"wb_lpm_rom:rom\|LPM_ROM:rom0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE cpu01mon.hex " "Parameter \"LPM_FILE\" = \"cpu01mon.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY CYCLONE " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"CYCLONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263902 ""}  } { { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484231263902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom wb_lpm_rom:rom\|LPM_ROM:rom0 " "Elaborated megafunction instantiation \"wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\", which is child of megafunction instantiation \"wb_lpm_rom:rom\|LPM_ROM:rom0\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 69 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231263970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264076 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block wb_lpm_rom:rom\|LPM_ROM:rom0 " "Elaborated megafunction instantiation \"wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"wb_lpm_rom:rom\|LPM_ROM:rom0\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 69 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_la01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_la01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_la01 " "Found entity 1: altsyncram_la01" {  } { { "db/altsyncram_la01.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/db/altsyncram_la01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231264288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231264288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_la01 wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\|altsyncram_la01:auto_generated " "Elaborating entity \"altsyncram_la01\" for hierarchy \"wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\|altsyncram_la01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264292 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "cpu01mon.hex " "Byte addressed memory initialization file \"cpu01mon.hex\" was read in the word-addressed format" {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1484231264299 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "cpu01mon.hex 64 10 " "Width of data items in \"cpu01mon.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 cpu01mon.hex " "Data at line (1) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231264302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 cpu01mon.hex " "Data at line (2) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231264302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 cpu01mon.hex " "Data at line (3) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231264302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 cpu01mon.hex " "Data at line (4) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231264302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 cpu01mon.hex " "Data at line (5) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231264302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 cpu01mon.hex " "Data at line (6) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231264302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 cpu01mon.hex " "Data at line (7) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231264302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 cpu01mon.hex " "Data at line (8) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231264302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 cpu01mon.hex " "Data at line (9) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231264302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 cpu01mon.hex " "Data at line (10) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231264302 ""}  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1484231264302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_lpm_ram wb_lpm_ram:bram " "Elaborating entity \"wb_lpm_ram\" for hierarchy \"wb_lpm_ram:bram\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "bram" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\"" {  } { { "rams/wb_lpm_ram.vhd" "\\gen:0:ram" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram " "Elaborated megafunction instantiation \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\"" {  } { { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram " "Instantiated megafunction \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 7 " "Parameter \"LPM_WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE UNUSED " "Parameter \"LPM_FILE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY CYCLONE " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"CYCLONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264456 ""}  } { { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484231264456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264516 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 388 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1484231264526 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram " "Elaborated megafunction instantiation \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\", which is child of megafunction instantiation \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram " "Elaborated megafunction instantiation \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lk71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lk71 " "Found entity 1: altsyncram_lk71" {  } { { "db/altsyncram_lk71.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/db/altsyncram_lk71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231264758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231264758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lk71 wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_lk71:auto_generated " "Elaborating entity \"altsyncram_lk71\" for hierarchy \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_lk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_ram wb_ram:dram " "Elaborating entity \"wb_ram\" for hierarchy \"wb_ram:dram\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "dram" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264793 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ioe wb_ram.vhd(64) " "Verilog HDL or VHDL warning at wb_ram.vhd(64): object \"ioe\" assigned a value but never read" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484231264794 "|wb_cyclone_cpu68|wb_ram:dram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_ioport wb_ioport:pio0 " "Elaborating entity \"wb_ioport\" for hierarchy \"wb_ioport:pio0\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "pio0" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ioport wb_ioport:pio0\|ioport:portx0 " "Elaborating entity \"ioport\" for hierarchy \"wb_ioport:pio0\|ioport:portx0\"" {  } { { "ioport/wb_ioport.vhd" "portx0" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/wb_ioport.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_acia wb_acia:uart0 " "Elaborating entity \"wb_acia\" for hierarchy \"wb_acia:uart0\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "uart0" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniUART wb_acia:uart0\|miniUART:my_uart " "Elaborating entity \"miniUART\" for hierarchy \"wb_acia:uart0\|miniUART:my_uart\"" {  } { { "miniUart/acia/wb_acia.vhd" "my_uart" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/wb_acia.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkUnit wb_acia:uart0\|miniUART:my_uart\|ClkUnit:ClkDiv " "Elaborating entity \"ClkUnit\" for hierarchy \"wb_acia:uart0\|miniUART:my_uart\|ClkUnit:ClkDiv\"" {  } { { "miniUart/acia/miniuart.vhd" "ClkDiv" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/miniuart.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit wb_acia:uart0\|miniUART:my_uart\|TxUnit:TxDev " "Elaborating entity \"TxUnit\" for hierarchy \"wb_acia:uart0\|miniUART:my_uart\|TxUnit:TxDev\"" {  } { { "miniUart/acia/miniuart.vhd" "TxDev" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/miniuart.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit wb_acia:uart0\|miniUART:my_uart\|RxUnit:RxDev " "Elaborating entity \"RxUnit\" for hierarchy \"wb_acia:uart0\|miniUART:my_uart\|RxUnit:RxDev\"" {  } { { "miniUart/acia/miniuart.vhd" "RxDev" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/miniuart.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231264994 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[7\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231265430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[6\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231265430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[5\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231265430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[4\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231265430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[3\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231265430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[2\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231265430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[1\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231265430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[0\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231265430 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1484231265430 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PROTO2_IO\[39\] " "Inserted always-enabled tri-state buffer between \"PROTO2_IO\[39\]\" and its non-tri-state driver." {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1484231268286 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1484231268286 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[0\] " "Bidir \"PROTO2_IO\[0\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[1\] " "Bidir \"PROTO2_IO\[1\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[2\] " "Bidir \"PROTO2_IO\[2\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[3\] " "Bidir \"PROTO2_IO\[3\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[4\] " "Bidir \"PROTO2_IO\[4\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[5\] " "Bidir \"PROTO2_IO\[5\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[6\] " "Bidir \"PROTO2_IO\[6\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[7\] " "Bidir \"PROTO2_IO\[7\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[8\] " "Bidir \"PROTO2_IO\[8\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[9\] " "Bidir \"PROTO2_IO\[9\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[10\] " "Bidir \"PROTO2_IO\[10\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[11\] " "Bidir \"PROTO2_IO\[11\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[12\] " "Bidir \"PROTO2_IO\[12\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[13\] " "Bidir \"PROTO2_IO\[13\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[14\] " "Bidir \"PROTO2_IO\[14\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[15\] " "Bidir \"PROTO2_IO\[15\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[16\] " "Bidir \"PROTO2_IO\[16\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[17\] " "Bidir \"PROTO2_IO\[17\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[18\] " "Bidir \"PROTO2_IO\[18\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[19\] " "Bidir \"PROTO2_IO\[19\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[20\] " "Bidir \"PROTO2_IO\[20\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[21\] " "Bidir \"PROTO2_IO\[21\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[22\] " "Bidir \"PROTO2_IO\[22\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[23\] " "Bidir \"PROTO2_IO\[23\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[24\] " "Bidir \"PROTO2_IO\[24\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[25\] " "Bidir \"PROTO2_IO\[25\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[26\] " "Bidir \"PROTO2_IO\[26\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[27\] " "Bidir \"PROTO2_IO\[27\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[28\] " "Bidir \"PROTO2_IO\[28\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[29\] " "Bidir \"PROTO2_IO\[29\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[30\] " "Bidir \"PROTO2_IO\[30\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[31\] " "Bidir \"PROTO2_IO\[31\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[32\] " "Bidir \"PROTO2_IO\[32\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[33\] " "Bidir \"PROTO2_IO\[33\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[34\] " "Bidir \"PROTO2_IO\[34\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[35\] " "Bidir \"PROTO2_IO\[35\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[36\] " "Bidir \"PROTO2_IO\[36\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[37\] " "Bidir \"PROTO2_IO\[37\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[38\] " "Bidir \"PROTO2_IO\[38\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[40\] " "Bidir \"PROTO2_IO\[40\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231268286 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1484231268286 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[0\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[0\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[0\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[0\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[0\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[0\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[1\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[1\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[1\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[1\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[1\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[1\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[2\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[2\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[2\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[2\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[2\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[2\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[3\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[3\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[3\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[3\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[3\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[3\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[4\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[4\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[4\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[4\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[4\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[4\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[5\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[5\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[5\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[5\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[5\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[5\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[6\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[6\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[6\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[6\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[6\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[6\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[7\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[7\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[7\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[7\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[7\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[7\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231268332 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1484231268332 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PROTO2_IO\[39\]~synth " "Node \"PROTO2_IO\[39\]~synth\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231270549 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1484231270549 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[0\] GND " "Pin \"FSE_A\[0\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|FSE_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[1\] GND " "Pin \"FSE_A\[1\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|FSE_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[17\] GND " "Pin \"FSE_A\[17\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|FSE_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[18\] GND " "Pin \"FSE_A\[18\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|FSE_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[19\] GND " "Pin \"FSE_A\[19\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|FSE_A[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[20\] GND " "Pin \"FSE_A\[20\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|FSE_A[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[21\] GND " "Pin \"FSE_A\[21\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|FSE_A[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[22\] GND " "Pin \"FSE_A\[22\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|FSE_A[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_BE_N\[1\] VCC " "Pin \"SRAM_BE_N\[1\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|SRAM_BE_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_BE_N\[2\] VCC " "Pin \"SRAM_BE_N\[2\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|SRAM_BE_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_BE_N\[3\] VCC " "Pin \"SRAM_BE_N\[3\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|SRAM_BE_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TXD\[2\] VCC " "Pin \"TXD\[2\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|TXD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTS\[1\] VCC " "Pin \"RTS\[1\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|RTS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_CS_N VCC " "Pin \"FLASH_CS_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|FLASH_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_OE_N VCC " "Pin \"FLASH_OE_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|FLASH_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_RW_N VCC " "Pin \"FLASH_RW_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|FLASH_RW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_BE_N\[0\] VCC " "Pin \"ENET_BE_N\[0\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_BE_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_BE_N\[1\] VCC " "Pin \"ENET_BE_N\[1\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_BE_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_BE_N\[2\] VCC " "Pin \"ENET_BE_N\[2\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_BE_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_BE_N\[3\] VCC " "Pin \"ENET_BE_N\[3\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_BE_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_ADS_N VCC " "Pin \"ENET_ADS_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_ADS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_AEN VCC " "Pin \"ENET_AEN\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_AEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CYCLE_N VCC " "Pin \"ENET_CYCLE_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_CYCLE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_DATACS_N VCC " "Pin \"ENET_DATACS_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_DATACS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_IOR_N VCC " "Pin \"ENET_IOR_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_IOR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_IOW_N VCC " "Pin \"ENET_IOW_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_IOW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_LDEV_N VCC " "Pin \"ENET_LDEV_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_LDEV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_W_R_N VCC " "Pin \"ENET_W_R_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|ENET_W_R_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DTR\[1\] VCC " "Pin \"DTR\[1\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231270549 "|wb_cyclone_cpu68|DTR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484231270549 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484231272686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484231272989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231272989 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RXD\[2\] " "No output dependent on input pin \"RXD\[2\]\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231273183 "|wb_cyclone_cpu68|RXD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CTS\[1\] " "No output dependent on input pin \"CTS\[1\]\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231273183 "|wb_cyclone_cpu68|CTS[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLASH_RY_BY_N " "No output dependent on input pin \"FLASH_RY_BY_N\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231273183 "|wb_cyclone_cpu68|FLASH_RY_BY_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_LCLK " "No output dependent on input pin \"ENET_LCLK\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231273183 "|wb_cyclone_cpu68|ENET_LCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI\[1\] " "No output dependent on input pin \"RI\[1\]\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231273183 "|wb_cyclone_cpu68|RI[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DCD\[1\] " "No output dependent on input pin \"DCD\[1\]\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231273183 "|wb_cyclone_cpu68|DCD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DSR\[1\] " "No output dependent on input pin \"DSR\[1\]\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231273183 "|wb_cyclone_cpu68|DSR[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1484231273183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1777 " "Implemented 1777 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484231273184 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484231273184 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "105 " "Implemented 105 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1484231273184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1597 " "Implemented 1597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484231273184 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1484231273184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484231273184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484231273227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 12 09:27:53 2017 " "Processing ended: Thu Jan 12 09:27:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484231273227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484231273227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484231273227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484231273227 ""}
