Timing Analyzer report for interface
Thu Jan 30 12:00:47 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; interface                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 319.69 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -2.128 ; -225.317           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.403 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -198.320                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                   ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.128 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[1]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.410      ;
; -2.065 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[6]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.347      ;
; -2.065 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[4]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.347      ;
; -2.061 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[3]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.343      ;
; -2.030 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[12]   ; clock        ; clock       ; 1.000        ; 0.284      ; 3.312      ;
; -2.030 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.948      ;
; -2.022 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.reading    ; clock        ; clock       ; 1.000        ; -0.080     ; 2.940      ;
; -2.014 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[9]    ; clock        ; clock       ; 1.000        ; 0.305      ; 3.317      ;
; -2.008 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[1]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.290      ;
; -2.002 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.reading    ; clock        ; clock       ; 1.000        ; -0.080     ; 2.920      ;
; -2.000 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[7]    ; clock        ; clock       ; 1.000        ; 0.305      ; 3.303      ;
; -1.993 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.reading    ; clock        ; clock       ; 1.000        ; -0.080     ; 2.911      ;
; -1.992 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[15]   ; clock        ; clock       ; 1.000        ; 0.305      ; 3.295      ;
; -1.988 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.906      ;
; -1.963 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.881      ;
; -1.960 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.writing    ; clock        ; clock       ; 1.000        ; -0.080     ; 2.878      ;
; -1.957 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.pickingReg ; clock        ; clock       ; 1.000        ; -0.080     ; 2.875      ;
; -1.940 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.writing    ; clock        ; clock       ; 1.000        ; -0.080     ; 2.858      ;
; -1.937 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.pickingReg ; clock        ; clock       ; 1.000        ; -0.080     ; 2.855      ;
; -1.931 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.writing    ; clock        ; clock       ; 1.000        ; -0.080     ; 2.849      ;
; -1.928 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.pickingReg ; clock        ; clock       ; 1.000        ; -0.080     ; 2.846      ;
; -1.926 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[6]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.208      ;
; -1.922 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[4]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.204      ;
; -1.902 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[3]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.184      ;
; -1.887 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[5]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.169      ;
; -1.858 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~73     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.777      ;
; -1.858 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~81     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.777      ;
; -1.856 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~68     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.775      ;
; -1.856 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~69     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.775      ;
; -1.856 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~70     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.775      ;
; -1.856 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~71     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.775      ;
; -1.856 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~72     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.775      ;
; -1.856 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~74     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.775      ;
; -1.856 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~75     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.775      ;
; -1.854 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[2]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.136      ;
; -1.835 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[5]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.117      ;
; -1.834 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[8]    ; clock        ; clock       ; 1.000        ; 0.305      ; 3.137      ;
; -1.826 ; banco_registradores:reg_bank_inst|registers~45     ; banco_registradores:reg_bank_inst|outputBank[9]    ; clock        ; clock       ; 1.000        ; 0.308      ; 3.132      ;
; -1.825 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[0]    ; clock        ; clock       ; 1.000        ; 0.284      ; 3.107      ;
; -1.821 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[7]    ; clock        ; clock       ; 1.000        ; 0.305      ; 3.124      ;
; -1.812 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[10]   ; clock        ; clock       ; 1.000        ; 0.305      ; 3.115      ;
; -1.807 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[14]   ; clock        ; clock       ; 1.000        ; 0.305      ; 3.110      ;
; -1.805 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[8]    ; clock        ; clock       ; 1.000        ; 0.305      ; 3.108      ;
; -1.804 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[13]   ; clock        ; clock       ; 1.000        ; 0.305      ; 3.107      ;
; -1.791 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.697      ;
; -1.791 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.697      ;
; -1.791 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.697      ;
; -1.791 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.697      ;
; -1.791 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.697      ;
; -1.791 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~121    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.697      ;
; -1.791 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~122    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.697      ;
; -1.791 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~128    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.697      ;
; -1.782 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[11]   ; clock        ; clock       ; 1.000        ; 0.305      ; 3.085      ;
; -1.776 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~73     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.695      ;
; -1.776 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~81     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.695      ;
; -1.774 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~68     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.693      ;
; -1.774 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~69     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.693      ;
; -1.774 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~70     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.693      ;
; -1.774 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~71     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.693      ;
; -1.774 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~72     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.693      ;
; -1.774 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~74     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.693      ;
; -1.774 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~75     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.693      ;
; -1.759 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.665      ;
; -1.759 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.665      ;
; -1.759 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.665      ;
; -1.759 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.665      ;
; -1.759 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.665      ;
; -1.759 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~121    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.665      ;
; -1.759 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~122    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.665      ;
; -1.759 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~128    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.665      ;
; -1.744 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.650      ;
; -1.744 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.650      ;
; -1.744 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.650      ;
; -1.744 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.650      ;
; -1.744 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.650      ;
; -1.744 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~121    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.650      ;
; -1.744 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~122    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.650      ;
; -1.744 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~128    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.650      ;
; -1.732 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[12]   ; clock        ; clock       ; 1.000        ; 0.284      ; 3.014      ;
; -1.727 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|state.reading    ; clock        ; clock       ; 1.000        ; -0.080     ; 2.645      ;
; -1.718 ; banco_registradores:reg_bank_inst|registers~69     ; banco_registradores:reg_bank_inst|outputBank[1]    ; clock        ; clock       ; 1.000        ; 0.283      ; 2.999      ;
; -1.715 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[9]    ; clock        ; clock       ; 1.000        ; 0.305      ; 3.018      ;
; -1.714 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.632      ;
; -1.693 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~73     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.612      ;
; -1.693 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~81     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.612      ;
; -1.692 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[15]   ; clock        ; clock       ; 1.000        ; 0.305      ; 2.995      ;
; -1.690 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~68     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.609      ;
; -1.690 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~69     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.609      ;
; -1.690 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~70     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.609      ;
; -1.690 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~71     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.609      ;
; -1.690 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~72     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.609      ;
; -1.690 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~74     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.609      ;
; -1.690 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~75     ; clock        ; clock       ; 1.000        ; -0.079     ; 2.609      ;
; -1.690 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[2]    ; clock        ; clock       ; 1.000        ; 0.284      ; 2.972      ;
; -1.687 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[13]   ; clock        ; clock       ; 1.000        ; 0.305      ; 2.990      ;
; -1.667 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.573      ;
; -1.667 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.573      ;
; -1.667 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.573      ;
; -1.667 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.573      ;
; -1.667 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.092     ; 2.573      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                        ;
+-------+----------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.pickingReg      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.IDLE            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.writing         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|state.reading         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.628 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|outputState.IDLE~reg0 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.894      ;
; 0.906 ; banco_registradores:reg_bank_inst|registers~141    ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.085      ; 1.177      ;
; 0.908 ; banco_registradores:reg_bank_inst|registers~144    ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.084      ; 1.178      ;
; 0.909 ; banco_registradores:reg_bank_inst|registers~133    ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.084      ; 1.179      ;
; 0.909 ; banco_registradores:reg_bank_inst|registers~132    ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.084      ; 1.179      ;
; 1.009 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.460      ; 1.655      ;
; 1.010 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.460      ; 1.656      ;
; 1.011 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.460      ; 1.657      ;
; 1.028 ; banco_registradores:reg_bank_inst|registers~96     ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.472      ; 1.686      ;
; 1.030 ; banco_registradores:reg_bank_inst|registers~85     ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.472      ; 1.688      ;
; 1.030 ; banco_registradores:reg_bank_inst|registers~84     ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.472      ; 1.688      ;
; 1.121 ; banco_registradores:reg_bank_inst|registers~145    ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.085      ; 1.392      ;
; 1.123 ; banco_registradores:reg_bank_inst|registers~134    ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.084      ; 1.393      ;
; 1.124 ; banco_registradores:reg_bank_inst|registers~143    ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.085      ; 1.395      ;
; 1.124 ; banco_registradores:reg_bank_inst|registers~135    ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.084      ; 1.394      ;
; 1.125 ; banco_registradores:reg_bank_inst|registers~142    ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.085      ; 1.396      ;
; 1.125 ; banco_registradores:reg_bank_inst|registers~136    ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.084      ; 1.395      ;
; 1.162 ; banco_registradores:reg_bank_inst|registers~147    ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.085      ; 1.433      ;
; 1.163 ; banco_registradores:reg_bank_inst|registers~139    ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.085      ; 1.434      ;
; 1.164 ; banco_registradores:reg_bank_inst|registers~146    ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.085      ; 1.435      ;
; 1.165 ; banco_registradores:reg_bank_inst|registers~138    ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.084      ; 1.435      ;
; 1.169 ; banco_registradores:reg_bank_inst|registers~140    ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.085      ; 1.440      ;
; 1.171 ; banco_registradores:reg_bank_inst|registers~137    ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.084      ; 1.441      ;
; 1.185 ; banco_registradores:reg_bank_inst|registers~60     ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.061      ; 1.432      ;
; 1.188 ; banco_registradores:reg_bank_inst|registers~63     ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.060      ; 1.434      ;
; 1.189 ; banco_registradores:reg_bank_inst|registers~66     ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.060      ; 1.435      ;
; 1.210 ; banco_registradores:reg_bank_inst|registers~62     ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.060      ; 1.456      ;
; 1.214 ; banco_registradores:reg_bank_inst|registers~55     ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.040      ; 1.440      ;
; 1.218 ; banco_registradores:reg_bank_inst|registers~59     ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.061      ; 1.465      ;
; 1.224 ; banco_registradores:reg_bank_inst|registers~54     ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.039      ; 1.449      ;
; 1.229 ; banco_registradores:reg_bank_inst|registers~57     ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.040      ; 1.455      ;
; 1.229 ; banco_registradores:reg_bank_inst|registers~65     ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.061      ; 1.476      ;
; 1.236 ; banco_registradores:reg_bank_inst|registers~86     ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.472      ; 1.894      ;
; 1.237 ; banco_registradores:reg_bank_inst|registers~56     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.040      ; 1.463      ;
; 1.238 ; banco_registradores:reg_bank_inst|registers~67     ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.060      ; 1.484      ;
; 1.248 ; banco_registradores:reg_bank_inst|registers~58     ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.040      ; 1.474      ;
; 1.250 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.481      ; 1.917      ;
; 1.250 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.481      ; 1.917      ;
; 1.250 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.481      ; 1.917      ;
; 1.250 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.481      ; 1.917      ;
; 1.250 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.481      ; 1.917      ;
; 1.250 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.481      ; 1.917      ;
; 1.250 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.481      ; 1.917      ;
; 1.250 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.481      ; 1.917      ;
; 1.253 ; banco_registradores:reg_bank_inst|registers~78     ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.484      ; 1.923      ;
; 1.257 ; banco_registradores:reg_bank_inst|registers~109    ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.053      ; 1.496      ;
; 1.259 ; banco_registradores:reg_bank_inst|registers~112    ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.051      ; 1.496      ;
; 1.259 ; banco_registradores:reg_bank_inst|registers~100    ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.051      ; 1.496      ;
; 1.280 ; banco_registradores:reg_bank_inst|registers~116    ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.472      ; 1.938      ;
; 1.281 ; banco_registradores:reg_bank_inst|registers~128    ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.472      ; 1.939      ;
; 1.281 ; banco_registradores:reg_bank_inst|registers~83     ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.484      ; 1.951      ;
; 1.283 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|outputReg[0]          ; clock        ; clock       ; 0.000        ; 0.080      ; 1.549      ;
; 1.283 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|outputReg[2]          ; clock        ; clock       ; 0.000        ; 0.080      ; 1.549      ;
; 1.283 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|outputReg[1]          ; clock        ; clock       ; 0.000        ; 0.080      ; 1.549      ;
; 1.284 ; banco_registradores:reg_bank_inst|registers~89     ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.472      ; 1.942      ;
; 1.313 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.460      ; 1.959      ;
; 1.313 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.460      ; 1.959      ;
; 1.314 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.460      ; 1.960      ;
; 1.316 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.460      ; 1.962      ;
; 1.318 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.460      ; 1.964      ;
; 1.332 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.481      ; 1.999      ;
; 1.339 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.481      ; 2.006      ;
; 1.340 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.481      ; 2.007      ;
; 1.341 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.481      ; 2.008      ;
; 1.373 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.481      ; 2.040      ;
; 1.374 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.481      ; 2.041      ;
; 1.374 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.481      ; 2.041      ;
; 1.375 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.481      ; 2.042      ;
; 1.386 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.writing         ; clock        ; clock       ; 0.000        ; 0.080      ; 1.652      ;
; 1.391 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.481      ; 2.058      ;
; 1.400 ; banco_registradores:reg_bank_inst|registers~79     ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.484      ; 2.070      ;
; 1.424 ; banco_registradores:reg_bank_inst|registers~101    ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.051      ; 1.661      ;
; 1.430 ; banco_registradores:reg_bank_inst|registers~87     ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.472      ; 2.088      ;
; 1.434 ; banco_registradores:reg_bank_inst|registers~88     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.472      ; 2.092      ;
; 1.435 ; banco_registradores:reg_bank_inst|registers~82     ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.484      ; 2.105      ;
; 1.438 ; banco_registradores:reg_bank_inst|registers~113    ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.053      ; 1.677      ;
; 1.441 ; banco_registradores:reg_bank_inst|registers~102    ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.051      ; 1.678      ;
; 1.442 ; banco_registradores:reg_bank_inst|registers~111    ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.053      ; 1.681      ;
; 1.442 ; banco_registradores:reg_bank_inst|registers~103    ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.051      ; 1.679      ;
; 1.442 ; banco_registradores:reg_bank_inst|registers~76     ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.484      ; 2.112      ;
; 1.445 ; banco_registradores:reg_bank_inst|registers~117    ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.472      ; 2.103      ;
; 1.446 ; banco_registradores:reg_bank_inst|registers~104    ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.051      ; 1.683      ;
; 1.447 ; banco_registradores:reg_bank_inst|registers~81     ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.480      ; 2.113      ;
; 1.452 ; banco_registradores:reg_bank_inst|registers~90     ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.472      ; 2.110      ;
; 1.453 ; banco_registradores:reg_bank_inst|registers~53     ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.040      ; 1.679      ;
; 1.456 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|state.writing         ; clock        ; clock       ; 0.000        ; 0.080      ; 1.722      ;
; 1.460 ; banco_registradores:reg_bank_inst|registers~72     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.459      ; 2.105      ;
; 1.463 ; banco_registradores:reg_bank_inst|registers~61     ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.060      ; 1.709      ;
; 1.474 ; banco_registradores:reg_bank_inst|registers~118    ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.472      ; 2.132      ;
; 1.477 ; banco_registradores:reg_bank_inst|registers~64     ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.039      ; 1.702      ;
; 1.479 ; banco_registradores:reg_bank_inst|registers~115    ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.053      ; 1.718      ;
; 1.480 ; banco_registradores:reg_bank_inst|registers~107    ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.053      ; 1.719      ;
; 1.482 ; banco_registradores:reg_bank_inst|registers~114    ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.053      ; 1.721      ;
; 1.484 ; banco_registradores:reg_bank_inst|registers~106    ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.051      ; 1.721      ;
; 1.488 ; banco_registradores:reg_bank_inst|registers~52     ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.039      ; 1.713      ;
; 1.490 ; banco_registradores:reg_bank_inst|registers~108    ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.053      ; 1.729      ;
+-------+----------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 348.07 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -1.873 ; -193.929          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.354 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -198.320                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.873 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[1]    ; clock        ; clock       ; 1.000        ; 0.260      ; 3.132      ;
; -1.807 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.reading    ; clock        ; clock       ; 1.000        ; -0.072     ; 2.734      ;
; -1.804 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[6]    ; clock        ; clock       ; 1.000        ; 0.260      ; 3.063      ;
; -1.787 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.714      ;
; -1.778 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[12]   ; clock        ; clock       ; 1.000        ; 0.260      ; 3.037      ;
; -1.775 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[4]    ; clock        ; clock       ; 1.000        ; 0.260      ; 3.034      ;
; -1.775 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[3]    ; clock        ; clock       ; 1.000        ; 0.260      ; 3.034      ;
; -1.764 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[9]    ; clock        ; clock       ; 1.000        ; 0.282      ; 3.045      ;
; -1.764 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.writing    ; clock        ; clock       ; 1.000        ; -0.072     ; 2.691      ;
; -1.761 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.pickingReg ; clock        ; clock       ; 1.000        ; -0.072     ; 2.688      ;
; -1.751 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[1]    ; clock        ; clock       ; 1.000        ; 0.260      ; 3.010      ;
; -1.750 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[7]    ; clock        ; clock       ; 1.000        ; 0.282      ; 3.031      ;
; -1.749 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[15]   ; clock        ; clock       ; 1.000        ; 0.282      ; 3.030      ;
; -1.739 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.reading    ; clock        ; clock       ; 1.000        ; -0.072     ; 2.666      ;
; -1.719 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.646      ;
; -1.707 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.reading    ; clock        ; clock       ; 1.000        ; -0.072     ; 2.634      ;
; -1.696 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.writing    ; clock        ; clock       ; 1.000        ; -0.072     ; 2.623      ;
; -1.693 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.pickingReg ; clock        ; clock       ; 1.000        ; -0.072     ; 2.620      ;
; -1.692 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.619      ;
; -1.691 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[6]    ; clock        ; clock       ; 1.000        ; 0.260      ; 2.950      ;
; -1.665 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[4]    ; clock        ; clock       ; 1.000        ; 0.260      ; 2.924      ;
; -1.664 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.writing    ; clock        ; clock       ; 1.000        ; -0.072     ; 2.591      ;
; -1.661 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.pickingReg ; clock        ; clock       ; 1.000        ; -0.072     ; 2.588      ;
; -1.652 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[3]    ; clock        ; clock       ; 1.000        ; 0.260      ; 2.911      ;
; -1.633 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~73     ; clock        ; clock       ; 1.000        ; -0.070     ; 2.562      ;
; -1.633 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~81     ; clock        ; clock       ; 1.000        ; -0.070     ; 2.562      ;
; -1.632 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~68     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.560      ;
; -1.632 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~69     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.560      ;
; -1.632 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~70     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.560      ;
; -1.632 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~71     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.560      ;
; -1.632 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~72     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.560      ;
; -1.632 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~74     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.560      ;
; -1.632 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~75     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.560      ;
; -1.619 ; banco_registradores:reg_bank_inst|registers~45     ; banco_registradores:reg_bank_inst|outputBank[9]    ; clock        ; clock       ; 1.000        ; 0.286      ; 2.904      ;
; -1.603 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[0]    ; clock        ; clock       ; 1.000        ; 0.260      ; 2.862      ;
; -1.602 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[5]    ; clock        ; clock       ; 1.000        ; 0.260      ; 2.861      ;
; -1.594 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[5]    ; clock        ; clock       ; 1.000        ; 0.260      ; 2.853      ;
; -1.592 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[7]    ; clock        ; clock       ; 1.000        ; 0.282      ; 2.873      ;
; -1.578 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[8]    ; clock        ; clock       ; 1.000        ; 0.282      ; 2.859      ;
; -1.563 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.478      ;
; -1.563 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.478      ;
; -1.563 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.478      ;
; -1.563 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.478      ;
; -1.563 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.478      ;
; -1.563 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~121    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.478      ;
; -1.563 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~122    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.478      ;
; -1.563 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~128    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.478      ;
; -1.562 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[8]    ; clock        ; clock       ; 1.000        ; 0.282      ; 2.843      ;
; -1.559 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~73     ; clock        ; clock       ; 1.000        ; -0.070     ; 2.488      ;
; -1.559 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~81     ; clock        ; clock       ; 1.000        ; -0.070     ; 2.488      ;
; -1.558 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~68     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.486      ;
; -1.558 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~69     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.486      ;
; -1.558 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~70     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.486      ;
; -1.558 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~71     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.486      ;
; -1.558 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~72     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.486      ;
; -1.558 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~74     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.486      ;
; -1.558 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~75     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.486      ;
; -1.549 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[2]    ; clock        ; clock       ; 1.000        ; 0.260      ; 2.808      ;
; -1.542 ; banco_registradores:reg_bank_inst|registers~69     ; banco_registradores:reg_bank_inst|outputBank[1]    ; clock        ; clock       ; 1.000        ; 0.260      ; 2.801      ;
; -1.539 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[14]   ; clock        ; clock       ; 1.000        ; 0.282      ; 2.820      ;
; -1.526 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[10]   ; clock        ; clock       ; 1.000        ; 0.282      ; 2.807      ;
; -1.526 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.441      ;
; -1.526 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.441      ;
; -1.526 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.441      ;
; -1.526 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.441      ;
; -1.526 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.441      ;
; -1.526 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~121    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.441      ;
; -1.526 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~122    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.441      ;
; -1.526 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~128    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.441      ;
; -1.520 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[13]   ; clock        ; clock       ; 1.000        ; 0.282      ; 2.801      ;
; -1.514 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[12]   ; clock        ; clock       ; 1.000        ; 0.260      ; 2.773      ;
; -1.504 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|state.reading    ; clock        ; clock       ; 1.000        ; -0.072     ; 2.431      ;
; -1.499 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[11]   ; clock        ; clock       ; 1.000        ; 0.282      ; 2.780      ;
; -1.499 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[9]    ; clock        ; clock       ; 1.000        ; 0.282      ; 2.780      ;
; -1.492 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.407      ;
; -1.492 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.407      ;
; -1.492 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.407      ;
; -1.492 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.407      ;
; -1.492 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.407      ;
; -1.492 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~121    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.407      ;
; -1.492 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~122    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.407      ;
; -1.492 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~128    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.407      ;
; -1.488 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~73     ; clock        ; clock       ; 1.000        ; -0.070     ; 2.417      ;
; -1.488 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~81     ; clock        ; clock       ; 1.000        ; -0.070     ; 2.417      ;
; -1.487 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~68     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.415      ;
; -1.487 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~69     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.415      ;
; -1.487 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~70     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.415      ;
; -1.487 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~71     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.415      ;
; -1.487 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~72     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.415      ;
; -1.487 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~74     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.415      ;
; -1.487 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~75     ; clock        ; clock       ; 1.000        ; -0.071     ; 2.415      ;
; -1.484 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.411      ;
; -1.478 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.393      ;
; -1.478 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.393      ;
; -1.478 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.393      ;
; -1.478 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.393      ;
; -1.478 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.393      ;
; -1.478 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~121    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.393      ;
; -1.478 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~122    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.393      ;
; -1.478 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~128    ; clock        ; clock       ; 1.000        ; -0.084     ; 2.393      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                         ;
+-------+----------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.pickingReg      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.IDLE            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.writing         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|state.reading         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.573 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|outputState.IDLE~reg0 ; clock        ; clock       ; 0.000        ; 0.072      ; 0.816      ;
; 0.798 ; banco_registradores:reg_bank_inst|registers~141    ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.077      ; 1.046      ;
; 0.801 ; banco_registradores:reg_bank_inst|registers~144    ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.075      ; 1.047      ;
; 0.801 ; banco_registradores:reg_bank_inst|registers~132    ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.075      ; 1.047      ;
; 0.802 ; banco_registradores:reg_bank_inst|registers~133    ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.075      ; 1.048      ;
; 0.896 ; banco_registradores:reg_bank_inst|registers~96     ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.429      ; 1.496      ;
; 0.897 ; banco_registradores:reg_bank_inst|registers~84     ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.429      ; 1.497      ;
; 0.897 ; banco_registradores:reg_bank_inst|registers~85     ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.429      ; 1.497      ;
; 0.920 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.417      ; 1.508      ;
; 0.920 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.417      ; 1.508      ;
; 0.921 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.417      ; 1.509      ;
; 1.011 ; banco_registradores:reg_bank_inst|registers~143    ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.077      ; 1.259      ;
; 1.011 ; banco_registradores:reg_bank_inst|registers~135    ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.075      ; 1.257      ;
; 1.019 ; banco_registradores:reg_bank_inst|registers~145    ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.077      ; 1.267      ;
; 1.022 ; banco_registradores:reg_bank_inst|registers~134    ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.075      ; 1.268      ;
; 1.025 ; banco_registradores:reg_bank_inst|registers~142    ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.077      ; 1.273      ;
; 1.025 ; banco_registradores:reg_bank_inst|registers~136    ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.075      ; 1.271      ;
; 1.027 ; banco_registradores:reg_bank_inst|registers~147    ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.077      ; 1.275      ;
; 1.028 ; banco_registradores:reg_bank_inst|registers~139    ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.077      ; 1.276      ;
; 1.032 ; banco_registradores:reg_bank_inst|registers~146    ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.077      ; 1.280      ;
; 1.034 ; banco_registradores:reg_bank_inst|registers~138    ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.075      ; 1.280      ;
; 1.044 ; banco_registradores:reg_bank_inst|registers~140    ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.077      ; 1.292      ;
; 1.047 ; banco_registradores:reg_bank_inst|registers~137    ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.075      ; 1.293      ;
; 1.051 ; banco_registradores:reg_bank_inst|registers~60     ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.055      ; 1.277      ;
; 1.056 ; banco_registradores:reg_bank_inst|registers~63     ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.054      ; 1.281      ;
; 1.057 ; banco_registradores:reg_bank_inst|registers~66     ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.054      ; 1.282      ;
; 1.077 ; banco_registradores:reg_bank_inst|registers~62     ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.054      ; 1.302      ;
; 1.082 ; banco_registradores:reg_bank_inst|registers~59     ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.055      ; 1.308      ;
; 1.084 ; banco_registradores:reg_bank_inst|registers~55     ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.031      ; 1.286      ;
; 1.090 ; banco_registradores:reg_bank_inst|registers~54     ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.030      ; 1.291      ;
; 1.092 ; banco_registradores:reg_bank_inst|registers~65     ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.055      ; 1.318      ;
; 1.095 ; banco_registradores:reg_bank_inst|registers~57     ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.031      ; 1.297      ;
; 1.098 ; banco_registradores:reg_bank_inst|registers~67     ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.054      ; 1.323      ;
; 1.104 ; banco_registradores:reg_bank_inst|registers~56     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.031      ; 1.306      ;
; 1.104 ; banco_registradores:reg_bank_inst|registers~86     ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.429      ; 1.704      ;
; 1.114 ; banco_registradores:reg_bank_inst|registers~58     ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.031      ; 1.316      ;
; 1.129 ; banco_registradores:reg_bank_inst|registers~89     ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.429      ; 1.729      ;
; 1.136 ; banco_registradores:reg_bank_inst|registers~78     ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.444      ; 1.751      ;
; 1.149 ; banco_registradores:reg_bank_inst|registers~109    ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.044      ; 1.364      ;
; 1.151 ; banco_registradores:reg_bank_inst|registers~100    ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.042      ; 1.364      ;
; 1.152 ; banco_registradores:reg_bank_inst|registers~112    ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.042      ; 1.365      ;
; 1.153 ; banco_registradores:reg_bank_inst|registers~83     ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.444      ; 1.768      ;
; 1.165 ; banco_registradores:reg_bank_inst|registers~116    ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.429      ; 1.765      ;
; 1.168 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.441      ; 1.780      ;
; 1.168 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.441      ; 1.780      ;
; 1.168 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.441      ; 1.780      ;
; 1.168 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.441      ; 1.780      ;
; 1.168 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.441      ; 1.780      ;
; 1.168 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.441      ; 1.780      ;
; 1.168 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.441      ; 1.780      ;
; 1.168 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.441      ; 1.780      ;
; 1.168 ; banco_registradores:reg_bank_inst|registers~128    ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.429      ; 1.768      ;
; 1.188 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|outputReg[0]          ; clock        ; clock       ; 0.000        ; 0.072      ; 1.431      ;
; 1.188 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|outputReg[2]          ; clock        ; clock       ; 0.000        ; 0.072      ; 1.431      ;
; 1.188 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|outputReg[1]          ; clock        ; clock       ; 0.000        ; 0.072      ; 1.431      ;
; 1.191 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.441      ; 1.803      ;
; 1.192 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.417      ; 1.780      ;
; 1.192 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.417      ; 1.780      ;
; 1.196 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.417      ; 1.784      ;
; 1.209 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.441      ; 1.821      ;
; 1.209 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.417      ; 1.797      ;
; 1.209 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.441      ; 1.821      ;
; 1.210 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.441      ; 1.822      ;
; 1.215 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.417      ; 1.803      ;
; 1.245 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.441      ; 1.857      ;
; 1.247 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.441      ; 1.859      ;
; 1.247 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.441      ; 1.859      ;
; 1.248 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.441      ; 1.860      ;
; 1.256 ; banco_registradores:reg_bank_inst|registers~79     ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.444      ; 1.871      ;
; 1.260 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.writing         ; clock        ; clock       ; 0.000        ; 0.072      ; 1.503      ;
; 1.265 ; banco_registradores:reg_bank_inst|registers~87     ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.429      ; 1.865      ;
; 1.273 ; banco_registradores:reg_bank_inst|registers~82     ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.444      ; 1.888      ;
; 1.274 ; banco_registradores:reg_bank_inst|registers~90     ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.429      ; 1.874      ;
; 1.278 ; banco_registradores:reg_bank_inst|registers~101    ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.042      ; 1.491      ;
; 1.279 ; banco_registradores:reg_bank_inst|registers~76     ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.444      ; 1.894      ;
; 1.280 ; banco_registradores:reg_bank_inst|registers~88     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.429      ; 1.880      ;
; 1.291 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.441      ; 1.903      ;
; 1.296 ; banco_registradores:reg_bank_inst|registers~53     ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.031      ; 1.498      ;
; 1.300 ; banco_registradores:reg_bank_inst|registers~61     ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.054      ; 1.525      ;
; 1.304 ; banco_registradores:reg_bank_inst|registers~81     ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.439      ; 1.914      ;
; 1.309 ; banco_registradores:reg_bank_inst|registers~72     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.416      ; 1.896      ;
; 1.320 ; banco_registradores:reg_bank_inst|registers~64     ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.030      ; 1.521      ;
; 1.320 ; banco_registradores:reg_bank_inst|registers~117    ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.429      ; 1.920      ;
; 1.322 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|state.writing         ; clock        ; clock       ; 0.000        ; 0.072      ; 1.565      ;
; 1.325 ; banco_registradores:reg_bank_inst|registers~52     ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.030      ; 1.526      ;
; 1.325 ; banco_registradores:reg_bank_inst|registers~31     ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.089      ; 1.585      ;
; 1.328 ; banco_registradores:reg_bank_inst|registers~34     ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.089      ; 1.588      ;
; 1.334 ; banco_registradores:reg_bank_inst|registers~113    ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.044      ; 1.549      ;
; 1.337 ; banco_registradores:reg_bank_inst|registers~102    ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.042      ; 1.550      ;
; 1.339 ; banco_registradores:reg_bank_inst|registers~103    ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.042      ; 1.552      ;
; 1.340 ; banco_registradores:reg_bank_inst|registers~111    ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.044      ; 1.555      ;
; 1.342 ; banco_registradores:reg_bank_inst|registers~104    ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.042      ; 1.555      ;
; 1.345 ; banco_registradores:reg_bank_inst|registers~75     ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.440      ; 1.956      ;
; 1.346 ; banco_registradores:reg_bank_inst|registers~74     ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.416      ; 1.933      ;
; 1.349 ; banco_registradores:reg_bank_inst|registers~30     ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.089      ; 1.609      ;
; 1.356 ; banco_registradores:reg_bank_inst|registers~23     ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.063      ; 1.590      ;
+-------+----------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -0.597 ; -35.238           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.183 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -165.708                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.597 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[1]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.711      ;
; -0.581 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[3]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.695      ;
; -0.579 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[6]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.693      ;
; -0.576 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[4]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.690      ;
; -0.545 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[12]   ; clock        ; clock       ; 1.000        ; 0.127      ; 1.659      ;
; -0.537 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[7]    ; clock        ; clock       ; 1.000        ; 0.148      ; 1.672      ;
; -0.535 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[15]   ; clock        ; clock       ; 1.000        ; 0.148      ; 1.670      ;
; -0.531 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[9]    ; clock        ; clock       ; 1.000        ; 0.148      ; 1.666      ;
; -0.513 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[1]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.627      ;
; -0.507 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.040     ; 1.454      ;
; -0.494 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.reading    ; clock        ; clock       ; 1.000        ; -0.040     ; 1.441      ;
; -0.485 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[6]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.599      ;
; -0.485 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[4]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.599      ;
; -0.480 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[5]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.594      ;
; -0.476 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[3]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.590      ;
; -0.469 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.040     ; 1.416      ;
; -0.467 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.writing    ; clock        ; clock       ; 1.000        ; -0.040     ; 1.414      ;
; -0.463 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.pickingReg ; clock        ; clock       ; 1.000        ; -0.040     ; 1.410      ;
; -0.461 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[2]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.575      ;
; -0.458 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.040     ; 1.405      ;
; -0.456 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.reading    ; clock        ; clock       ; 1.000        ; -0.040     ; 1.403      ;
; -0.445 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[8]    ; clock        ; clock       ; 1.000        ; 0.148      ; 1.580      ;
; -0.445 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.reading    ; clock        ; clock       ; 1.000        ; -0.040     ; 1.392      ;
; -0.445 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[5]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.559      ;
; -0.436 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[14]   ; clock        ; clock       ; 1.000        ; 0.148      ; 1.571      ;
; -0.436 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[10]   ; clock        ; clock       ; 1.000        ; 0.148      ; 1.571      ;
; -0.435 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[0]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.549      ;
; -0.431 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[7]    ; clock        ; clock       ; 1.000        ; 0.148      ; 1.566      ;
; -0.430 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[13]   ; clock        ; clock       ; 1.000        ; 0.148      ; 1.565      ;
; -0.429 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.writing    ; clock        ; clock       ; 1.000        ; -0.040     ; 1.376      ;
; -0.425 ; banco_registradores:reg_bank_inst|registers~45     ; banco_registradores:reg_bank_inst|outputBank[9]    ; clock        ; clock       ; 1.000        ; 0.149      ; 1.561      ;
; -0.425 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.pickingReg ; clock        ; clock       ; 1.000        ; -0.040     ; 1.372      ;
; -0.423 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[11]   ; clock        ; clock       ; 1.000        ; 0.148      ; 1.558      ;
; -0.422 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[8]    ; clock        ; clock       ; 1.000        ; 0.148      ; 1.557      ;
; -0.418 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.writing    ; clock        ; clock       ; 1.000        ; -0.040     ; 1.365      ;
; -0.414 ; banco_registradores:reg_bank_inst|registers~69     ; banco_registradores:reg_bank_inst|outputBank[1]    ; clock        ; clock       ; 1.000        ; 0.126      ; 1.527      ;
; -0.414 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.pickingReg ; clock        ; clock       ; 1.000        ; -0.040     ; 1.361      ;
; -0.405 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.341      ;
; -0.405 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.341      ;
; -0.405 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.341      ;
; -0.405 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.341      ;
; -0.405 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.341      ;
; -0.405 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~121    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.341      ;
; -0.405 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~122    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.341      ;
; -0.405 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~128    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.341      ;
; -0.386 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[12]   ; clock        ; clock       ; 1.000        ; 0.127      ; 1.500      ;
; -0.386 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.322      ;
; -0.386 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.322      ;
; -0.386 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.322      ;
; -0.386 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.322      ;
; -0.386 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.322      ;
; -0.386 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~121    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.322      ;
; -0.386 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~122    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.322      ;
; -0.386 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|registers~128    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.322      ;
; -0.384 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.320      ;
; -0.384 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.320      ;
; -0.384 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.320      ;
; -0.384 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.320      ;
; -0.384 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.320      ;
; -0.384 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~121    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.320      ;
; -0.384 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~122    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.320      ;
; -0.384 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~128    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.320      ;
; -0.382 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[9]    ; clock        ; clock       ; 1.000        ; 0.148      ; 1.517      ;
; -0.375 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[2]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.489      ;
; -0.370 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[13]   ; clock        ; clock       ; 1.000        ; 0.148      ; 1.505      ;
; -0.352 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|outputBank[15]   ; clock        ; clock       ; 1.000        ; 0.148      ; 1.487      ;
; -0.350 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~73     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.297      ;
; -0.350 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~81     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.297      ;
; -0.348 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~68     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.295      ;
; -0.348 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~69     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.295      ;
; -0.348 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~70     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.295      ;
; -0.348 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~71     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.295      ;
; -0.348 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~72     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.295      ;
; -0.348 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~74     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.295      ;
; -0.348 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~75     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.295      ;
; -0.343 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~73     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.290      ;
; -0.343 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~81     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.290      ;
; -0.343 ; banco_registradores:reg_bank_inst|registers~48     ; banco_registradores:reg_bank_inst|outputBank[12]   ; clock        ; clock       ; 1.000        ; 0.128      ; 1.458      ;
; -0.342 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~68     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.289      ;
; -0.342 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~69     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.289      ;
; -0.342 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~70     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.289      ;
; -0.342 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~71     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.289      ;
; -0.342 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~72     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.289      ;
; -0.342 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~74     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.289      ;
; -0.342 ; banco_registradores:reg_bank_inst|outputReg[1]     ; banco_registradores:reg_bank_inst|registers~75     ; clock        ; clock       ; 1.000        ; -0.040     ; 1.289      ;
; -0.328 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[0]    ; clock        ; clock       ; 1.000        ; 0.127      ; 1.442      ;
; -0.328 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~116    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.264      ;
; -0.328 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~117    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.264      ;
; -0.328 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~118    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.264      ;
; -0.328 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~119    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.264      ;
; -0.328 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~120    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.264      ;
; -0.328 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~121    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.264      ;
; -0.328 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~122    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.264      ;
; -0.328 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|registers~128    ; clock        ; clock       ; 1.000        ; -0.051     ; 1.264      ;
; -0.314 ; banco_registradores:reg_bank_inst|registers~37     ; banco_registradores:reg_bank_inst|outputBank[1]    ; clock        ; clock       ; 1.000        ; 0.126      ; 1.427      ;
; -0.313 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|state.IDLE       ; clock        ; clock       ; 1.000        ; -0.040     ; 1.260      ;
; -0.311 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~84     ; clock        ; clock       ; 1.000        ; -0.051     ; 1.247      ;
; -0.311 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~85     ; clock        ; clock       ; 1.000        ; -0.051     ; 1.247      ;
; -0.311 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~86     ; clock        ; clock       ; 1.000        ; -0.051     ; 1.247      ;
; -0.311 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|registers~87     ; clock        ; clock       ; 1.000        ; -0.051     ; 1.247      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                         ;
+-------+----------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.pickingReg      ; clock        ; clock       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|state.IDLE            ; clock        ; clock       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; banco_registradores:reg_bank_inst|state.writing    ; banco_registradores:reg_bank_inst|state.writing         ; clock        ; clock       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|state.reading         ; clock        ; clock       ; 0.000        ; 0.040      ; 0.307      ;
; 0.278 ; banco_registradores:reg_bank_inst|state.IDLE       ; banco_registradores:reg_bank_inst|outputState.IDLE~reg0 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.402      ;
; 0.410 ; banco_registradores:reg_bank_inst|registers~141    ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.043      ; 0.537      ;
; 0.412 ; banco_registradores:reg_bank_inst|registers~144    ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.537      ;
; 0.413 ; banco_registradores:reg_bank_inst|registers~133    ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.538      ;
; 0.413 ; banco_registradores:reg_bank_inst|registers~132    ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.538      ;
; 0.457 ; banco_registradores:reg_bank_inst|registers~96     ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.226      ; 0.767      ;
; 0.458 ; banco_registradores:reg_bank_inst|registers~85     ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.226      ; 0.768      ;
; 0.458 ; banco_registradores:reg_bank_inst|registers~84     ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.226      ; 0.768      ;
; 0.473 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.215      ; 0.772      ;
; 0.473 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.215      ; 0.772      ;
; 0.474 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.215      ; 0.773      ;
; 0.501 ; banco_registradores:reg_bank_inst|registers~145    ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.043      ; 0.628      ;
; 0.504 ; banco_registradores:reg_bank_inst|registers~143    ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.043      ; 0.631      ;
; 0.504 ; banco_registradores:reg_bank_inst|registers~135    ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; banco_registradores:reg_bank_inst|registers~134    ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.629      ;
; 0.505 ; banco_registradores:reg_bank_inst|registers~142    ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.043      ; 0.632      ;
; 0.506 ; banco_registradores:reg_bank_inst|registers~136    ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.631      ;
; 0.516 ; banco_registradores:reg_bank_inst|registers~147    ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.043      ; 0.643      ;
; 0.517 ; banco_registradores:reg_bank_inst|registers~146    ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.043      ; 0.644      ;
; 0.517 ; banco_registradores:reg_bank_inst|registers~139    ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.043      ; 0.644      ;
; 0.519 ; banco_registradores:reg_bank_inst|registers~138    ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.644      ;
; 0.520 ; banco_registradores:reg_bank_inst|registers~140    ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.043      ; 0.647      ;
; 0.523 ; banco_registradores:reg_bank_inst|registers~137    ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.648      ;
; 0.541 ; banco_registradores:reg_bank_inst|registers~86     ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.226      ; 0.851      ;
; 0.546 ; banco_registradores:reg_bank_inst|registers~78     ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.239      ; 0.869      ;
; 0.548 ; banco_registradores:reg_bank_inst|registers~60     ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.039      ; 0.671      ;
; 0.550 ; banco_registradores:reg_bank_inst|registers~66     ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.039      ; 0.673      ;
; 0.553 ; banco_registradores:reg_bank_inst|registers~63     ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.039      ; 0.676      ;
; 0.555 ; banco_registradores:reg_bank_inst|registers~83     ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.239      ; 0.878      ;
; 0.556 ; banco_registradores:reg_bank_inst|registers~62     ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.039      ; 0.679      ;
; 0.559 ; banco_registradores:reg_bank_inst|registers~59     ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.039      ; 0.682      ;
; 0.561 ; banco_registradores:reg_bank_inst|registers~109    ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.028      ; 0.673      ;
; 0.561 ; banco_registradores:reg_bank_inst|registers~112    ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.027      ; 0.672      ;
; 0.562 ; banco_registradores:reg_bank_inst|registers~100    ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.027      ; 0.673      ;
; 0.562 ; banco_registradores:reg_bank_inst|registers~89     ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.226      ; 0.872      ;
; 0.565 ; banco_registradores:reg_bank_inst|registers~65     ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.039      ; 0.688      ;
; 0.566 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.237      ; 0.887      ;
; 0.566 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.237      ; 0.887      ;
; 0.566 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.237      ; 0.887      ;
; 0.566 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.237      ; 0.887      ;
; 0.566 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.237      ; 0.887      ;
; 0.566 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.237      ; 0.887      ;
; 0.566 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.237      ; 0.887      ;
; 0.566 ; banco_registradores:reg_bank_inst|state.reading    ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.237      ; 0.887      ;
; 0.567 ; banco_registradores:reg_bank_inst|registers~116    ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.226      ; 0.877      ;
; 0.567 ; banco_registradores:reg_bank_inst|registers~67     ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.039      ; 0.690      ;
; 0.568 ; banco_registradores:reg_bank_inst|registers~128    ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.226      ; 0.878      ;
; 0.572 ; banco_registradores:reg_bank_inst|registers~55     ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.017      ; 0.673      ;
; 0.578 ; banco_registradores:reg_bank_inst|registers~54     ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.016      ; 0.678      ;
; 0.578 ; banco_registradores:reg_bank_inst|registers~57     ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.017      ; 0.679      ;
; 0.581 ; banco_registradores:reg_bank_inst|registers~56     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.017      ; 0.682      ;
; 0.587 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|outputReg[0]          ; clock        ; clock       ; 0.000        ; 0.040      ; 0.711      ;
; 0.587 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|outputReg[2]          ; clock        ; clock       ; 0.000        ; 0.040      ; 0.711      ;
; 0.587 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|outputReg[1]          ; clock        ; clock       ; 0.000        ; 0.040      ; 0.711      ;
; 0.587 ; banco_registradores:reg_bank_inst|registers~58     ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.017      ; 0.688      ;
; 0.613 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.215      ; 0.912      ;
; 0.614 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[0]         ; clock        ; clock       ; 0.000        ; 0.215      ; 0.913      ;
; 0.615 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.215      ; 0.914      ;
; 0.616 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.237      ; 0.937      ;
; 0.617 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[12]        ; clock        ; clock       ; 0.000        ; 0.215      ; 0.916      ;
; 0.618 ; banco_registradores:reg_bank_inst|registers~79     ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.239      ; 0.941      ;
; 0.620 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.237      ; 0.941      ;
; 0.620 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.215      ; 0.919      ;
; 0.621 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[10]        ; clock        ; clock       ; 0.000        ; 0.237      ; 0.942      ;
; 0.621 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.237      ; 0.942      ;
; 0.625 ; banco_registradores:reg_bank_inst|outputReg[0]     ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.237      ; 0.946      ;
; 0.628 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.237      ; 0.949      ;
; 0.629 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.237      ; 0.950      ;
; 0.630 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.237      ; 0.951      ;
; 0.630 ; banco_registradores:reg_bank_inst|outputReg[2]     ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.237      ; 0.951      ;
; 0.631 ; banco_registradores:reg_bank_inst|registers~101    ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.027      ; 0.742      ;
; 0.634 ; banco_registradores:reg_bank_inst|registers~82     ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.239      ; 0.957      ;
; 0.635 ; banco_registradores:reg_bank_inst|registers~117    ; banco_registradores:reg_bank_inst|outputBank[1]         ; clock        ; clock       ; 0.000        ; 0.226      ; 0.945      ;
; 0.637 ; banco_registradores:reg_bank_inst|registers~76     ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.239      ; 0.960      ;
; 0.638 ; banco_registradores:reg_bank_inst|registers~87     ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.226      ; 0.948      ;
; 0.642 ; banco_registradores:reg_bank_inst|registers~88     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.226      ; 0.952      ;
; 0.643 ; banco_registradores:reg_bank_inst|registers~81     ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.237      ; 0.964      ;
; 0.649 ; banco_registradores:reg_bank_inst|registers~118    ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.226      ; 0.959      ;
; 0.650 ; banco_registradores:reg_bank_inst|registers~90     ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.226      ; 0.960      ;
; 0.651 ; banco_registradores:reg_bank_inst|registers~113    ; banco_registradores:reg_bank_inst|outputBank[13]        ; clock        ; clock       ; 0.000        ; 0.028      ; 0.763      ;
; 0.653 ; banco_registradores:reg_bank_inst|registers~102    ; banco_registradores:reg_bank_inst|outputBank[2]         ; clock        ; clock       ; 0.000        ; 0.027      ; 0.764      ;
; 0.654 ; banco_registradores:reg_bank_inst|registers~103    ; banco_registradores:reg_bank_inst|outputBank[3]         ; clock        ; clock       ; 0.000        ; 0.027      ; 0.765      ;
; 0.655 ; banco_registradores:reg_bank_inst|registers~111    ; banco_registradores:reg_bank_inst|outputBank[11]        ; clock        ; clock       ; 0.000        ; 0.028      ; 0.767      ;
; 0.658 ; banco_registradores:reg_bank_inst|registers~104    ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.027      ; 0.769      ;
; 0.658 ; banco_registradores:reg_bank_inst|registers~72     ; banco_registradores:reg_bank_inst|outputBank[4]         ; clock        ; clock       ; 0.000        ; 0.215      ; 0.957      ;
; 0.660 ; banco_registradores:reg_bank_inst|state.pickingReg ; banco_registradores:reg_bank_inst|state.writing         ; clock        ; clock       ; 0.000        ; 0.040      ; 0.784      ;
; 0.665 ; banco_registradores:reg_bank_inst|registers~75     ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.237      ; 0.986      ;
; 0.666 ; banco_registradores:reg_bank_inst|registers~115    ; banco_registradores:reg_bank_inst|outputBank[15]        ; clock        ; clock       ; 0.000        ; 0.028      ; 0.778      ;
; 0.668 ; banco_registradores:reg_bank_inst|registers~114    ; banco_registradores:reg_bank_inst|outputBank[14]        ; clock        ; clock       ; 0.000        ; 0.028      ; 0.780      ;
; 0.668 ; banco_registradores:reg_bank_inst|registers~107    ; banco_registradores:reg_bank_inst|outputBank[7]         ; clock        ; clock       ; 0.000        ; 0.028      ; 0.780      ;
; 0.669 ; banco_registradores:reg_bank_inst|registers~106    ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.027      ; 0.780      ;
; 0.672 ; banco_registradores:reg_bank_inst|registers~121    ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.226      ; 0.982      ;
; 0.673 ; banco_registradores:reg_bank_inst|registers~61     ; banco_registradores:reg_bank_inst|outputBank[9]         ; clock        ; clock       ; 0.000        ; 0.039      ; 0.796      ;
; 0.673 ; banco_registradores:reg_bank_inst|registers~105    ; banco_registradores:reg_bank_inst|outputBank[5]         ; clock        ; clock       ; 0.000        ; 0.027      ; 0.784      ;
; 0.674 ; banco_registradores:reg_bank_inst|registers~108    ; banco_registradores:reg_bank_inst|outputBank[8]         ; clock        ; clock       ; 0.000        ; 0.028      ; 0.786      ;
; 0.677 ; banco_registradores:reg_bank_inst|registers~74     ; banco_registradores:reg_bank_inst|outputBank[6]         ; clock        ; clock       ; 0.000        ; 0.215      ; 0.976      ;
+-------+----------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.128   ; 0.183 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -2.128   ; 0.183 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -225.317 ; 0.0   ; 0.0      ; 0.0     ; -198.32             ;
;  clock           ; -225.317 ; 0.000 ; N/A      ; N/A     ; -198.320            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; display[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[32]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[33]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display[34]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pickReg                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; startWriting            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; startReading            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; display[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; display[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; display[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; display[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; display[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; display[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[32]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[33]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display[34]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; display[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; display[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; display[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; display[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; display[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; display[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[32]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[33]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display[34]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; display[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; display[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; display[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; display[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; display[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; display[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[32]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[33]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display[34]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 852      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 852      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 159   ; 159  ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 168   ; 168  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; input[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pickReg      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; startReading ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; startWriting ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; display[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; input[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pickReg      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; startReading ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; startWriting ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; display[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Jan 30 12:00:46 2025
Info: Command: quartus_sta interface -c interface
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'interface.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.128            -225.317 clock 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -198.320 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.873
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.873            -193.929 clock 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -198.320 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.597             -35.238 clock 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.183               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -165.708 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 559 megabytes
    Info: Processing ended: Thu Jan 30 12:00:47 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


