$date
	Mon Nov 10 20:21:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! instrucao_out [7:0] $end
$var reg 8 " ler_endereco [7:0] $end
$var reg 1 # reset $end
$var integer 32 $ k [31:0] $end
$scope module rom $end
$var wire 8 % instrucao_out [7:0] $end
$var wire 8 & ler_endereco [7:0] $end
$var wire 1 # reset $end
$var wire 1 ' trucao_out $end
$var integer 32 ( k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
x'
bx &
bz %
bx $
x#
bx "
bz !
$end
#1
b100000 (
1#
#2
0'
b0 $
b0 "
b0 &
#3
b1 $
b1 "
b1 &
#4
b10 $
b10 "
b10 &
#5
b11 $
b11 "
b11 &
#6
b100 $
b100 "
b100 &
#7
b101 $
b101 "
b101 &
#8
b110 $
b110 "
b110 &
#9
b111 $
b111 "
b111 &
#10
b1000 $
b1000 "
b1000 &
#11
b1001 $
b1001 "
b1001 &
#12
b1010 $
b1010 "
b1010 &
#13
b1011 $
b1011 "
b1011 &
#14
b1100 $
b1100 "
b1100 &
#15
b1101 $
b1101 "
b1101 &
#16
b1110 $
b1110 "
b1110 &
#17
b1111 $
b1111 "
b1111 &
#18
b10000 $
b10000 "
b10000 &
#19
b10001 $
b10001 "
b10001 &
#20
b10010 $
b10010 "
b10010 &
#21
b10011 $
b10011 "
b10011 &
#22
b10100 $
b10100 "
b10100 &
#23
b10101 $
b10101 "
b10101 &
#24
b10110 $
b10110 "
b10110 &
#25
b10111 $
b10111 "
b10111 &
#26
b11000 $
b11000 "
b11000 &
#27
b11001 $
b11001 "
b11001 &
#28
b11010 $
b11010 "
b11010 &
#29
b11011 $
b11011 "
b11011 &
#30
b11100 $
b11100 "
b11100 &
#31
b11101 $
b11101 "
b11101 &
#32
b11110 $
b11110 "
b11110 &
#33
b11111 $
b11111 "
b11111 &
#34
x'
b100000 $
b100000 "
b100000 &
