// Seed: 3920677962
module module_0 (
    output tri  id_0,
    input  tri0 id_1
);
  wire id_3, id_4;
  parameter id_5 = 1;
  assign module_1.id_3 = 0;
  logic id_6 [-1 'h0 : -1  !=?  1] = 1;
  logic id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input uwire id_2,
    output wor id_3,
    input wire id_4,
    input uwire id_5,
    output supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    input uwire id_9,
    output supply0 id_10,
    output logic id_11,
    input tri id_12,
    input supply1 id_13,
    output tri id_14,
    input supply1 id_15
);
  assign id_10 = -1;
  always_comb id_11 = 1;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  `define pp_17 0
  assign id_14 = id_9 ? -1 : 1 & id_2;
endmodule
