<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-a3 › mach › hwregs › marb_bar_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>marb_bar_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __marb_bar_defs_h</span>
<span class="cp">#define __marb_bar_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           marb_bar.r</span>
<span class="cm"> * </span>
<span class="cm"> *   by ../../../tools/rdesc/bin/rdes2c -outfile marb_bar_defs.h marb_bar.r</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope marb_bar */</span>

<span class="cp">#define STRIDE_marb_bar_rw_ddr2_slots 4</span>
<span class="cm">/* Register rw_ddr2_slots, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">owner</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_ddr2_slots</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_ddr2_slots 0</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_ddr2_slots 0</span>

<span class="cm">/* Register rw_h264_rd_burst, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ddr2_bsize</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_h264_rd_burst</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_h264_rd_burst 256</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_h264_rd_burst 256</span>

<span class="cm">/* Register rw_h264_wr_burst, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ddr2_bsize</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_h264_wr_burst</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_h264_wr_burst 260</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_h264_wr_burst 260</span>

<span class="cm">/* Register rw_ccd_burst, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ddr2_bsize</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_ccd_burst</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_ccd_burst 264</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_ccd_burst 264</span>

<span class="cm">/* Register rw_vin_wr_burst, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ddr2_bsize</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_vin_wr_burst</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_vin_wr_burst 268</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_vin_wr_burst 268</span>

<span class="cm">/* Register rw_vin_rd_burst, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ddr2_bsize</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_vin_rd_burst</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_vin_rd_burst 272</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_vin_rd_burst 272</span>

<span class="cm">/* Register rw_sclr_rd_burst, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ddr2_bsize</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_sclr_rd_burst</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_sclr_rd_burst 276</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_sclr_rd_burst 276</span>

<span class="cm">/* Register rw_vout_burst, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ddr2_bsize</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_vout_burst</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_vout_burst 280</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_vout_burst 280</span>

<span class="cm">/* Register rw_sclr_fifo_burst, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ddr2_bsize</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_sclr_fifo_burst</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_sclr_fifo_burst 284</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_sclr_fifo_burst 284</span>

<span class="cm">/* Register rw_l2cache_burst, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ddr2_bsize</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_l2cache_burst</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_l2cache_burst 288</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_l2cache_burst 288</span>

<span class="cm">/* Register rw_intr_mask, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_intr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_intr_mask 292</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_intr_mask 292</span>

<span class="cm">/* Register rw_ack_intr, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_ack_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_ack_intr 296</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_ack_intr 296</span>

<span class="cm">/* Register r_intr, scope marb_bar, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_r_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_r_intr 300</span>

<span class="cm">/* Register r_masked_intr, scope marb_bar, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bp3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_r_masked_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_r_masked_intr 304</span>

<span class="cm">/* Register rw_stop_mask, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_wr</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_wr</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_rd</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vout</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_fifo</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">l2cache</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_stop_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_stop_mask 308</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_stop_mask 308</span>

<span class="cm">/* Register r_stopped, scope marb_bar, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_wr</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_wr</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_rd</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vout</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_fifo</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">l2cache</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_r_stopped</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_r_stopped 312</span>

<span class="cm">/* Register rw_no_snoop, scope marb_bar, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_wr</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_wr</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_rd</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vout</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_fifo</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">l2cache</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_rw_no_snoop</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_rw_no_snoop 576</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_rw_no_snoop 576</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_marb_bar_ccd</span>                        <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_marb_bar_h264_rd</span>                    <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_h264_wr</span>                    <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_marb_bar_l2cache</span>                    <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_marb_bar_no</span>                         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_r_stopped_default</span>          <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_ccd_burst_default</span>       <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_ddr2_slots_default</span>      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_ddr2_slots_size</span>         <span class="o">=</span> <span class="mh">0x00000040</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_h264_rd_burst_default</span>   <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_h264_wr_burst_default</span>   <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_intr_mask_default</span>       <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_l2cache_burst_default</span>   <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_no_snoop_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_sclr_fifo_burst_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_sclr_rd_burst_default</span>   <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_stop_mask_default</span>       <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_vin_rd_burst_default</span>    <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_vin_wr_burst_default</span>    <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_rw_vout_burst_default</span>      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_sclr_fifo</span>                  <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_marb_bar_sclr_rd</span>                    <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_marb_bar_vin_rd</span>                     <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_marb_bar_vin_wr</span>                     <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_marb_bar_vout</span>                       <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_marb_bar_yes</span>                        <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __marb_bar_defs_h */</span><span class="cp"></span>
<span class="cp">#ifndef __marb_bar_bp_defs_h</span>
<span class="cp">#define __marb_bar_bp_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           marb_bar.r</span>
<span class="cm"> * </span>
<span class="cm"> *   by ../../../tools/rdesc/bin/rdes2c -outfile marb_bar_defs.h marb_bar.r</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope marb_bar_bp */</span>

<span class="cm">/* Register rw_first_addr, scope marb_bar_bp, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_marb_bar_bp_rw_first_addr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_bp_rw_first_addr 0</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_bp_rw_first_addr 0</span>

<span class="cm">/* Register rw_last_addr, scope marb_bar_bp, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_marb_bar_bp_rw_last_addr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_bp_rw_last_addr 4</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_bp_rw_last_addr 4</span>

<span class="cm">/* Register rw_op, scope marb_bar_bp, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wr</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd_excl</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pri_wr</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">us_rd</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">us_wr</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">us_rd_excl</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">us_pri_wr</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_bp_rw_op</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_bp_rw_op 8</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_bp_rw_op 8</span>

<span class="cm">/* Register rw_clients, scope marb_bar_bp, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_wr</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_wr</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_rd</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vout</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_fifo</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">l2cache</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_bp_rw_clients</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_bp_rw_clients 12</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_bp_rw_clients 12</span>

<span class="cm">/* Register rw_options, scope marb_bar_bp, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wrap</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_bp_rw_options</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_bp_rw_options 16</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_bp_rw_options 16</span>

<span class="cm">/* Register r_brk_addr, scope marb_bar_bp, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_marb_bar_bp_r_brk_addr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_bp_r_brk_addr 20</span>

<span class="cm">/* Register r_brk_op, scope marb_bar_bp, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wr</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd_excl</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pri_wr</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">us_rd</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">us_wr</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">us_rd_excl</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">us_pri_wr</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_bp_r_brk_op</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_bp_r_brk_op 24</span>

<span class="cm">/* Register r_brk_clients, scope marb_bar_bp, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_wr</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_wr</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_rd</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vout</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_fifo</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">l2cache</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_bp_r_brk_clients</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_bp_r_brk_clients 28</span>

<span class="cm">/* Register r_brk_first_client, scope marb_bar_bp, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264_wr</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_wr</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin_rd</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_rd</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vout</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_fifo</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">l2cache</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_marb_bar_bp_r_brk_first_client</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_bp_r_brk_first_client 32</span>

<span class="cm">/* Register r_brk_size, scope marb_bar_bp, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_marb_bar_bp_r_brk_size</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_bp_r_brk_size 36</span>

<span class="cm">/* Register rw_ack, scope marb_bar_bp, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_marb_bar_bp_rw_ack</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_marb_bar_bp_rw_ack 40</span>
<span class="cp">#define REG_WR_ADDR_marb_bar_bp_rw_ack 40</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_marb_bar_bp_no</span>                      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_bp_rw_op_default</span>           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_bp_rw_options_default</span>      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_marb_bar_bp_yes</span>                     <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __marb_bar_bp_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
