#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May  1 20:05:16 2024
# Process ID: 3336
# Current directory: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12540 C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.xpr
# Log file: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/vivado.log
# Journal file: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2\vivado.jou
# Running On: AUDITORIA, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17009 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.xpr}
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
launch_simulation
source top_fsm_example1.tcl
add_force {/top_fsm_example1/sw[2]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {1 0ns}
run all
close_sim
launch_simulation
source top_fsm_example1.tcl
add_force {/top_fsm_example1/sw[2]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {1 0ns}
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
run all
close_sim
launch_simulation
source top_fsm_example1.tcl
close_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source top_fsm_example1.tcl
add_force {/top_fsm_example1/sw} -radix hex {1 0ns}
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
run all
add_force {/top_fsm_example1/sw[0]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {1 0ns}
run all
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
run all
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
run all
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {0 0ns}
run all
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {10 0ns}
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {0 0ns}
run all
close_sim
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
launch_simulation
launch_simulation
source top_fsm_example1.tcl
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {1 0ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[2]} -radix hex {0 0ns}
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
run all
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
close_hw_manager
launch_simulation
source top_fsm_example1.tcl
add_force {/top_fsm_example1/sw[2]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {1 1ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {1 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {0 0ns}
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
run all
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
run all
close_sim
refresh_design
refresh_design
launch_simulation
source top_fsm_example1.tcl
add_force {/top_fsm_example1/sw[1]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[2]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {O 0ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {1 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {0 0ns}
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
run all
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
refresh_design
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
