{"Source Block": ["verilog-ethernet/rtl/eth_axis_rx_64.v@340:350@HdlIdDef", "\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mux_64_4.v@326:336", "reg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@332:342", "reg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@490:500", "reg        output_ip_payload_tlast_reg = 0;\nreg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@571:581", "reg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@256:266", "reg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@338:348", "reg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/eth_mux_4.v@317:327", "reg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@298:308", "reg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@257:267", "reg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@491:501", "reg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@274:284", "reg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_axis_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_eth_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@492:502", "\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@240:250", "reg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@327:337", "reg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@343:353", "reg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@572:582", "\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@301:311", "reg       temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nalways @(posedge clk) begin\n"], ["verilog-ethernet/rtl/eth_mux_2.v@246:256", "reg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@304:314", "assign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_eth_payload_tvalid_reg <= 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@345:355", "reg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@333:343", "reg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@328:338", "\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@251:261", "reg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@299:309", "\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@432:442", "reg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@434:444", "reg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_axis_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_eth_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@252:262", "\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@295:305", "reg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@515:525", "reg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@339:349", "reg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@577:587", "reg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@250:260", "reg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@514:524", "reg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@622:632", "\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@513:523", "reg       output_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@272:282", "reg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_0_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_0_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_0_eth_payload_tvalid = output_0_eth_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@431:441", "reg       output_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@299:309", "reg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@304:314", "reg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n"], ["verilog-ethernet/rtl/eth_mux_4.v@319:329", "reg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nalways @(posedge clk) begin\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@621:631", "reg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@273:283", "\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_0_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_0_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_0_eth_payload_tvalid = output_0_eth_payload_tvalid_reg;\nassign output_0_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@570:580", "reg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@302:312", "reg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@245:255", "reg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/eth_mux_4.v@312:322", "reg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@318:328", "reg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/eth_mux_2.v@247:257", "reg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nalways @(posedge clk) begin\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@433:443", "reg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@575:585", "reg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@297:307", "reg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@620:630", "reg        output_ip_payload_tlast_reg = 0;\nreg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@294:304", "reg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@296:306", "reg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\n"]], "Diff Content": {"Delete": [[345, "reg        temp_eth_payload_tuser_reg = 0;\n"]], "Add": [[345, "    if (transfer_in_save) begin\n"], [345, "        save_axis_tdata_reg <= input_axis_tdata;\n"], [345, "        save_axis_tkeep_reg <= input_axis_tkeep;\n"], [345, "        save_axis_tuser_reg <= input_axis_tuser;\n"], [345, "    end\n"], [345, "end\n"]]}}