#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 7 6.1.7600
#Hostname: admin
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Feb 25 14:49:12 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test} C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/source/Desktop/01_led_test.v
I: Verilog-0001: Analyzing file C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/source/Desktop/01_led_test.v
I: Verilog-0002: [C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/source/Desktop/01_led_test.v(line number: 24)] Analyzing module led_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test} C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/source/Desktop/01_led_test.v successfully.
I: Module "led_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.918s wall, 0.000s user + 0.031s system = 0.031s CPU (1.6%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/source/Desktop/01_led_test.v(line number: 24)] Elaborating module led_test
Executing : rtl-elaborate successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.010s wall, 0.000s user + 0.016s system = 0.016s CPU (162.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 14:49:14 2023
Action compile: Peak memory pool usage is 166 MB
