MMC_TIMING_MMC_DDR52,VAR_0
SDMMC_MC1R,VAR_1
SDMMC_MC1R_DDR,VAR_2
sdhci_set_uhs_signaling,FUNC_0
sdhci_writeb,FUNC_1
sdhci_at91_set_uhs_signaling,FUNC_2
host,VAR_3
timing,VAR_4
