// Seed: 2622168608
module module_0 ();
  logic id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output logic [7:0] id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire _id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_19;
  assign id_13[id_6 :-1] = 1;
  wire id_20;
  xor primCall (id_11, id_12, id_17, id_18, id_19, id_20, id_21, id_22, id_3, id_4, id_7, id_9);
  wire id_21;
  ;
  wire [-1 : 1] id_22;
  module_0 modCall_1 ();
endmodule
