{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662582023912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662582023916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 07 14:20:23 2022 " "Processing started: Wed Sep 07 14:20:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662582023916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582023916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582023916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662582024862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662582024862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Suma " "Found entity 1: Suma" {  } { { "Suma.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582040991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582040991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Resta " "Found entity 1: Resta" {  } { { "Resta.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Resta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582040995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582040995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo " "Found entity 1: Modulo" {  } { { "Modulo.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582040999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582040999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "Multiplicacion.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582040999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582040999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Division " "Found entity 1: Division" {  } { { "Division.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andn.sv 1 1 " "Found 1 design units, including 1 entities, in source file andn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndN " "Found entity 1: AndN" {  } { { "AndN.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/AndN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orn.sv 1 1 " "Found 1 design units, including 1 entities, in source file orn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OrN " "Found entity 1: OrN" {  } { { "OrN.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/OrN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorn.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XorN " "Found entity 1: XorN" {  } { { "XorN.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/XorN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file calcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Calcu " "Found entity 1: Calcu" {  } { { "Calcu.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayhex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayHex " "Found entity 1: DisplayHex" {  } { { "DisplayHex.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/DisplayHex.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041023 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Mux.sv" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1662582041023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcalcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testcalcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCalcu " "Found entity 1: testCalcu" {  } { { "testCalcu.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/testCalcu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.sv 1 1 " "Found 1 design units, including 1 entities, in source file leftshift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "LeftShift.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/LeftShift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift.sv 1 1 " "Found 1 design units, including 1 entities, in source file rightshift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RightShift " "Found entity 1: RightShift" {  } { { "RightShift.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/RightShift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Comparador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_switch.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_switch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button_Switch " "Found entity 1: Button_Switch" {  } { { "Button_Switch.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Button_Switch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_detector " "Found entity 1: flag_detector" {  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Overflow " "Found entity 1: Overflow" {  } { { "Overflow.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simcalcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file simcalcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simCalcu " "Found entity 1: simCalcu" {  } { { "simCalcu.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/simCalcu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calcu " "Elaborating entity \"Calcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662582041167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button_Switch Button_Switch:button1 " "Elaborating entity \"Button_Switch\" for hierarchy \"Button_Switch:button1\"" {  } { { "Calcu.sv" "button1" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "Calcu.sv" "alu1" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suma ALU:alu1\|Suma:sumador " "Elaborating entity \"Suma\" for hierarchy \"ALU:alu1\|Suma:sumador\"" {  } { { "ALU.sv" "sumador" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Resta ALU:alu1\|Resta:restador " "Elaborating entity \"Resta\" for hierarchy \"ALU:alu1\|Resta:restador\"" {  } { { "ALU.sv" "restador" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulo ALU:alu1\|Modulo:modulador " "Elaborating entity \"Modulo\" for hierarchy \"ALU:alu1\|Modulo:modulador\"" {  } { { "ALU.sv" "modulador" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicacion ALU:alu1\|Multiplicacion:multiplicador " "Elaborating entity \"Multiplicacion\" for hierarchy \"ALU:alu1\|Multiplicacion:multiplicador\"" {  } { { "ALU.sv" "multiplicador" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Division ALU:alu1\|Division:divisor " "Elaborating entity \"Division\" for hierarchy \"ALU:alu1\|Division:divisor\"" {  } { { "ALU.sv" "divisor" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndN ALU:alu1\|AndN:ander " "Elaborating entity \"AndN\" for hierarchy \"ALU:alu1\|AndN:ander\"" {  } { { "ALU.sv" "ander" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrN ALU:alu1\|OrN:orer " "Elaborating entity \"OrN\" for hierarchy \"ALU:alu1\|OrN:orer\"" {  } { { "ALU.sv" "orer" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorN ALU:alu1\|XorN:xorer " "Elaborating entity \"XorN\" for hierarchy \"ALU:alu1\|XorN:xorer\"" {  } { { "ALU.sv" "xorer" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift ALU:alu1\|LeftShift:lShifter " "Elaborating entity \"LeftShift\" for hierarchy \"ALU:alu1\|LeftShift:lShifter\"" {  } { { "ALU.sv" "lShifter" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShift ALU:alu1\|RightShift:rShifter " "Elaborating entity \"RightShift\" for hierarchy \"ALU:alu1\|RightShift:rShifter\"" {  } { { "ALU.sv" "rShifter" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:mux1 " "Elaborating entity \"Mux\" for hierarchy \"Mux:mux1\"" {  } { { "Calcu.sv" "mux1" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_detector flag_detector:flag_dec " "Elaborating entity \"flag_detector\" for hierarchy \"flag_detector:flag_dec\"" {  } { { "Calcu.sv" "flag_dec" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 flag_detector.sv(31) " "Verilog HDL assignment warning at flag_detector.sv(31): truncated value with size 32 to match size of target (5)" {  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662582041195 "|Calcu|flag_detector:flag_dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saux flag_detector.sv(25) " "Verilog HDL Always Construct warning at flag_detector.sv(25): inferring latch(es) for variable \"saux\", which holds its previous value in one or more paths through the always construct" {  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662582041195 "|Calcu|flag_detector:flag_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saux\[0\] flag_detector.sv(38) " "Inferred latch for \"saux\[0\]\" at flag_detector.sv(38)" {  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041195 "|Calcu|flag_detector:flag_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saux\[1\] flag_detector.sv(38) " "Inferred latch for \"saux\[1\]\" at flag_detector.sv(38)" {  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041195 "|Calcu|flag_detector:flag_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saux\[2\] flag_detector.sv(38) " "Inferred latch for \"saux\[2\]\" at flag_detector.sv(38)" {  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041195 "|Calcu|flag_detector:flag_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saux\[3\] flag_detector.sv(38) " "Inferred latch for \"saux\[3\]\" at flag_detector.sv(38)" {  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041195 "|Calcu|flag_detector:flag_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saux\[4\] flag_detector.sv(38) " "Inferred latch for \"saux\[4\]\" at flag_detector.sv(38)" {  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041195 "|Calcu|flag_detector:flag_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Overflow flag_detector:flag_dec\|Overflow:overflow " "Elaborating entity \"Overflow\" for hierarchy \"flag_detector:flag_dec\|Overflow:overflow\"" {  } { { "flag_detector.sv" "overflow" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayHex DisplayHex:display2 " "Elaborating entity \"DisplayHex\" for hierarchy \"DisplayHex:display2\"" {  } { { "Calcu.sv" "display2" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041199 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu1\|Division:divisor\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu1\|Division:divisor\|Div0\"" {  } { { "Division.sv" "Div0" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Division.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662582041796 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu1\|Modulo:modulador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu1\|Modulo:modulador\|Mod0\"" {  } { { "Modulo.sv" "Mod0" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662582041796 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1662582041796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu1\|Division:divisor\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:alu1\|Division:divisor\|lpm_divide:Div0\"" {  } { { "Division.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Division.sv" 2 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582041888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu1\|Division:divisor\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:alu1\|Division:divisor\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662582041888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662582041888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662582041888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662582041888 ""}  } { { "Division.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Division.sv" 2 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662582041888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/db/lpm_divide_1am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582041988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582041988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582042016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582042016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu1\|Modulo:modulador\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:alu1\|Modulo:modulador\|lpm_divide:Mod0\"" {  } { { "Modulo.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 2 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582042028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu1\|Modulo:modulador\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:alu1\|Modulo:modulador\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662582042028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662582042028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662582042028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662582042028 ""}  } { { "Modulo.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 2 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662582042028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662582042100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582042100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flag_detector:flag_dec\|saux\[0\] " "Latch flag_detector:flag_dec\|saux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button_Switch:button1\|sAux " "Ports D and ENA on the latch are fed by the same signal Button_Switch:button1\|sAux" {  } { { "Button_Switch.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Button_Switch.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662582042288 ""}  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662582042288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flag_detector:flag_dec\|saux\[3\] " "Latch flag_detector:flag_dec\|saux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button_Switch:button1\|sAux " "Ports D and ENA on the latch are fed by the same signal Button_Switch:button1\|sAux" {  } { { "Button_Switch.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Button_Switch.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662582042288 ""}  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662582042288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flag_detector:flag_dec\|saux\[2\] " "Latch flag_detector:flag_dec\|saux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button_Switch:button1\|sAux " "Ports D and ENA on the latch are fed by the same signal Button_Switch:button1\|sAux" {  } { { "Button_Switch.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Button_Switch.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662582042288 ""}  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662582042288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flag_detector:flag_dec\|saux\[1\] " "Latch flag_detector:flag_dec\|saux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button_Switch:button1\|sAux " "Ports D and ENA on the latch are fed by the same signal Button_Switch:button1\|sAux" {  } { { "Button_Switch.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Button_Switch.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662582042288 ""}  } { { "flag_detector.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/flag_detector.sv" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662582042288 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662582042508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662582043112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662582043112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662582043252 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662582043252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662582043252 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1662582043252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662582043252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662582043289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 07 14:20:43 2022 " "Processing ended: Wed Sep 07 14:20:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662582043289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662582043289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662582043289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662582043289 ""}
