

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Thu Jan  2 19:12:51 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12567|  12567|  12567|  12567|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     16|     16|         2|          1|          1|     16|    yes   |
        |- Loop 2  |  12547|  12547|         5|          1|          0|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 11 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_buffer_15_1 = alloca i32"   --->   Operation 12 'alloca' 'kernel_buffer_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_buffer_15_2 = alloca i32"   --->   Operation 13 'alloca' 'kernel_buffer_15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_buffer_15_3 = alloca i32"   --->   Operation 14 'alloca' 'kernel_buffer_15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_15_4 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_15_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_buffer_15_5 = alloca i32"   --->   Operation 16 'alloca' 'kernel_buffer_15_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15_6 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_7 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_8 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_9 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_10 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_11 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_12 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_13 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_14 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_buffer_15_15 = alloca i32"   --->   Operation 26 'alloca' 'kernel_buffer_15_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader21" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %hls_label_0_end ], [ 0, %.preheader21.preheader.critedge ]"   --->   Operation 29 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %i_0, -16" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 30 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 31 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %i_0 to i4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 34 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %trunc_ln28 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 35 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_w_2 = getelementptr [16 x i15]* @SeparableConv2D_4_w_s, i64 0, i64 %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 36 'getelementptr' 'SeparableConv2D_4_w_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 37 'load' 'SeparableConv2D_4_w_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_2 : Operation 38 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln28, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 38 'switch' <Predicate = (!icmp_ln26)> <Delay = 1.42>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 39 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 40 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 13)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 41 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 42 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 11)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 43 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 44 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 9)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 45 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 46 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 47 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 6)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 48 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 5)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 49 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 4)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 50 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 51 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 2)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 52 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 53 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 0)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 54 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str226)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 56 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (3.25ns)   --->   "%SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 57 'load' 'SeparableConv2D_4_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i15 %SeparableConv2D_4_w_3 to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 58 'sext' 'kernel_buffer_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_14" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 59 'store' <Predicate = (trunc_ln28 == 14)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_13" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 60 'store' <Predicate = (trunc_ln28 == 13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_12" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 61 'store' <Predicate = (trunc_ln28 == 12)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_11" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 62 'store' <Predicate = (trunc_ln28 == 11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_10" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 63 'store' <Predicate = (trunc_ln28 == 10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_9" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 64 'store' <Predicate = (trunc_ln28 == 9)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_8" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 65 'store' <Predicate = (trunc_ln28 == 8)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_7" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 66 'store' <Predicate = (trunc_ln28 == 7)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_6" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 67 'store' <Predicate = (trunc_ln28 == 6)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_5" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'store' <Predicate = (trunc_ln28 == 5)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 69 'store' <Predicate = (trunc_ln28 == 4)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_3" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 70 'store' <Predicate = (trunc_ln28 == 3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 71 'store' <Predicate = (trunc_ln28 == 2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_1" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 72 'store' <Predicate = (trunc_ln28 == 1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 73 'store' <Predicate = (trunc_ln28 == 0)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 74 'store' <Predicate = (trunc_ln28 == 15)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str226, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 75 'specregionend' 'empty_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader21" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 76 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 77 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 7.09>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i14 [ %add_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 78 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 79 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %select_ln33, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 80 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %select_ln36_2, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 81 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ %buffer, %ifFalse ], [ -10739, %.preheader.preheader ]"   --->   Operation 82 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 83 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 84 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 85 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 86 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln39_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 87 'bitconcatenate' 'shl_ln39_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i7 %shl_ln39_4 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 88 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.73ns)   --->   "%sub_ln39 = sub i11 %zext_ln39, %zext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 89 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 90 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.63ns)   --->   "%add_ln39 = add i11 %sub_ln39, %zext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 91 'add' 'add_ln39' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (2.20ns)   --->   "%icmp_ln31 = icmp eq i14 %indvar_flatten18, -3840" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 92 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.81ns)   --->   "%add_ln31 = add i14 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 93 'add' 'add_ln31' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 95 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.77ns)   --->   "%icmp_ln33 = icmp eq i10 %indvar_flatten, 448" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 96 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 97 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 98 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i10 %shl_ln39_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 99 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln39_4_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 100 'bitconcatenate' 'shl_ln39_4_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i7 %shl_ln39_4_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 101 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.73ns)   --->   "%sub_ln39_1 = sub i11 %zext_ln39_2, %zext_ln39_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 102 'sub' 'sub_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.69ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i11 %sub_ln39_1, i11 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 103 'select' 'select_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i11 %sub_ln39_1, i11 %add_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 104 'select' 'select_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, true" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 105 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 106 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln36, %xor_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 107 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 %out_h, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 108 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln32" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 109 'add' 'out_w' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.97ns)   --->   "%or_ln36 = or i1 %and_ln32, %icmp_ln33" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 110 'or' 'or_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.21ns)   --->   "%select_ln36_1 = select i1 %or_ln36, i5 0, i5 %in_d_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 111 'select' 'select_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %out_w to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 112 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.21ns)   --->   "%select_ln36_2 = select i1 %and_ln32, i5 %out_w, i5 %select_ln32" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 113 'select' 'select_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.63ns)   --->   "%add_ln39_2 = add i11 %zext_ln36_1, %select_ln32_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 114 'add' 'add_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln36_3 = select i1 %and_ln32, i11 %add_ln39_2, i11 %select_ln32_2" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 115 'select' 'select_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i5 %select_ln36_1 to i4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 116 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.78ns)   --->   "%in_d = add i5 1, %select_ln36_1" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 117 'add' 'in_d' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.73ns)   --->   "%add_ln33 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 118 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.68ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i10 1, i10 %add_ln33" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 119 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 120 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 9.63>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i5 %select_ln36_2 to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 121 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i11 %select_ln36_3 to i15" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 122 'sext' 'sext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i5 %select_ln36_1 to i15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 123 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (3.36ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_1 = mul i15 784, %zext_ln39_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 124 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln39_1 = add i15 %mul_ln39_1, %sext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 125 'add' 'add_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i15 %add_ln39_1 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 126 'sext' 'sext_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i32 %sext_ln39 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 127 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 128 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 129 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 130 [1/1] (1.36ns)   --->   "%icmp_ln36_1 = icmp eq i5 %in_d, -16" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 130 'icmp' 'icmp_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36_1, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 131 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.63ns)   --->   "%add_ln47 = add i11 %zext_ln36_2, %select_ln32_1" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 132 'add' 'add_ln47' <Predicate = (icmp_ln36_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 133 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%kernel_buffer_15_1_s = load i32* %kernel_buffer_15_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 134 'load' 'kernel_buffer_15_1_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%kernel_buffer_15_2_s = load i32* %kernel_buffer_15_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 135 'load' 'kernel_buffer_15_2_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%kernel_buffer_15_3_s = load i32* %kernel_buffer_15_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 136 'load' 'kernel_buffer_15_3_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%kernel_buffer_15_4_s = load i32* %kernel_buffer_15_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 137 'load' 'kernel_buffer_15_4_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%kernel_buffer_15_5_s = load i32* %kernel_buffer_15_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 138 'load' 'kernel_buffer_15_5_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_buffer_15_6_s = load i32* %kernel_buffer_15_6" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 139 'load' 'kernel_buffer_15_6_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%kernel_buffer_15_7_s = load i32* %kernel_buffer_15_7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 140 'load' 'kernel_buffer_15_7_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%kernel_buffer_15_8_s = load i32* %kernel_buffer_15_8" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 141 'load' 'kernel_buffer_15_8_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%kernel_buffer_15_9_s = load i32* %kernel_buffer_15_9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 142 'load' 'kernel_buffer_15_9_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_buffer_15_10_1 = load i32* %kernel_buffer_15_10" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 143 'load' 'kernel_buffer_15_10_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%kernel_buffer_15_11_1 = load i32* %kernel_buffer_15_11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 144 'load' 'kernel_buffer_15_11_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%kernel_buffer_15_12_1 = load i32* %kernel_buffer_15_12" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 145 'load' 'kernel_buffer_15_12_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_buffer_15_13_1 = load i32* %kernel_buffer_15_13" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 146 'load' 'kernel_buffer_15_13_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%kernel_buffer_15_14_1 = load i32* %kernel_buffer_15_14" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 147 'load' 'kernel_buffer_15_14_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_buffer_15_15_1 = load i32* %kernel_buffer_15_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 148 'load' 'kernel_buffer_15_15_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 149 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 150 [1/1] (2.06ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_1_s, i32 %kernel_buffer_15_2_s, i32 %kernel_buffer_15_3_s, i32 %kernel_buffer_15_4_s, i32 %kernel_buffer_15_5_s, i32 %kernel_buffer_15_6_s, i32 %kernel_buffer_15_7_s, i32 %kernel_buffer_15_8_s, i32 %kernel_buffer_15_9_s, i32 %kernel_buffer_15_10_1, i32 %kernel_buffer_15_11_1, i32 %kernel_buffer_15_12_1, i32 %kernel_buffer_15_13_1, i32 %kernel_buffer_15_14_1, i32 %kernel_buffer_15_15_1, i4 %trunc_ln39)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 150 'mux' 'tmp_5' <Predicate = (!icmp_ln31)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 8.51>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 151 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (8.51ns)   --->   "%mul_ln39 = mul nsw i32 %sext_ln39_1, %tmp_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 152 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 6.53>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 153 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 154 'speclooptripcount' 'empty_17' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 155 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln36 = select i1 %or_ln36, i23 -10739, i23 %buffer_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 156 'select' 'select_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str428)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 157 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 158 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln39_2 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln39, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 159 'partselect' 'trunc_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln39_2 = sext i18 %trunc_ln39_2 to i23" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 160 'sext' 'sext_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (2.28ns) (out node of the LUT)   --->   "%buffer = add i23 %select_ln36, %sext_ln39_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 161 'add' 'buffer' <Predicate = (!icmp_ln31)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str428, i32 %tmp_3)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 162 'specregionend' 'empty_18' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 22)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 163 'bitselect' 'tmp_1' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i23 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 164 'trunc' 'trunc_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp_1, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 165 'xor' 'xor_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 166 'select' 'select_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 167 'and' 'and_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i11 %add_ln47 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 168 'sext' 'sext_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 169 'zext' 'zext_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 170 'getelementptr' 'output_addr' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 171 'store' <Predicate = (icmp_ln36_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 172 'br' <Predicate = (icmp_ln36_1)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 173 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 174 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 00111111110]
kernel_buffer_15_1    (alloca           ) [ 00111111110]
kernel_buffer_15_2    (alloca           ) [ 00111111110]
kernel_buffer_15_3    (alloca           ) [ 00111111110]
kernel_buffer_15_4    (alloca           ) [ 00111111110]
kernel_buffer_15_5    (alloca           ) [ 00111111110]
kernel_buffer_15_6    (alloca           ) [ 00111111110]
kernel_buffer_15_7    (alloca           ) [ 00111111110]
kernel_buffer_15_8    (alloca           ) [ 00111111110]
kernel_buffer_15_9    (alloca           ) [ 00111111110]
kernel_buffer_15_10   (alloca           ) [ 00111111110]
kernel_buffer_15_11   (alloca           ) [ 00111111110]
kernel_buffer_15_12   (alloca           ) [ 00111111110]
kernel_buffer_15_13   (alloca           ) [ 00111111110]
kernel_buffer_15_14   (alloca           ) [ 00111111110]
kernel_buffer_15_15   (alloca           ) [ 00111111110]
empty                 (speclooptripcount) [ 00000000000]
br_ln26               (br               ) [ 01110000000]
i_0                   (phi              ) [ 00100000000]
icmp_ln26             (icmp             ) [ 00110000000]
empty_15              (speclooptripcount) [ 00000000000]
i                     (add              ) [ 01110000000]
br_ln26               (br               ) [ 00000000000]
trunc_ln28            (trunc            ) [ 00110000000]
zext_ln28             (zext             ) [ 00000000000]
SeparableConv2D_4_w_2 (getelementptr    ) [ 00110000000]
switch_ln28           (switch           ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
tmp                   (specregionbegin  ) [ 00000000000]
specpipeline_ln27     (specpipeline     ) [ 00000000000]
SeparableConv2D_4_w_3 (load             ) [ 00000000000]
kernel_buffer_0       (sext             ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
empty_16              (specregionend    ) [ 00000000000]
br_ln26               (br               ) [ 01110000000]
br_ln32               (br               ) [ 00001111110]
indvar_flatten18      (phi              ) [ 00000111110]
out_h_0               (phi              ) [ 00000111110]
indvar_flatten        (phi              ) [ 00000111110]
out_w_0               (phi              ) [ 00000111110]
buffer_0              (phi              ) [ 00000111110]
in_d_0                (phi              ) [ 00000111110]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
shl_ln                (bitconcatenate   ) [ 00000000000]
zext_ln39             (zext             ) [ 00000000000]
shl_ln39_4            (bitconcatenate   ) [ 00000000000]
zext_ln39_1           (zext             ) [ 00000000000]
sub_ln39              (sub              ) [ 00000000000]
zext_ln36             (zext             ) [ 00000000000]
add_ln39              (add              ) [ 00000000000]
icmp_ln31             (icmp             ) [ 00000111110]
add_ln31              (add              ) [ 00001111110]
br_ln31               (br               ) [ 00000000000]
out_h                 (add              ) [ 00000000000]
icmp_ln33             (icmp             ) [ 00000000000]
select_ln32           (select           ) [ 00000000000]
shl_ln39_mid1         (bitconcatenate   ) [ 00000000000]
zext_ln39_2           (zext             ) [ 00000000000]
shl_ln39_4_mid1       (bitconcatenate   ) [ 00000000000]
zext_ln39_3           (zext             ) [ 00000000000]
sub_ln39_1            (sub              ) [ 00000000000]
select_ln32_1         (select           ) [ 00000110000]
select_ln32_2         (select           ) [ 00000000000]
xor_ln32              (xor              ) [ 00000000000]
icmp_ln36             (icmp             ) [ 00000000000]
and_ln32              (and              ) [ 00000000000]
select_ln31           (select           ) [ 00001111110]
out_w                 (add              ) [ 00000000000]
or_ln36               (or               ) [ 00000111110]
select_ln36_1         (select           ) [ 00000110000]
zext_ln36_1           (zext             ) [ 00000000000]
select_ln36_2         (select           ) [ 00001111110]
add_ln39_2            (add              ) [ 00000000000]
select_ln36_3         (select           ) [ 00000110000]
trunc_ln39            (trunc            ) [ 00000111000]
in_d                  (add              ) [ 00001111110]
add_ln33              (add              ) [ 00000000000]
select_ln33           (select           ) [ 00001111110]
br_ln0                (br               ) [ 00001111110]
zext_ln36_2           (zext             ) [ 00000000000]
sext_ln36             (sext             ) [ 00000000000]
zext_ln39_4           (zext             ) [ 00000000000]
mul_ln39_1            (mul              ) [ 00000000000]
add_ln39_1            (add              ) [ 00000000000]
sext_ln39             (sext             ) [ 00000000000]
zext_ln39_5           (zext             ) [ 00000000000]
input_addr            (getelementptr    ) [ 00000101000]
icmp_ln36_1           (icmp             ) [ 00000111110]
br_ln36               (br               ) [ 00000000000]
add_ln47              (add              ) [ 00000101110]
kernel_buffer_15_lo   (load             ) [ 00000000000]
kernel_buffer_15_1_s  (load             ) [ 00000000000]
kernel_buffer_15_2_s  (load             ) [ 00000000000]
kernel_buffer_15_3_s  (load             ) [ 00000000000]
kernel_buffer_15_4_s  (load             ) [ 00000000000]
kernel_buffer_15_5_s  (load             ) [ 00000000000]
kernel_buffer_15_6_s  (load             ) [ 00000000000]
kernel_buffer_15_7_s  (load             ) [ 00000000000]
kernel_buffer_15_8_s  (load             ) [ 00000000000]
kernel_buffer_15_9_s  (load             ) [ 00000000000]
kernel_buffer_15_10_1 (load             ) [ 00000000000]
kernel_buffer_15_11_1 (load             ) [ 00000000000]
kernel_buffer_15_12_1 (load             ) [ 00000000000]
kernel_buffer_15_13_1 (load             ) [ 00000000000]
kernel_buffer_15_14_1 (load             ) [ 00000000000]
kernel_buffer_15_15_1 (load             ) [ 00000000000]
input_load            (load             ) [ 00000100100]
tmp_5                 (mux              ) [ 00000100100]
sext_ln39_1           (sext             ) [ 00000000000]
mul_ln39              (mul              ) [ 00000100010]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
empty_17              (speclooptripcount) [ 00000000000]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
select_ln36           (select           ) [ 00000000000]
tmp_3                 (specregionbegin  ) [ 00000000000]
specpipeline_ln38     (specpipeline     ) [ 00000000000]
trunc_ln39_2          (partselect       ) [ 00000000000]
sext_ln39_2           (sext             ) [ 00000000000]
buffer                (add              ) [ 00001100000]
empty_18              (specregionend    ) [ 00000000000]
tmp_1                 (bitselect        ) [ 00000000000]
trunc_ln46            (trunc            ) [ 00000000000]
xor_ln46              (xor              ) [ 00000000000]
select_ln46           (select           ) [ 00000000000]
and_ln47              (and              ) [ 00000000000]
sext_ln47             (sext             ) [ 00000000000]
zext_ln47             (zext             ) [ 00000000000]
output_addr           (getelementptr    ) [ 00000000000]
store_ln47            (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
empty_14              (speclooptripcount) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_4_w_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str428"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_buffer_15_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_buffer_15_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kernel_buffer_15_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_buffer_15_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kernel_buffer_15_4_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_buffer_15_5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="kernel_buffer_15_6_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_6/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="kernel_buffer_15_7_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_7/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="kernel_buffer_15_8_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_8/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_buffer_15_9_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_9/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="kernel_buffer_15_10_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_10/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="kernel_buffer_15_11_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_11/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="kernel_buffer_15_12_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_12/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_buffer_15_13_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_13/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="kernel_buffer_15_14_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_14/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="kernel_buffer_15_15_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_15/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="SeparableConv2D_4_w_2_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_4_w_2/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_w_3/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="input_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="output_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln47_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="14" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/9 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="1"/>
<pin id="215" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="indvar_flatten18_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="1"/>
<pin id="226" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="indvar_flatten18_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/5 "/>
</bind>
</comp>

<comp id="235" class="1005" name="out_h_0_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="1"/>
<pin id="237" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="out_h_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/5 "/>
</bind>
</comp>

<comp id="246" class="1005" name="indvar_flatten_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="1"/>
<pin id="248" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="1" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="257" class="1005" name="out_w_0_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="1"/>
<pin id="259" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="out_w_0_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/5 "/>
</bind>
</comp>

<comp id="268" class="1005" name="buffer_0_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="23" slack="1"/>
<pin id="270" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="buffer_0_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="23" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="15" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/5 "/>
</bind>
</comp>

<comp id="280" class="1005" name="in_d_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="1"/>
<pin id="282" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="in_d_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln26_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln28_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln28_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="kernel_buffer_0_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="15" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln28_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="2"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln28_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="15" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="2"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln28_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="2"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln28_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="15" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="2"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln28_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln28_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="15" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="2"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln28_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="15" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="2"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln28_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="2"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln28_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="15" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="2"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln28_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="15" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="2"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln28_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln28_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="15" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="2"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln28_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="15" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="2"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln28_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="15" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln28_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="15" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="2"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln28_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="15" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="2"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="shl_ln_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln39_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="shl_ln39_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_4/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln39_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sub_ln39_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="7" slack="0"/>
<pin id="423" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln36_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln39_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln31_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="14" slack="0"/>
<pin id="438" dir="0" index="1" bw="13" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln31_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="14" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="out_h_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="5" slack="0"/>
<pin id="451" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln33_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln32_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="shl_ln39_mid1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="0" index="1" bw="5" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_mid1/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln39_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="0"/>
<pin id="478" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="shl_ln39_4_mid1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_4_mid1/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln39_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="7" slack="0"/>
<pin id="490" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sub_ln39_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="0"/>
<pin id="494" dir="0" index="1" bw="7" slack="0"/>
<pin id="495" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_1/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln32_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="11" slack="0"/>
<pin id="501" dir="0" index="2" bw="11" slack="0"/>
<pin id="502" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln32_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="11" slack="0"/>
<pin id="509" dir="0" index="2" bw="11" slack="0"/>
<pin id="510" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln32_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln36_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="and_ln32_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln31_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="0" index="2" bw="5" slack="0"/>
<pin id="536" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="out_w_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="5" slack="0"/>
<pin id="543" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln36_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln36_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="5" slack="0"/>
<pin id="556" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln36_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln36_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="5" slack="0"/>
<pin id="567" dir="0" index="2" bw="5" slack="0"/>
<pin id="568" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln39_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="0"/>
<pin id="574" dir="0" index="1" bw="11" slack="0"/>
<pin id="575" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="select_ln36_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="11" slack="0"/>
<pin id="581" dir="0" index="2" bw="11" slack="0"/>
<pin id="582" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_3/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="trunc_ln39_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="in_d_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="5" slack="0"/>
<pin id="593" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln33_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln33_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="0" index="2" bw="10" slack="0"/>
<pin id="606" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln36_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="1"/>
<pin id="612" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln36_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="1"/>
<pin id="615" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln39_4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="1"/>
<pin id="618" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_4/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln39_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="15" slack="0"/>
<pin id="621" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln39_5_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="15" slack="0"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_5/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln36_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="1"/>
<pin id="629" dir="0" index="1" bw="5" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/6 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln47_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="0"/>
<pin id="634" dir="0" index="1" bw="11" slack="1"/>
<pin id="635" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="kernel_buffer_15_lo_load_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="5"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="kernel_buffer_15_1_s_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="5"/>
<pin id="642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_1_s/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="kernel_buffer_15_2_s_load_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="5"/>
<pin id="645" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_2_s/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="kernel_buffer_15_3_s_load_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="5"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_3_s/7 "/>
</bind>
</comp>

<comp id="649" class="1004" name="kernel_buffer_15_4_s_load_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="5"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_4_s/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="kernel_buffer_15_5_s_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="5"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_5_s/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="kernel_buffer_15_6_s_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="5"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_6_s/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="kernel_buffer_15_7_s_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="5"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_7_s/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="kernel_buffer_15_8_s_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="5"/>
<pin id="663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_8_s/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="kernel_buffer_15_9_s_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="5"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_9_s/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="kernel_buffer_15_10_1_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="5"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_10_1/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="kernel_buffer_15_11_1_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="5"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_11_1/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="kernel_buffer_15_12_1_load_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="5"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_12_1/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="kernel_buffer_15_13_1_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="5"/>
<pin id="678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_13_1/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="kernel_buffer_15_14_1_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="5"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_14_1/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="kernel_buffer_15_15_1_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="5"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_15_1/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="32" slack="0"/>
<pin id="689" dir="0" index="3" bw="32" slack="0"/>
<pin id="690" dir="0" index="4" bw="32" slack="0"/>
<pin id="691" dir="0" index="5" bw="32" slack="0"/>
<pin id="692" dir="0" index="6" bw="32" slack="0"/>
<pin id="693" dir="0" index="7" bw="32" slack="0"/>
<pin id="694" dir="0" index="8" bw="32" slack="0"/>
<pin id="695" dir="0" index="9" bw="32" slack="0"/>
<pin id="696" dir="0" index="10" bw="32" slack="0"/>
<pin id="697" dir="0" index="11" bw="32" slack="0"/>
<pin id="698" dir="0" index="12" bw="32" slack="0"/>
<pin id="699" dir="0" index="13" bw="32" slack="0"/>
<pin id="700" dir="0" index="14" bw="32" slack="0"/>
<pin id="701" dir="0" index="15" bw="32" slack="0"/>
<pin id="702" dir="0" index="16" bw="32" slack="0"/>
<pin id="703" dir="0" index="17" bw="4" slack="2"/>
<pin id="704" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sext_ln39_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="mul_ln39_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="1"/>
<pin id="728" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="select_ln36_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="4"/>
<pin id="732" dir="0" index="1" bw="15" slack="0"/>
<pin id="733" dir="0" index="2" bw="23" slack="4"/>
<pin id="734" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/9 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln39_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="18" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="1"/>
<pin id="740" dir="0" index="2" bw="5" slack="0"/>
<pin id="741" dir="0" index="3" bw="6" slack="0"/>
<pin id="742" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln39_2/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sext_ln39_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="18" slack="0"/>
<pin id="748" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_2/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="buffer_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="23" slack="0"/>
<pin id="752" dir="0" index="1" bw="18" slack="0"/>
<pin id="753" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/9 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="23" slack="0"/>
<pin id="759" dir="0" index="2" bw="6" slack="0"/>
<pin id="760" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="trunc_ln46_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="23" slack="0"/>
<pin id="766" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="xor_ln46_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/9 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln46_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/9 "/>
</bind>
</comp>

<comp id="782" class="1004" name="and_ln47_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="0" index="1" bw="16" slack="0"/>
<pin id="785" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/9 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sext_ln47_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="11" slack="3"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/9 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln47_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="0"/>
<pin id="794" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/9 "/>
</bind>
</comp>

<comp id="797" class="1007" name="grp_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="15" slack="0"/>
<pin id="799" dir="0" index="1" bw="5" slack="0"/>
<pin id="800" dir="0" index="2" bw="11" slack="0"/>
<pin id="801" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_1/6 add_ln39_1/6 "/>
</bind>
</comp>

<comp id="806" class="1005" name="kernel_buffer_15_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="2"/>
<pin id="808" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="812" class="1005" name="kernel_buffer_15_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="2"/>
<pin id="814" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="kernel_buffer_15_2_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="2"/>
<pin id="820" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_2 "/>
</bind>
</comp>

<comp id="824" class="1005" name="kernel_buffer_15_3_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="2"/>
<pin id="826" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_3 "/>
</bind>
</comp>

<comp id="830" class="1005" name="kernel_buffer_15_4_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="2"/>
<pin id="832" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_4 "/>
</bind>
</comp>

<comp id="836" class="1005" name="kernel_buffer_15_5_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="2"/>
<pin id="838" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_5 "/>
</bind>
</comp>

<comp id="842" class="1005" name="kernel_buffer_15_6_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="2"/>
<pin id="844" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_6 "/>
</bind>
</comp>

<comp id="848" class="1005" name="kernel_buffer_15_7_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="2"/>
<pin id="850" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_7 "/>
</bind>
</comp>

<comp id="854" class="1005" name="kernel_buffer_15_8_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="2"/>
<pin id="856" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_8 "/>
</bind>
</comp>

<comp id="860" class="1005" name="kernel_buffer_15_9_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="2"/>
<pin id="862" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_9 "/>
</bind>
</comp>

<comp id="866" class="1005" name="kernel_buffer_15_10_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="2"/>
<pin id="868" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_10 "/>
</bind>
</comp>

<comp id="872" class="1005" name="kernel_buffer_15_11_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="2"/>
<pin id="874" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_11 "/>
</bind>
</comp>

<comp id="878" class="1005" name="kernel_buffer_15_12_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="2"/>
<pin id="880" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_12 "/>
</bind>
</comp>

<comp id="884" class="1005" name="kernel_buffer_15_13_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="2"/>
<pin id="886" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_13 "/>
</bind>
</comp>

<comp id="890" class="1005" name="kernel_buffer_15_14_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="2"/>
<pin id="892" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_14 "/>
</bind>
</comp>

<comp id="896" class="1005" name="kernel_buffer_15_15_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="2"/>
<pin id="898" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_15 "/>
</bind>
</comp>

<comp id="902" class="1005" name="icmp_ln26_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="906" class="1005" name="i_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="0"/>
<pin id="908" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="911" class="1005" name="trunc_ln28_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="1"/>
<pin id="913" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="915" class="1005" name="SeparableConv2D_4_w_2_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="4" slack="1"/>
<pin id="917" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_w_2 "/>
</bind>
</comp>

<comp id="920" class="1005" name="icmp_ln31_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="924" class="1005" name="add_ln31_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="14" slack="0"/>
<pin id="926" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="929" class="1005" name="select_ln32_1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="11" slack="1"/>
<pin id="931" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="select_ln31_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="5" slack="0"/>
<pin id="936" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="939" class="1005" name="or_ln36_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="4"/>
<pin id="941" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln36 "/>
</bind>
</comp>

<comp id="944" class="1005" name="select_ln36_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="5" slack="1"/>
<pin id="946" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="select_ln36_2_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="5" slack="0"/>
<pin id="951" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="select_ln36_3_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="11" slack="1"/>
<pin id="957" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="trunc_ln39_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="4" slack="2"/>
<pin id="962" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="965" class="1005" name="in_d_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="5" slack="0"/>
<pin id="967" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="971" class="1005" name="select_ln33_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="10" slack="0"/>
<pin id="973" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="976" class="1005" name="input_addr_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="14" slack="1"/>
<pin id="978" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="981" class="1005" name="icmp_ln36_1_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="3"/>
<pin id="983" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36_1 "/>
</bind>
</comp>

<comp id="985" class="1005" name="add_ln47_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="11" slack="3"/>
<pin id="987" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="990" class="1005" name="input_load_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="1"/>
<pin id="992" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="995" class="1005" name="tmp_5_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="mul_ln39_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="buffer_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="23" slack="1"/>
<pin id="1007" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="66" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="70" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="217" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="14" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="217" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="217" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="315"><net_src comp="181" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="312" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="312" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="312" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="312" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="312" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="312" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="312" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="312" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="312" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="312" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="312" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="312" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="312" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="312" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="312" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="72" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="239" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="12" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="74" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="239" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="404" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="261" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="420" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="228" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="78" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="228" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="18" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="239" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="250" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="82" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="12" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="261" pin="4"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="72" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="448" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="12" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="74" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="448" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="76" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="476" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="454" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="420" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="511"><net_src comp="454" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="492" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="430" pin="2"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="454" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="84" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="284" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="14" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="514" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="454" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="448" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="239" pin="4"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="18" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="460" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="526" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="454" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="12" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="284" pin="4"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="540" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="526" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="540" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="460" pin="3"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="560" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="498" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="526" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="506" pin="3"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="552" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="18" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="552" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="250" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="86" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="454" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="86" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="596" pin="2"/><net_sink comp="602" pin=2"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="631"><net_src comp="14" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="610" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="705"><net_src comp="90" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="706"><net_src comp="637" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="707"><net_src comp="640" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="708"><net_src comp="643" pin="1"/><net_sink comp="685" pin=3"/></net>

<net id="709"><net_src comp="646" pin="1"/><net_sink comp="685" pin=4"/></net>

<net id="710"><net_src comp="649" pin="1"/><net_sink comp="685" pin=5"/></net>

<net id="711"><net_src comp="652" pin="1"/><net_sink comp="685" pin=6"/></net>

<net id="712"><net_src comp="655" pin="1"/><net_sink comp="685" pin=7"/></net>

<net id="713"><net_src comp="658" pin="1"/><net_sink comp="685" pin=8"/></net>

<net id="714"><net_src comp="661" pin="1"/><net_sink comp="685" pin=9"/></net>

<net id="715"><net_src comp="664" pin="1"/><net_sink comp="685" pin=10"/></net>

<net id="716"><net_src comp="667" pin="1"/><net_sink comp="685" pin=11"/></net>

<net id="717"><net_src comp="670" pin="1"/><net_sink comp="685" pin=12"/></net>

<net id="718"><net_src comp="673" pin="1"/><net_sink comp="685" pin=13"/></net>

<net id="719"><net_src comp="676" pin="1"/><net_sink comp="685" pin=14"/></net>

<net id="720"><net_src comp="679" pin="1"/><net_sink comp="685" pin=15"/></net>

<net id="721"><net_src comp="682" pin="1"/><net_sink comp="685" pin=16"/></net>

<net id="729"><net_src comp="722" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="735"><net_src comp="70" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="736"><net_src comp="268" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="743"><net_src comp="96" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="98" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="745"><net_src comp="100" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="749"><net_src comp="737" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="730" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="102" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="750" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="104" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="767"><net_src comp="750" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="756" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="84" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="106" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="108" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="774" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="764" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="788"><net_src comp="782" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="802"><net_src comp="88" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="616" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="613" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="805"><net_src comp="797" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="809"><net_src comp="110" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="815"><net_src comp="114" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="821"><net_src comp="118" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="827"><net_src comp="122" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="833"><net_src comp="126" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="839"><net_src comp="130" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="845"><net_src comp="134" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="851"><net_src comp="138" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="857"><net_src comp="142" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="863"><net_src comp="146" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="869"><net_src comp="150" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="875"><net_src comp="154" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="881"><net_src comp="158" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="887"><net_src comp="162" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="893"><net_src comp="166" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="899"><net_src comp="170" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="905"><net_src comp="291" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="297" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="914"><net_src comp="303" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="174" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="923"><net_src comp="436" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="442" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="932"><net_src comp="498" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="937"><net_src comp="532" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="942"><net_src comp="546" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="947"><net_src comp="552" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="952"><net_src comp="564" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="958"><net_src comp="578" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="963"><net_src comp="586" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="685" pin=17"/></net>

<net id="968"><net_src comp="590" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="974"><net_src comp="602" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="979"><net_src comp="187" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="984"><net_src comp="627" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="632" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="993"><net_src comp="194" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="998"><net_src comp="685" pin="18"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1003"><net_src comp="725" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1008"><net_src comp="750" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="272" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: pointwise_conv2d_fix.4 : input_r | {6 7 }
	Port: pointwise_conv2d_fix.4 : SeparableConv2D_4_w_s | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		trunc_ln28 : 1
		zext_ln28 : 2
		SeparableConv2D_4_w_2 : 3
		SeparableConv2D_4_w_3 : 4
		switch_ln28 : 2
	State 3
		kernel_buffer_0 : 1
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		empty_16 : 1
	State 4
	State 5
		shl_ln : 1
		zext_ln39 : 2
		shl_ln39_4 : 1
		zext_ln39_1 : 2
		sub_ln39 : 3
		zext_ln36 : 1
		add_ln39 : 4
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		out_h : 1
		icmp_ln33 : 1
		select_ln32 : 2
		shl_ln39_mid1 : 2
		zext_ln39_2 : 3
		shl_ln39_4_mid1 : 2
		zext_ln39_3 : 3
		sub_ln39_1 : 4
		select_ln32_1 : 5
		select_ln32_2 : 5
		xor_ln32 : 2
		icmp_ln36 : 1
		and_ln32 : 2
		select_ln31 : 2
		out_w : 3
		or_ln36 : 2
		select_ln36_1 : 2
		zext_ln36_1 : 4
		select_ln36_2 : 2
		add_ln39_2 : 6
		select_ln36_3 : 7
		trunc_ln39 : 3
		in_d : 3
		add_ln33 : 1
		select_ln33 : 2
	State 6
		mul_ln39_1 : 1
		add_ln39_1 : 2
		sext_ln39 : 3
		zext_ln39_5 : 4
		input_addr : 5
		input_load : 6
		br_ln36 : 1
		add_ln47 : 1
	State 7
		tmp_5 : 1
	State 8
		mul_ln39 : 1
	State 9
		sext_ln39_2 : 1
		buffer : 2
		empty_18 : 1
		tmp_1 : 3
		trunc_ln46 : 3
		xor_ln46 : 4
		select_ln46 : 4
		and_ln47 : 5
		zext_ln47 : 1
		output_addr : 2
		store_ln47 : 5
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_297        |    0    |    0    |    15   |
|          |     add_ln39_fu_430    |    0    |    0    |    13   |
|          |     add_ln31_fu_442    |    0    |    0    |    19   |
|          |      out_h_fu_448      |    0    |    0    |    15   |
|    add   |      out_w_fu_540      |    0    |    0    |    15   |
|          |    add_ln39_2_fu_572   |    0    |    0    |    13   |
|          |       in_d_fu_590      |    0    |    0    |    15   |
|          |     add_ln33_fu_596    |    0    |    0    |    14   |
|          |     add_ln47_fu_632    |    0    |    0    |    13   |
|          |      buffer_fu_750     |    0    |    0    |    30   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln32_fu_460   |    0    |    0    |    5    |
|          |  select_ln32_1_fu_498  |    0    |    0    |    11   |
|          |  select_ln32_2_fu_506  |    0    |    0    |    11   |
|          |   select_ln31_fu_532   |    0    |    0    |    5    |
|  select  |  select_ln36_1_fu_552  |    0    |    0    |    5    |
|          |  select_ln36_2_fu_564  |    0    |    0    |    5    |
|          |  select_ln36_3_fu_578  |    0    |    0    |    11   |
|          |   select_ln33_fu_602   |    0    |    0    |    10   |
|          |   select_ln36_fu_730   |    0    |    0    |    23   |
|          |   select_ln46_fu_774   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_5_fu_685      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln26_fu_291    |    0    |    0    |    11   |
|          |    icmp_ln31_fu_436    |    0    |    0    |    13   |
|   icmp   |    icmp_ln33_fu_454    |    0    |    0    |    13   |
|          |    icmp_ln36_fu_520    |    0    |    0    |    11   |
|          |   icmp_ln36_1_fu_627   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln39_fu_420    |    0    |    0    |    14   |
|          |    sub_ln39_1_fu_492   |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln39_fu_725    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln32_fu_526    |    0    |    0    |    2    |
|          |     and_ln47_fu_782    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln32_fu_514    |    0    |    0    |    2    |
|          |     xor_ln46_fu_768    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln36_fu_546     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_797       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln28_fu_303   |    0    |    0    |    0    |
|   trunc  |    trunc_ln39_fu_586   |    0    |    0    |    0    |
|          |    trunc_ln46_fu_764   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln28_fu_307    |    0    |    0    |    0    |
|          |    zext_ln39_fu_404    |    0    |    0    |    0    |
|          |   zext_ln39_1_fu_416   |    0    |    0    |    0    |
|          |    zext_ln36_fu_426    |    0    |    0    |    0    |
|          |   zext_ln39_2_fu_476   |    0    |    0    |    0    |
|   zext   |   zext_ln39_3_fu_488   |    0    |    0    |    0    |
|          |   zext_ln36_1_fu_560   |    0    |    0    |    0    |
|          |   zext_ln36_2_fu_610   |    0    |    0    |    0    |
|          |   zext_ln39_4_fu_616   |    0    |    0    |    0    |
|          |   zext_ln39_5_fu_622   |    0    |    0    |    0    |
|          |    zext_ln47_fu_792    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | kernel_buffer_0_fu_312 |    0    |    0    |    0    |
|          |    sext_ln36_fu_613    |    0    |    0    |    0    |
|   sext   |    sext_ln39_fu_619    |    0    |    0    |    0    |
|          |   sext_ln39_1_fu_722   |    0    |    0    |    0    |
|          |   sext_ln39_2_fu_746   |    0    |    0    |    0    |
|          |    sext_ln47_fu_789    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_396     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln39_4_fu_408   |    0    |    0    |    0    |
|          |  shl_ln39_mid1_fu_468  |    0    |    0    |    0    |
|          | shl_ln39_4_mid1_fu_480 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|   trunc_ln39_2_fu_737  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_1_fu_756      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   446   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_4_w_2_reg_915|    4   |
|       add_ln31_reg_924      |   14   |
|       add_ln47_reg_985      |   11   |
|       buffer_0_reg_268      |   23   |
|       buffer_reg_1005       |   23   |
|         i_0_reg_213         |    5   |
|          i_reg_906          |    5   |
|      icmp_ln26_reg_902      |    1   |
|      icmp_ln31_reg_920      |    1   |
|     icmp_ln36_1_reg_981     |    1   |
|        in_d_0_reg_280       |    5   |
|         in_d_reg_965        |    5   |
|   indvar_flatten18_reg_224  |   14   |
|    indvar_flatten_reg_246   |   10   |
|      input_addr_reg_976     |   14   |
|      input_load_reg_990     |   16   |
| kernel_buffer_15_10_reg_866 |   32   |
| kernel_buffer_15_11_reg_872 |   32   |
| kernel_buffer_15_12_reg_878 |   32   |
| kernel_buffer_15_13_reg_884 |   32   |
| kernel_buffer_15_14_reg_890 |   32   |
| kernel_buffer_15_15_reg_896 |   32   |
|  kernel_buffer_15_1_reg_812 |   32   |
|  kernel_buffer_15_2_reg_818 |   32   |
|  kernel_buffer_15_3_reg_824 |   32   |
|  kernel_buffer_15_4_reg_830 |   32   |
|  kernel_buffer_15_5_reg_836 |   32   |
|  kernel_buffer_15_6_reg_842 |   32   |
|  kernel_buffer_15_7_reg_848 |   32   |
|  kernel_buffer_15_8_reg_854 |   32   |
|  kernel_buffer_15_9_reg_860 |   32   |
|   kernel_buffer_15_reg_806  |   32   |
|      mul_ln39_reg_1000      |   32   |
|       or_ln36_reg_939       |    1   |
|       out_h_0_reg_235       |    5   |
|       out_w_0_reg_257       |    5   |
|     select_ln31_reg_934     |    5   |
|    select_ln32_1_reg_929    |   11   |
|     select_ln33_reg_971     |   10   |
|    select_ln36_1_reg_944    |    5   |
|    select_ln36_2_reg_949    |    5   |
|    select_ln36_3_reg_955    |   11   |
|        tmp_5_reg_995        |   32   |
|      trunc_ln28_reg_911     |    4   |
|      trunc_ln39_reg_960     |    4   |
+-----------------------------+--------+
|            Total            |   794  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_181 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_194 |  p0  |   2  |  14  |   28   ||    9    |
|  buffer_0_reg_268 |  p0  |   2  |  23  |   46   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   82   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   446  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   794  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   794  |   473  |
+-----------+--------+--------+--------+--------+
