
---------- Begin Simulation Statistics ----------
final_tick                                13943432500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    237                       # Simulator instruction rate (inst/s)
host_mem_usage                                7483200                       # Number of bytes of host memory used
host_op_rate                                      243                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29720.93                       # Real time elapsed on the host
host_tick_rate                                 349494                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7054254                       # Number of instructions simulated
sim_ops                                       7234225                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010387                       # Number of seconds simulated
sim_ticks                                 10387280000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.152790                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  211243                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               222004                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                420                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4236                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            223804                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3218                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3905                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              687                       # Number of indirect misses.
system.cpu.branchPred.lookups                  252315                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10166                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          619                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1511578                       # Number of instructions committed
system.cpu.committedOps                       1542470                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.146942                       # CPI: cycles per instruction
system.cpu.discardedOps                         10869                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             848273                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             76402                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           394453                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1561219                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317769                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      307                       # number of quiesce instructions executed
system.cpu.numCycles                          4756849                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       307                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1054751     68.38%     68.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                    710      0.05%     68.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                  78963      5.12%     73.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                408046     26.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1542470                       # Class of committed instruction
system.cpu.quiesceCycles                     11862799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3195630                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          765                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        363937                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              128600                       # Transaction distribution
system.membus.trans_dist::ReadResp             131851                       # Transaction distribution
system.membus.trans_dist::WriteReq              53441                       # Transaction distribution
system.membus.trans_dist::WriteResp             53441                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          191                       # Transaction distribution
system.membus.trans_dist::WriteClean               28                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2962                       # Transaction distribution
system.membus.trans_dist::ReadExReq               112                       # Transaction distribution
system.membus.trans_dist::ReadExResp              112                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3045                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           207                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       178706                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        178706                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       358331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       365062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       357412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       357412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 731402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       194816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       194816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        32768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        44217                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11675957                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            542896                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001439                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037901                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  542115     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     781      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              542896                       # Request fanout histogram
system.membus.reqLayer6.occupancy           870543482                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6845375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8640968                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1345375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5473005                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          762807385                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15790750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6309255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1577314                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7886569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1577314                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6309255                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7886569                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7886569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7886569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15773138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       271005                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       271005                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       688130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       696322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       767290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7177                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11010052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11141124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     12197765                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1307466375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1080888537                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    609693000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6309255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4731941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6309255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     17350452                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6309255                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4731941                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11041197                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6309255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11041197                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11041197                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28391648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4731941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11041197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15773138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4731941                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1626990                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6358931                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4731941                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15773138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1626990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22132069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       128274                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       128274                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       339970                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       357412                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10878980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       213096                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       213096    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       213096                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    462287375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    691791000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1153500050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25237021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     12618510                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1191355581                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31546276                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31582089                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     63128365                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1185046326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56819110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     12618510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1254483946                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15138820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18153476                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8126468                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     16646148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3784705                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3878913                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       253953                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2383873                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6309255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1457438328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    277607227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6309255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1747664066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    820203172                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    782348026                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1602551197                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6309255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2277641500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1059955253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6309255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3350215263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       194880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       196544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       194880                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       194880                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3045                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3071                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18761408                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       160196                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18921604                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18761408                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18761408                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18761408                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       160196                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18921604                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7995396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8228028                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3241664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       124929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              128567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          219                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50651                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18963579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    769729515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1626990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1805285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             792125369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1349343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25237021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    277607227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6309255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1577314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            312080160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1349343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     44200599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1047336743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6309255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1577314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1626990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1805285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1104205528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    169822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003255486750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           91                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           91                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              232637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53856                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      128567                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50651                       # Number of write requests accepted
system.mem_ctrls.readBursts                    128567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50651                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3179                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4138554045                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  641985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7508975295                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32232.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58482.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   119694                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47077                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                128565                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50651                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  112677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    142                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.153050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.786594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.877435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          390      3.18%      3.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          318      2.59%      5.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          229      1.87%      7.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          144      1.17%      8.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          170      1.38%     10.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      1.21%     11.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          211      1.72%     13.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          218      1.78%     14.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10448     85.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12277                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           91                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1411.043956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1786.157321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            41     45.05%     45.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.10%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     19.78%     65.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      1.10%     67.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.10%     68.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      5.49%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      8.79%     82.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      8.79%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.10%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      1.10%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      6.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            91                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           91                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     556.670330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    229.694702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.469735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             24     26.37%     26.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      2.20%     28.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      7.69%     36.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      6.59%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      2.20%     45.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      1.10%     46.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      2.20%     48.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      1.10%     49.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      2.20%     51.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           44     48.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            91                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8217408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3242048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8228028                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3241664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       791.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       312.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    792.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    312.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10387140625                       # Total gap between requests
system.mem_ctrls.avgGap                      57958.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196908                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7984964                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18956646.975916698575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 768725210.064617514610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1626989.933842160739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1774478.015418858267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1478731.679515715223                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25237020.663734875619                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 277607227.301083624363                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6309255.165933718905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1484893.061513697496                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       124929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          219                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    173956675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7304840175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16501700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13676745                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17326411565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  34110362250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 131358464875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3960917625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     76229875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56479.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58471.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62270.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46678.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  79116034.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   8327725.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2915448.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3868083.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    297772.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7542815605                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    561750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2282724395                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 614                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           307                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     24151046.416938                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    142672942.567877                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          307    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1281125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             307                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6529061250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7414371250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       712913                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           712913                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       712913                       # number of overall hits
system.cpu.icache.overall_hits::total          712913                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3045                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3045                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3045                       # number of overall misses
system.cpu.icache.overall_misses::total          3045                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    133058750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133058750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133058750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133058750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       715958                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       715958                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       715958                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       715958                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004253                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004253                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004253                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004253                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43697.454844                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43697.454844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43697.454844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43697.454844                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3045                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3045                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3045                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3045                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128418875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128418875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128418875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128418875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004253                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004253                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004253                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004253                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42173.686371                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42173.686371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42173.686371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42173.686371                       # average overall mshr miss latency
system.cpu.icache.replacements                   2839                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       712913                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          712913                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3045                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3045                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133058750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133058750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       715958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       715958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43697.454844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43697.454844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3045                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3045                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128418875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128418875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42173.686371                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42173.686371                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.583193                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              867288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2839                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            305.490666                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.583193                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.846842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.846842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1434960                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1434960                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       128021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           128021                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       128021                       # number of overall hits
system.cpu.dcache.overall_hits::total          128021                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          414                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            414                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          414                       # number of overall misses
system.cpu.dcache.overall_misses::total           414                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32841250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32841250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32841250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32841250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       128435                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       128435                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       128435                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       128435                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003223                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003223                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003223                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003223                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79326.690821                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79326.690821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79326.690821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79326.690821                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          191                       # number of writebacks
system.cpu.dcache.writebacks::total               191                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           95                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3335                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3335                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24265125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24265125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24265125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24265125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7114000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7114000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002484                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002484                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002484                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002484                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76066.222571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76066.222571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76066.222571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76066.222571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2133.133433                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2133.133433                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    314                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        80764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           80764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15189625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15189625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002569                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002569                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73027.043269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73027.043269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          207                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          207                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          326                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          326                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14818250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14818250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7114000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7114000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71585.748792                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71585.748792                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21822.085890                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21822.085890                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17651625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17651625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47463                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47463                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85687.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85687.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          112                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          112                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3009                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3009                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9446875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9446875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84347.098214                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84347.098214                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       178706                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       178706                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1861953875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1861953875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10419.089874                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10419.089874                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        40480                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        40480                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       138226                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       138226                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1803765732                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1803765732                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13049.395425                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13049.395425                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           497.432017                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7249                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               342                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.195906                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   497.432017                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.971547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1943707                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1943707                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13943432500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13943708125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    237                       # Simulator instruction rate (inst/s)
host_mem_usage                                7483200                       # Number of bytes of host memory used
host_op_rate                                      243                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29721.02                       # Real time elapsed on the host
host_tick_rate                                 349502                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7054263                       # Number of instructions simulated
sim_ops                                       7234240                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010388                       # Number of seconds simulated
sim_ticks                                 10387555625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.151977                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  211245                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               222008                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                421                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4238                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            223804                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3218                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3905                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              687                       # Number of indirect misses.
system.cpu.branchPred.lookups                  252322                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10169                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          619                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1511587                       # Number of instructions committed
system.cpu.committedOps                       1542485                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.147215                       # CPI: cycles per instruction
system.cpu.discardedOps                         10876                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             848292                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             76402                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           394456                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1561598                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317741                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      307                       # number of quiesce instructions executed
system.cpu.numCycles                          4757290                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       307                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1054759     68.38%     68.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                    710      0.05%     68.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                  78969      5.12%     73.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                408046     26.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1542485                       # Class of committed instruction
system.cpu.quiesceCycles                     11862799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3195692                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          766                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        363946                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              128600                       # Transaction distribution
system.membus.trans_dist::ReadResp             131856                       # Transaction distribution
system.membus.trans_dist::WriteReq              53441                       # Transaction distribution
system.membus.trans_dist::WriteResp             53441                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          192                       # Transaction distribution
system.membus.trans_dist::WriteClean               28                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2966                       # Transaction distribution
system.membus.trans_dist::ReadExReq               112                       # Transaction distribution
system.membus.trans_dist::ReadExResp              112                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3047                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           209                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       178706                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        178706                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       358337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       365068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       357412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       357412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 731416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       195008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       195008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        32960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        44409                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11676341                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            542900                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001439                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037901                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  542119     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     781      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              542900                       # Request fanout histogram
system.membus.reqLayer6.occupancy           870552982                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6845375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8648218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1345375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5484505                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          762807385                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15805750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6309088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1577272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7886360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1577272                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6309088                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7886360                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7886360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7886360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15772719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       271005                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       271005                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       688130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       696322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       767290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7177                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11010052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11141124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     12197765                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1307466375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1080888537                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    609693000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6309088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4731816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6309088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     17349991                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6309088                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4731816                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11040904                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6309088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11040904                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11040904                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28390895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4731816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11040904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15772719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4731816                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1626947                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6358763                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4731816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15772719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1626947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22131482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       128274                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       128274                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       339970                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       357412                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10878980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       213096                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       213096    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       213096                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    462287375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    691791000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1153469443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25236351                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     12618176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1191323969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31545439                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31581251                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     63126690                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1185014882                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56817602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     12618176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1254450659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15138820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18153476                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8126468                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     16646148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3784705                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3878913                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       253953                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2383873                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6309088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1457399657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    277599861                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6309088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1747617693                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    820181408                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    782327267                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1602508675                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6309088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2277581065                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1059927128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6309088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3350126368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       195008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       196672                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       195008                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       195008                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3047                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3073                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18773233                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       160192                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18933424                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18773233                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18773233                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18773233                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       160192                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18933424                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7995396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8228156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3241728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       124929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              128569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          220                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50652                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18963075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    769709091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1626947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1817559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             792116673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1355468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25236351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    277599861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6309088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1577272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            312078040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1355468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     44199426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1047308952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6309088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1577272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1626947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1817559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1104194713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    169822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003255486750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           91                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           91                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              232642                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53856                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      128569                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50652                       # Number of write requests accepted
system.mem_ctrls.readBursts                    128569                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50652                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3179                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4138554045                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  641995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7509027795                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32231.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58481.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   119696                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47077                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                128567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50652                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  112677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    142                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.153050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.786594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.877435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          390      3.18%      3.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          318      2.59%      5.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          229      1.87%      7.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          144      1.17%      8.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          170      1.38%     10.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      1.21%     11.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          211      1.72%     13.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          218      1.78%     14.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10448     85.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12277                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           91                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1411.043956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1786.157321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            41     45.05%     45.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.10%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     19.78%     65.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      1.10%     67.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.10%     68.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      5.49%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      8.79%     82.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      8.79%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.10%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      1.10%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      6.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            91                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           91                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     556.670330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    229.694702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.469735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             24     26.37%     26.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      2.20%     28.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      7.69%     36.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      6.59%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      2.20%     45.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      1.10%     46.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      2.20%     48.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      1.10%     49.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      2.20%     51.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           44     48.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            91                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8217536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3242048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8228156                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3241728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       791.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       312.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    792.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    312.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10387731875                       # Total gap between requests
system.mem_ctrls.avgGap                      57960.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196908                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7984964                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18956143.977327678353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 768704812.591557145119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1626946.763040799648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1786753.368167884182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1478692.442621697206                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25236351.020743634552                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 277599861.228179991245                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6309087.755185908638                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1484853.661132620880                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       124929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          220                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    173956675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7304840175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16501700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13729245                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17326411565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  34110362250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 131358464875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3960917625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     76229875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56479.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58471.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62270.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46539.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  78756416.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   8327725.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2915448.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3868083.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    297772.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7542815605                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    561750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2283000020                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 614                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           307                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     24151046.416938                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    142672942.567877                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          307    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1281125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             307                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6529336875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7414371250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       712925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           712925                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       712925                       # number of overall hits
system.cpu.icache.overall_hits::total          712925                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3047                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3047                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3047                       # number of overall misses
system.cpu.icache.overall_misses::total          3047                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    133188750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133188750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133188750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133188750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       715972                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       715972                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       715972                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       715972                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004256                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004256                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004256                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004256                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43711.437479                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43711.437479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43711.437479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43711.437479                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3047                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3047                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3047                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3047                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128544250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128544250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128544250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128544250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004256                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004256                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004256                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004256                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42187.151296                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42187.151296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42187.151296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42187.151296                       # average overall mshr miss latency
system.cpu.icache.replacements                   2842                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       712925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          712925                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3047                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3047                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133188750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133188750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       715972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       715972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004256                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004256                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43711.437479                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43711.437479                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128544250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128544250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42187.151296                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42187.151296                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.583284                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2295494                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3279                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            700.059164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.583284                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.846842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.846842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1434991                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1434991                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       128025                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           128025                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       128025                       # number of overall hits
system.cpu.dcache.overall_hits::total          128025                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          416                       # number of overall misses
system.cpu.dcache.overall_misses::total           416                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32961250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32961250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32961250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32961250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       128441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       128441                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       128441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       128441                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003239                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003239                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003239                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003239                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79233.774038                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79233.774038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79233.774038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79233.774038                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          192                       # number of writebacks
system.cpu.dcache.writebacks::total               192                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           95                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3335                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3335                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24382125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24382125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24382125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24382125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7114000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7114000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002499                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002499                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75956.775701                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75956.775701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75956.775701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75956.775701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2133.133433                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2133.133433                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    316                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        80768                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           80768                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15309625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15309625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72902.976190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72902.976190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          326                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          326                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14935250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14935250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7114000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7114000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71460.526316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71460.526316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21822.085890                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21822.085890                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17651625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17651625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47463                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47463                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85687.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85687.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          112                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          112                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3009                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3009                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9446875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9446875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84347.098214                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84347.098214                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       178706                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       178706                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1861953875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1861953875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10419.089874                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10419.089874                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        40480                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        40480                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       138226                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       138226                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1803765732                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1803765732                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13049.395425                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13049.395425                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           497.431793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              133135                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.825930                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   497.431793                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.971546                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971546                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1943733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1943733                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13943708125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
