/Users/samidhm/cs329a/project/VerilogAgent/temp_top.sv:27: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
VCD info: dumpfile wave.vcd opened for output.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob128_fsm_ps2_test.sv:18: $finish called at 2001 (1ps)
Hint: Output 'done' has 68 mismatches. First mismatch occurred at time 240.
Hint: Total mismatched samples is 68 out of 400 samples

Simulation finished at 2001 ps
Mismatches: 68 in 400 samples
