#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x565140c359f0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x565140c47150 .param/l "A" 0 2 5, C4<0000000000100110>;
P_0x565140c47190 .param/l "B" 0 2 6, C4<0000000101001101>;
P_0x565140c471d0 .param/l "C" 0 2 7, C4<0001001100100110>;
P_0x565140c47210 .param/l "X" 0 2 4, C4<0000000000010111>;
v0x565140c6c9a0_0 .net "Resultado", 15 0, L_0x565140c220c0;  1 drivers
v0x565140c6cad0_0 .var "ck", 0 0;
v0x565140c6cb90_0 .var "inicio", 0 0;
o0x7f5c98e500f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x565140c6cc80_0 .net "overflow", 0 0, o0x7f5c98e500f8;  0 drivers
v0x565140c6cd20_0 .net "pronto", 0 0, v0x565140c661f0_0;  1 drivers
v0x565140c6ce10_0 .var "rst", 0 0;
S_0x565140c2f7b0 .scope module, "p" "projeto" 2 12, 3 1 0, S_0x565140c359f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 16 "X"
    .port_info 4 /INPUT 16 "A"
    .port_info 5 /INPUT 16 "B"
    .port_info 6 /INPUT 16 "C"
    .port_info 7 /OUTPUT 16 "Resultado"
    .port_info 8 /OUTPUT 1 "pronto"
    .port_info 9 /OUTPUT 1 "overflow"
L_0x7f5c98e060a8 .functor BUFT 1, C4<0000000000100110>, C4<0>, C4<0>, C4<0>;
v0x565140c6ba00_0 .net "A", 15 0, L_0x7f5c98e060a8;  1 drivers
L_0x7f5c98e060f0 .functor BUFT 1, C4<0000000101001101>, C4<0>, C4<0>, C4<0>;
v0x565140c6bae0_0 .net "B", 15 0, L_0x7f5c98e060f0;  1 drivers
L_0x7f5c98e06138 .functor BUFT 1, C4<0001001100100110>, C4<0>, C4<0>, C4<0>;
v0x565140c6bbf0_0 .net "C", 15 0, L_0x7f5c98e06138;  1 drivers
v0x565140c6bce0_0 .net "Resultado", 15 0, L_0x565140c220c0;  alias, 1 drivers
L_0x7f5c98e06060 .functor BUFT 1, C4<0000000000010111>, C4<0>, C4<0>, C4<0>;
v0x565140c6bda0_0 .net "X", 15 0, L_0x7f5c98e06060;  1 drivers
v0x565140c6bee0_0 .net "ck", 0 0, v0x565140c6cad0_0;  1 drivers
v0x565140c6bf80_0 .net "h", 0 0, v0x565140c44ef0_0;  1 drivers
v0x565140c6c020_0 .net "inicio", 0 0, v0x565140c6cb90_0;  1 drivers
v0x565140c6c0c0_0 .net "lh", 0 0, v0x565140c65cc0_0;  1 drivers
v0x565140c6c1f0_0 .net "ls", 0 0, v0x565140c65d80_0;  1 drivers
v0x565140c6c290_0 .net "lx", 0 0, v0x565140c65e90_0;  1 drivers
v0x565140c6c330_0 .net "m0", 1 0, v0x565140c65f50_0;  1 drivers
v0x565140c6c3d0_0 .net "m1", 1 0, v0x565140c66030_0;  1 drivers
v0x565140c6c490_0 .net "m2", 1 0, v0x565140c66110_0;  1 drivers
v0x565140c6c550_0 .net "overflow", 0 0, o0x7f5c98e500f8;  alias, 0 drivers
v0x565140c6c610_0 .net "pronto", 0 0, v0x565140c661f0_0;  alias, 1 drivers
v0x565140c6c6b0_0 .net "rst", 0 0, v0x565140c6ce10_0;  1 drivers
S_0x565140c2fa30 .scope module, "c" "controle" 3 17, 4 1 0, S_0x565140c2f7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 1 "lx"
    .port_info 4 /OUTPUT 2 "m0"
    .port_info 5 /OUTPUT 2 "m1"
    .port_info 6 /OUTPUT 2 "m2"
    .port_info 7 /OUTPUT 1 "h"
    .port_info 8 /OUTPUT 1 "ls"
    .port_info 9 /OUTPUT 1 "lh"
    .port_info 10 /OUTPUT 1 "pronto"
P_0x565140c1b380 .param/l "A" 0 4 16, C4<0000>;
P_0x565140c1b3c0 .param/l "B" 0 4 16, C4<0001>;
P_0x565140c1b400 .param/l "C" 0 4 16, C4<0010>;
P_0x565140c1b440 .param/l "D" 0 4 16, C4<0011>;
P_0x565140c1b480 .param/l "E" 0 4 16, C4<0100>;
P_0x565140c1b4c0 .param/l "F" 0 4 16, C4<0101>;
P_0x565140c1b500 .param/l "G" 0 4 16, C4<0110>;
P_0x565140c1b540 .param/l "H" 0 4 16, C4<0111>;
P_0x565140c1b580 .param/l "I" 0 4 16, C4<1000>;
P_0x565140c1b5c0 .param/l "J" 0 4 16, C4<1001>;
v0x565140c45930_0 .net "ck", 0 0, v0x565140c6cad0_0;  alias, 1 drivers
v0x565140c44ef0_0 .var "h", 0 0;
v0x565140c65c20_0 .net "inicio", 0 0, v0x565140c6cb90_0;  alias, 1 drivers
v0x565140c65cc0_0 .var "lh", 0 0;
v0x565140c65d80_0 .var "ls", 0 0;
v0x565140c65e90_0 .var "lx", 0 0;
v0x565140c65f50_0 .var "m0", 1 0;
v0x565140c66030_0 .var "m1", 1 0;
v0x565140c66110_0 .var "m2", 1 0;
v0x565140c661f0_0 .var "pronto", 0 0;
v0x565140c662b0_0 .net "rst", 0 0, v0x565140c6ce10_0;  alias, 1 drivers
v0x565140c66370_0 .var "state", 3 0;
E_0x565140c20770/0 .event edge, v0x565140c662b0_0;
E_0x565140c20770/1 .event posedge, v0x565140c45930_0;
E_0x565140c20770 .event/or E_0x565140c20770/0, E_0x565140c20770/1;
S_0x565140c665b0 .scope module, "op" "operativo" 3 18, 5 1 0, S_0x565140c2f7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "lx"
    .port_info 3 /INPUT 2 "m0"
    .port_info 4 /INPUT 2 "m1"
    .port_info 5 /INPUT 2 "m2"
    .port_info 6 /INPUT 1 "h"
    .port_info 7 /INPUT 1 "ls"
    .port_info 8 /INPUT 1 "lh"
    .port_info 9 /INPUT 1 "pronto"
    .port_info 10 /INPUT 16 "NX"
    .port_info 11 /INPUT 16 "A"
    .port_info 12 /INPUT 16 "B"
    .port_info 13 /INPUT 16 "C"
    .port_info 14 /OUTPUT 16 "Resultado"
P_0x565140c66750 .param/l "Zero" 0 5 21, C4<0000000000000000>;
L_0x565140c220c0 .functor BUFZ 16, v0x565140c69100_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x565140c6a3a0_0 .net "A", 15 0, L_0x7f5c98e060a8;  alias, 1 drivers
v0x565140c6a480_0 .net "B", 15 0, L_0x7f5c98e060f0;  alias, 1 drivers
v0x565140c6a550_0 .net "C", 15 0, L_0x7f5c98e06138;  alias, 1 drivers
v0x565140c6a650_0 .net "NX", 15 0, L_0x7f5c98e06060;  alias, 1 drivers
v0x565140c6a720_0 .net "RegH", 15 0, v0x565140c69950_0;  1 drivers
v0x565140c6a810_0 .net "RegS", 15 0, v0x565140c69100_0;  1 drivers
v0x565140c6a8b0_0 .net "RegX", 15 0, v0x565140c688f0_0;  1 drivers
v0x565140c6a970_0 .net "Resultado", 15 0, L_0x565140c220c0;  alias, 1 drivers
v0x565140c6aa50_0 .net "ck", 0 0, v0x565140c6cad0_0;  alias, 1 drivers
v0x565140c6ab80_0 .net "h", 0 0, v0x565140c44ef0_0;  alias, 1 drivers
v0x565140c6ac20_0 .net "lh", 0 0, v0x565140c65cc0_0;  alias, 1 drivers
v0x565140c6acc0_0 .net "ls", 0 0, v0x565140c65d80_0;  alias, 1 drivers
v0x565140c6adb0_0 .net "lx", 0 0, v0x565140c65e90_0;  alias, 1 drivers
v0x565140c6aea0_0 .net "m0", 1 0, v0x565140c65f50_0;  alias, 1 drivers
v0x565140c6afb0_0 .net "m1", 1 0, v0x565140c66030_0;  alias, 1 drivers
v0x565140c6b0c0_0 .net "m2", 1 0, v0x565140c66110_0;  alias, 1 drivers
v0x565140c6b1d0_0 .net "outm0", 15 0, v0x565140c66fc0_0;  1 drivers
v0x565140c6b3a0_0 .net "outm1", 15 0, v0x565140c67850_0;  1 drivers
v0x565140c6b4b0_0 .net "outm2", 15 0, v0x565140c68130_0;  1 drivers
v0x565140c6b5c0_0 .net "pronto", 0 0, v0x565140c661f0_0;  alias, 1 drivers
v0x565140c6b660_0 .net "res", 15 0, L_0x565140c7d090;  1 drivers
v0x565140c6b700_0 .net "rst", 0 0, v0x565140c6ce10_0;  alias, 1 drivers
S_0x565140c669b0 .scope module, "M0" "mux" 5 25, 6 1 0, S_0x565140c665b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
L_0x7f5c98e06018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565140c66c40_0 .net "a", 15 0, L_0x7f5c98e06018;  1 drivers
v0x565140c66d40_0 .net "b", 15 0, L_0x7f5c98e060a8;  alias, 1 drivers
v0x565140c66e20_0 .net "c", 15 0, L_0x7f5c98e060f0;  alias, 1 drivers
v0x565140c66ee0_0 .net "d", 15 0, L_0x7f5c98e06138;  alias, 1 drivers
v0x565140c66fc0_0 .var "out", 15 0;
v0x565140c670f0_0 .net "sel", 1 0, v0x565140c65f50_0;  alias, 1 drivers
E_0x565140c21500/0 .event edge, v0x565140c65f50_0, v0x565140c66ee0_0, v0x565140c66e20_0, v0x565140c66d40_0;
E_0x565140c21500/1 .event edge, v0x565140c66c40_0;
E_0x565140c21500 .event/or E_0x565140c21500/0, E_0x565140c21500/1;
S_0x565140c67250 .scope module, "M1" "mux" 5 26, 6 1 0, S_0x565140c665b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x565140c67510_0 .net "a", 15 0, v0x565140c66fc0_0;  alias, 1 drivers
v0x565140c675f0_0 .net "b", 15 0, v0x565140c688f0_0;  alias, 1 drivers
v0x565140c676b0_0 .net "c", 15 0, v0x565140c69100_0;  alias, 1 drivers
v0x565140c67770_0 .net "d", 15 0, v0x565140c69950_0;  alias, 1 drivers
v0x565140c67850_0 .var "out", 15 0;
v0x565140c67980_0 .net "sel", 1 0, v0x565140c66030_0;  alias, 1 drivers
E_0x565140c21900/0 .event edge, v0x565140c66030_0, v0x565140c67770_0, v0x565140c676b0_0, v0x565140c675f0_0;
E_0x565140c21900/1 .event edge, v0x565140c66fc0_0;
E_0x565140c21900 .event/or E_0x565140c21900/0, E_0x565140c21900/1;
S_0x565140c67ae0 .scope module, "M2" "mux" 5 27, 6 1 0, S_0x565140c665b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x565140c67dc0_0 .net "a", 15 0, v0x565140c688f0_0;  alias, 1 drivers
v0x565140c67ea0_0 .net "b", 15 0, v0x565140c66fc0_0;  alias, 1 drivers
v0x565140c67f90_0 .net "c", 15 0, v0x565140c69100_0;  alias, 1 drivers
v0x565140c68060_0 .net "d", 15 0, v0x565140c69950_0;  alias, 1 drivers
v0x565140c68130_0 .var "out", 15 0;
v0x565140c68240_0 .net "sel", 1 0, v0x565140c66110_0;  alias, 1 drivers
E_0x565140c67d50/0 .event edge, v0x565140c66110_0, v0x565140c67770_0, v0x565140c676b0_0, v0x565140c66fc0_0;
E_0x565140c67d50/1 .event edge, v0x565140c675f0_0;
E_0x565140c67d50 .event/or E_0x565140c67d50/0, E_0x565140c67d50/1;
S_0x565140c683e0 .scope module, "R1" "regg" 5 23, 7 1 0, S_0x565140c665b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x565140c685b0 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x565140c68730_0 .net "ck", 0 0, v0x565140c6cad0_0;  alias, 1 drivers
v0x565140c68820_0 .net "l", 0 0, v0x565140c65e90_0;  alias, 1 drivers
v0x565140c688f0_0 .var "r", 15 0;
v0x565140c689c0_0 .net "rst", 0 0, v0x565140c6ce10_0;  alias, 1 drivers
v0x565140c68a60_0 .net "v", 15 0, L_0x7f5c98e06060;  alias, 1 drivers
E_0x565140c20b80 .event posedge, v0x565140c45930_0;
S_0x565140c68bd0 .scope module, "R2" "regg" 5 31, 7 1 0, S_0x565140c665b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x565140c68df0 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x565140c68f80_0 .net "ck", 0 0, v0x565140c6cad0_0;  alias, 1 drivers
v0x565140c69040_0 .net "l", 0 0, v0x565140c65d80_0;  alias, 1 drivers
v0x565140c69100_0 .var "r", 15 0;
v0x565140c691f0_0 .net "rst", 0 0, v0x565140c6ce10_0;  alias, 1 drivers
v0x565140c692e0_0 .net "v", 15 0, L_0x565140c7d090;  alias, 1 drivers
S_0x565140c69470 .scope module, "R3" "regg" 5 32, 7 1 0, S_0x565140c665b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x565140c69640 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x565140c697d0_0 .net "ck", 0 0, v0x565140c6cad0_0;  alias, 1 drivers
v0x565140c69890_0 .net "l", 0 0, v0x565140c65cc0_0;  alias, 1 drivers
v0x565140c69950_0 .var "r", 15 0;
v0x565140c699f0_0 .net "rst", 0 0, v0x565140c6ce10_0;  alias, 1 drivers
v0x565140c69a90_0 .net "v", 15 0, L_0x565140c7d090;  alias, 1 drivers
S_0x565140c69be0 .scope module, "U" "ula" 5 29, 8 1 0, S_0x565140c665b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "v1"
    .port_info 1 /INPUT 16 "v2"
    .port_info 2 /INPUT 1 "h"
    .port_info 3 /OUTPUT 16 "r"
v0x565140c69db0_0 .net *"_s1", 15 0, L_0x565140c7cec0;  1 drivers
v0x565140c69eb0_0 .net *"_s2", 15 0, L_0x565140c7cf60;  1 drivers
v0x565140c69f90_0 .net "h", 0 0, v0x565140c44ef0_0;  alias, 1 drivers
v0x565140c6a090_0 .net "r", 15 0, L_0x565140c7d090;  alias, 1 drivers
v0x565140c6a180_0 .net "v1", 15 0, v0x565140c67850_0;  alias, 1 drivers
v0x565140c6a270_0 .net "v2", 15 0, v0x565140c68130_0;  alias, 1 drivers
L_0x565140c7cec0 .arith/mult 16, v0x565140c67850_0, v0x565140c68130_0;
L_0x565140c7cf60 .arith/sum 16, v0x565140c67850_0, v0x565140c68130_0;
L_0x565140c7d090 .functor MUXZ 16, L_0x565140c7cf60, L_0x565140c7cec0, v0x565140c44ef0_0, C4<>;
    .scope S_0x565140c2fa30;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565140c66370_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x565140c2fa30;
T_1 ;
    %wait E_0x565140c20770;
    %load/vec4 v0x565140c662b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x565140c66370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c65f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66030_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c44ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c661f0_0, 0;
    %load/vec4 v0x565140c65c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
T_1.14 ;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c65e90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x565140c65f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66030_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c44ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c661f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65e90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x565140c65f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66030_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c44ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c65cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c661f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65e90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x565140c65f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66030_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x565140c66110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c44ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c661f0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65e90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x565140c65f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66030_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x565140c66110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c44ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c65cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c661f0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c65f50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x565140c66030_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x565140c66110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c44ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c661f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c65f50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x565140c66030_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x565140c66110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c44ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c65cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c661f0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65e90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x565140c65f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66030_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x565140c66110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c44ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c661f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65e90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x565140c65f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66030_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x565140c66110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c44ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c65d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c661f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c65f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66030_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565140c66110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c44ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c65cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c661f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x565140c66370_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x565140c683e0;
T_2 ;
    %wait E_0x565140c20b80;
    %load/vec4 v0x565140c689c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x565140c688f0_0, 0, 16;
T_2.0 ;
    %load/vec4 v0x565140c68820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x565140c68a60_0;
    %store/vec4 v0x565140c688f0_0, 0, 16;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x565140c669b0;
T_3 ;
    %wait E_0x565140c21500;
    %load/vec4 v0x565140c670f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x565140c66c40_0;
    %store/vec4 v0x565140c66fc0_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x565140c66d40_0;
    %store/vec4 v0x565140c66fc0_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x565140c66e20_0;
    %store/vec4 v0x565140c66fc0_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x565140c66ee0_0;
    %store/vec4 v0x565140c66fc0_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x565140c67250;
T_4 ;
    %wait E_0x565140c21900;
    %load/vec4 v0x565140c67980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x565140c67510_0;
    %store/vec4 v0x565140c67850_0, 0, 16;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x565140c675f0_0;
    %store/vec4 v0x565140c67850_0, 0, 16;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x565140c676b0_0;
    %store/vec4 v0x565140c67850_0, 0, 16;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x565140c67770_0;
    %store/vec4 v0x565140c67850_0, 0, 16;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x565140c67ae0;
T_5 ;
    %wait E_0x565140c67d50;
    %load/vec4 v0x565140c68240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x565140c67dc0_0;
    %store/vec4 v0x565140c68130_0, 0, 16;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x565140c67ea0_0;
    %store/vec4 v0x565140c68130_0, 0, 16;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x565140c67f90_0;
    %store/vec4 v0x565140c68130_0, 0, 16;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x565140c68060_0;
    %store/vec4 v0x565140c68130_0, 0, 16;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x565140c68bd0;
T_6 ;
    %wait E_0x565140c20b80;
    %load/vec4 v0x565140c691f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x565140c69100_0, 0, 16;
T_6.0 ;
    %load/vec4 v0x565140c69040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x565140c692e0_0;
    %store/vec4 v0x565140c69100_0, 0, 16;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x565140c69470;
T_7 ;
    %wait E_0x565140c20b80;
    %load/vec4 v0x565140c699f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x565140c69950_0, 0, 16;
T_7.0 ;
    %load/vec4 v0x565140c69890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x565140c69a90_0;
    %store/vec4 v0x565140c69950_0, 0, 16;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x565140c359f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565140c6cad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565140c6cb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565140c6ce10_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x565140c359f0;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x565140c6cad0_0;
    %inv;
    %assign/vec4 v0x565140c6cad0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x565140c359f0;
T_10 ;
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c6cb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c6ce10_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c6cb90_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565140c6cb90_0, 0;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565140c6ce10_0, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "projeto.v";
    "controle.v";
    "operativo.v";
    "mux.v";
    "regg.v";
    "ula.v";
