# do pract4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/LogicCircuit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:30:06 on Oct 20,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/LogicCircuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity logic_circuit
# -- Compiling architecture bdf_type of logic_circuit
# End time: 09:30:06 on Oct 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:30:06 on Oct 20,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture bdf_type of shifter
# End time: 09:30:06 on Oct 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:30:06 on Oct 20,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity arithmetic_circuit
# -- Compiling architecture function_table of arithmetic_circuit
# ** Warning: /home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UA.vhd(19): (vcom-1013) Initial value of "input" depends on value of signal "C_in".
# ** Warning: /home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UA.vhd(19): (vcom-1013) Initial value of "input" depends on value of signal "S".
# End time: 09:30:06 on Oct 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:30:07 on Oct 20,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pract4
# ** Warning: /home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd(12): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# -- Compiling architecture bdf_type of pract4
# End time: 09:30:07 on Oct 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/mux_2_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:30:07 on Oct 20,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/mux_2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_2_to_1
# -- Compiling architecture function_table of multiplexer_2_to_1
# End time: 09:30:07 on Oct 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.pract4
# vsim work.pract4 
# Start time: 09:30:13 on Oct 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pract4(bdf_type)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.arithmetic_circuit(function_table)
# Loading work.logic_circuit(bdf_type)
# Loading work.multiplexer_2_to_1(function_table)
# Loading work.shifter(bdf_type)
# End time: 09:40:32 on Oct 20,2017, Elapsed time: 0:10:19
# Errors: 0, Warnings: 0
