INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/register_file_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file_test'
