# Assembler
Assembler in Python created for custom RISC processor project

* OP CODES for Instruction set architecture are listed below :

![ISA](https://user-images.githubusercontent.com/90161454/155964449-353575a1-551b-47a8-a125-82308737fa9e.png)

Architecture follows a general accumulator format with the first 5 bits reserved for the OP CODE and the remaining 4 bits for the various registers, with R0 being defined as 
the implicit register. 
