en 3 AND2X2:_54_ twfeed1 4801 7800 5 -1 1
en 1 AND2X2:_54_ twfeed1 4801 5800 4 1 1
en 1 NAND3X1:_32_ twfeed1 2881 5800 4 -1 1
en 2 NAND3X1:_32_ twfeed1 2881 3800 3 1 1
en 3 twpin_en en 4801 8200 -4 1 1
en 3 PSEUDO_CELL PSEUDO_PIN 4801 7801 5 1 0
en 3 PSEUDO_CELL PSEUDO_PIN 4801 7801 -4 -1 0
en 1 AND2X2:_56_ A 3361 5800 4 -1 1
en 2 NAND3X1:_32_ A 2721 3800 3 1 1
en 1 OAI21X1:_30_ A 4721 5800 4 -1 1
en 1 AND2X2:_28_ A 2561 5800 4 -1 1
_27_[0] 4 DFFPOSX1:_70_ Q 5901 5800 4 1 1
_27_[0] 4 BUFX2:_62_ A 5121 5800 4 1 1
_27_[0] 4 AND2X2:_54_ A 4961 5800 4 1 1
_27_[0] 4 NAND3X1:_32_ B 2921 5800 4 -1 1
_27_[0] 4 OAI21X1:_30_ B 4801 5800 4 -1 1
_27_[0] 4 AND2X2:_28_ B 2401 5800 4 -1 1
_1_ 5 OAI21X1:_34_ B 1761 5800 4 -1 1
_1_ 5 NOR2X1:_31_ A 5281 5800 4 -1 1
_1_ 5 AND2X2:_28_ Y 2141 5800 4 -1 1
rst 6 twpin_rst rst 10081 5200 -2 1 1
rst 6 PSEUDO_CELL PSEUDO_PIN 9201 4800 4 2 0
rst 6 PSEUDO_CELL PSEUDO_PIN 9201 4800 -2 -1 0
rst 6 AOI21X1:_61_ C 7841 5800 4 -1 1
rst 6 INVX2:_29_ A 8481 5800 4 -1 1
_2_ 7 OAI21X1:_52_ C 8561 3800 3 -1 1
_2_ 7 OAI21X1:_49_ C 3121 3800 3 -1 1
_2_ 7 OAI21X1:_44_ C 8241 3800 3 -1 1
_2_ 7 OAI21X1:_41_ C 2481 3800 3 -1 1
_2_ 7 OAI21X1:_36_ C 721 3800 3 1 1
_2_ 7 OAI21X1:_34_ C 1521 3800 3 1 1
_2_ 7 OAI21X1:_30_ C 5041 3800 3 1 1
_2_ 7 INVX2:_29_ Y 8641 3800 3 1 1
_3_ 8 NOR2X1:_31_ B 5601 5800 4 -1 1
_3_ 8 OAI21X1:_30_ Y 4931 5800 4 -1 1
_0_[0] 9 DFFPOSX1:_70_ D 6931 5800 4 1 1
_0_[0] 9 NOR2X1:_31_ Y 5441 5800 4 -1 1
_27_[1] 11 NAND3X1:_32_ twfeed2 3041 5800 4 -1 1
_27_[1] 10 NAND3X1:_32_ twfeed2 3041 3800 3 1 1
_27_[1] 11 DFFPOSX1:_71_ Q 3541 5800 4 1 1
_27_[1] 11 BUFX2:_63_ A 4321 5800 4 1 1
_27_[1] 11 AND2X2:_54_ B 4801 5800 4 1 1
_27_[1] 11 OAI21X1:_34_ A 1841 5800 4 -1 1
_27_[1] 10 NAND3X1:_32_ C 3041 3800 3 1 1
_4_ 13 OAI21X1:_41_ twfeed1 2721 3800 3 -1 1
_4_ 12 OAI21X1:_41_ twfeed1 2721 1800 2 1 1
_4_ 12 NOR3X1:_51_ C 6441 1800 2 1 1
_4_ 12 OAI21X1:_49_ A 3441 1800 2 1 1
_4_ 12 NOR2X1:_43_ B 5441 1800 2 1 1
_4_ 12 OAI21X1:_41_ B 2721 1800 2 1 1
_4_ 12 INVX2:_33_ A 2241 1800 2 1 1
_4_ 13 NAND3X1:_32_ Y 2881 3800 3 1 1
_5_ 15 OAI21X1:_36_ twfeed3 801 5800 4 -1 1
_5_ 14 OAI21X1:_36_ twfeed3 801 3800 3 1 1
_5_ 14 NAND2X1:_39_ B 1281 3800 3 -1 1
_5_ 15 AOI21X1:_37_ B -159 5800 4 -1 1
_5_ 15 OAI21X1:_36_ B 481 5800 4 -1 1
_5_ 15 NOR2X1:_35_ A 961 5800 4 -1 1
_5_ 14 INVX2:_33_ Y 2081 3800 3 -1 1
_6_ 16 NOR2X1:_35_ B 1281 5800 4 -1 1
_6_ 16 OAI21X1:_34_ Y 1631 5800 4 -1 1
_0_[1] 17 DFFPOSX1:_71_ D 2511 5800 4 1 1
_0_[1] 17 NOR2X1:_35_ Y 1121 5800 4 -1 1
_27_[2] 20 AOI21X1:_37_ twfeed3 161 5800 4 -1 1
_27_[2] 18 AOI21X1:_37_ twfeed3 161 3800 3 1 1
_27_[2] 18 NAND2X1:_40_ twfeed1 321 3800 3 -1 1
_27_[2] 19 NAND2X1:_40_ twfeed1 321 1800 2 1 1
_27_[2] 20 DFFPOSX1:_72_ Q -19 5800 4 1 1
_27_[2] 20 BUFX2:_64_ A 1601 5800 4 1 1
_27_[2] 19 NAND2X1:_40_ A 161 1800 2 1 1
_27_[2] 19 NAND2X1:_39_ A 961 1800 2 1 1
_27_[2] 20 AOI21X1:_37_ A -239 5800 4 -1 1
_27_[2] 20 OAI21X1:_36_ A 401 5800 4 -1 1
_7_ 21 AOI21X1:_37_ C 161 5800 4 -1 1
_7_ 21 OAI21X1:_36_ Y 611 5800 4 -1 1
_0_[2] 22 DFFPOSX1:_72_ D 1011 5800 4 1 1
_0_[2] 22 AOI21X1:_37_ Y 1 5800 4 -1 1
_27_[3] 24 NAND2X1:_40_ twfeed2 481 3800 3 -1 1
_27_[3] 23 NAND2X1:_40_ twfeed2 481 1800 2 1 1
_27_[3] 23 DFFPOSX1:_73_ Q -19 1800 2 -1 1
_27_[3] 23 BUFX2:_65_ A 1 1800 2 1 1
_27_[3] 24 NAND2X1:_40_ B 481 3800 3 -1 1
_27_[3] 23 INVX1:_38_ A 641 1800 2 1 1
_8_ 25 AOI21X1:_42_ B 1601 1800 2 1 1
_8_ 25 INVX1:_38_ Y 801 1800 2 1 1
_9_ 26 AOI21X1:_42_ A 1521 1800 2 1 1
_9_ 26 NAND2X1:_39_ Y 1221 1800 2 1 1
_10_ 29 NOR2X1:_31_ twfeed1 5441 5800 4 -1 1
_10_ 27 NOR2X1:_31_ twfeed1 5441 3800 3 1 1
_10_ 27 NOR2X1:_43_ twfeed1 5601 3800 3 -1 1
_10_ 28 NOR2X1:_43_ twfeed1 5601 1800 2 1 1
_10_ 29 OAI21X1:_58_ A 5841 5800 4 -1 1
_10_ 28 NOR3X1:_51_ A 6131 1800 2 1 1
_10_ 28 OR2X2:_48_ A 4641 1800 2 1 1
_10_ 28 NOR2X1:_43_ A 5761 1800 2 1 1
_10_ 28 OAI21X1:_41_ A 2801 1800 2 1 1
_10_ 28 NAND2X1:_40_ Y 421 1800 2 1 1
_11_ 30 AOI21X1:_42_ C 1921 1800 2 1 1
_11_ 30 OAI21X1:_41_ Y 2591 1800 2 1 1
_0_[3] 31 DFFPOSX1:_73_ D 1011 1800 2 -1 1
_0_[3] 31 AOI21X1:_42_ Y 1761 1800 2 1 1
_12_ 32 AOI21X1:_46_ A 5201 1800 2 1 1
_12_ 32 AOI21X1:_45_ B 7361 1800 2 1 1
_12_ 32 OAI21X1:_44_ B 8001 1800 2 1 1
_12_ 32 NOR2X1:_43_ Y 5601 1800 2 1 1
_27_[4] 33 DFFPOSX1:_74_ Q 5901 1800 2 -1 1
_27_[4] 33 BUFX2:_66_ A 5441 1800 2 -1 1
_27_[4] 33 AND2X2:_55_ A 4481 1800 2 -1 1
_27_[4] 33 NAND2X1:_47_ A 4961 1800 2 -1 1
_27_[4] 33 AOI21X1:_46_ B 5121 1800 2 1 1
_27_[4] 33 AOI21X1:_45_ A 7281 1800 2 1 1
_27_[4] 33 OAI21X1:_44_ A 7921 1800 2 1 1
_13_ 34 AOI21X1:_45_ C 7681 1800 2 1 1
_13_ 34 OAI21X1:_44_ Y 8131 1800 2 1 1
_0_[4] 35 DFFPOSX1:_74_ D 6931 1800 2 -1 1
_0_[4] 35 AOI21X1:_45_ Y 7521 1800 2 1 1
_27_[5] 37 NAND2X1:_47_ twfeed2 4641 1800 2 -1 1
_27_[5] 36 NAND2X1:_47_ twfeed2 4641 -200 1 1 1
_27_[5] 37 DFFPOSX1:_75_ Q 3061 1800 2 -1 1
_27_[5] 37 BUFX2:_67_ A 3841 1800 2 -1 1
_27_[5] 37 AND2X2:_55_ B 4321 1800 2 -1 1
_27_[5] 36 NAND2X1:_47_ B 4641 -200 1 1 1
_27_[5] 37 AOI21X1:_46_ C 4801 1800 2 1 1
_14_ 38 NOR2X1:_50_ A 4001 1800 2 1 1
_14_ 38 AOI21X1:_46_ Y 4961 1800 2 1 1
_15_ 39 NOR3X1:_51_ B 6281 1800 2 1 1
_15_ 39 OR2X2:_48_ B 4441 1800 2 1 1
_15_ 39 NAND2X1:_47_ Y 4701 1800 2 -1 1
_16_ 40 OAI21X1:_49_ B 3361 1800 2 1 1
_16_ 40 OR2X2:_48_ Y 4161 1800 2 1 1
_17_ 41 NOR2X1:_50_ B 3681 1800 2 1 1
_17_ 41 OAI21X1:_49_ Y 3231 1800 2 1 1
_0_[5] 42 DFFPOSX1:_75_ D 2031 1800 2 -1 1
_0_[5] 42 NOR2X1:_50_ Y 3841 1800 2 1 1
_18_ 44 NOR3X1:_51_ twfeed6 6881 3800 3 -1 1
_18_ 43 NOR3X1:_51_ twfeed6 6881 1800 2 1 1
_18_ 44 NAND3X1:_60_ C 6881 3800 3 1 1
_18_ 43 AOI21X1:_53_ B 9441 1800 2 1 1
_18_ 43 OAI21X1:_52_ B 8801 1800 2 1 1
_18_ 43 NOR3X1:_51_ Y 6271 1800 2 1 1
_27_[6] 47 OAI21X1:_52_ twfeed1 8801 3800 3 -1 1
_27_[6] 45 OAI21X1:_52_ twfeed1 8801 1800 2 1 1
_27_[6] 47 AOI21X1:_45_ twfeed3 7681 3800 3 -1 1
_27_[6] 46 AOI21X1:_45_ twfeed3 7681 1800 2 1 1
_27_[6] 48 AND2X2:_56_ twfeed1 3521 5800 4 -1 1
_27_[6] 47 AND2X2:_56_ twfeed1 3521 3800 3 1 1
_27_[6] 46 DFFPOSX1:_76_ Q 7821 1800 2 -1 1
_27_[6] 47 BUFX2:_68_ A 8801 3800 3 1 1
_27_[6] 47 NAND3X1:_60_ A 7201 3800 3 1 1
_27_[6] 48 AND2X2:_56_ B 3521 5800 4 -1 1
_27_[6] 45 AOI21X1:_53_ A 9521 1800 2 1 1
_27_[6] 45 OAI21X1:_52_ A 8881 1800 2 1 1
_19_ 49 AOI21X1:_53_ C 9121 1800 2 1 1
_19_ 49 OAI21X1:_52_ Y 8671 1800 2 1 1
_0_[6] 50 DFFPOSX1:_76_ D 8851 1800 2 -1 1
_0_[6] 50 AOI21X1:_53_ Y 9281 1800 2 1 1
_20_ 52 OAI21X1:_30_ twfeed1 4801 5800 4 -1 1
_20_ 51 OAI21X1:_30_ twfeed1 4801 3800 3 1 1
_20_ 51 NAND3X1:_57_ A 4481 3800 3 1 1
_20_ 52 AND2X2:_54_ Y 4541 5800 4 1 1
_21_ 55 NAND3X1:_57_ twfeed3 4001 5800 4 -1 1
_21_ 53 NAND3X1:_57_ twfeed3 4001 3800 3 1 1
_21_ 53 OR2X2:_48_ twfeed3 4161 3800 3 -1 1
_21_ 54 OR2X2:_48_ twfeed3 4161 1800 2 1 1
_21_ 55 NAND3X1:_57_ B 4281 5800 4 -1 1
_21_ 54 AND2X2:_55_ Y 4061 1800 2 -1 1
_22_ 57 NAND3X1:_57_ twfeed2 4161 5800 4 -1 1
_22_ 56 NAND3X1:_57_ twfeed2 4161 3800 3 1 1
_22_ 56 NAND3X1:_57_ C 4161 3800 3 1 1
_22_ 57 AND2X2:_56_ Y 3781 5800 4 -1 1
_23_ 59 NAND3X1:_57_ twfeed1 4321 5800 4 -1 1
_23_ 58 NAND3X1:_57_ twfeed1 4321 3800 3 1 1
_23_ 59 OAI21X1:_58_ B 5921 5800 4 -1 1
_23_ 58 NAND3X1:_57_ Y 4321 3800 3 1 1
_27_[7] 62 OAI21X1:_58_ twfeed3 6241 5800 4 -1 1
_27_[7] 60 OAI21X1:_58_ twfeed3 6241 3800 3 1 1
_27_[7] 62 AOI21X1:_61_ twfeed3 7841 5800 4 -1 1
_27_[7] 61 AOI21X1:_61_ twfeed3 7841 3800 3 1 1
_27_[7] 62 DFFPOSX1:_77_ Q 7821 5800 4 1 1
_27_[7] 61 BUFX2:_69_ A 8321 3800 3 1 1
_27_[7] 62 INVX1:_59_ A 6401 5800 4 -1 1
_27_[7] 60 OAI21X1:_58_ C 6161 3800 3 1 1
_24_ 63 AOI21X1:_61_ A 7441 5800 4 -1 1
_24_ 63 OAI21X1:_58_ Y 6051 5800 4 -1 1
_25_ 64 NAND3X1:_60_ B 7001 5800 4 -1 1
_25_ 64 INVX1:_59_ Y 6561 5800 4 -1 1
_26_ 66 AOI21X1:_61_ twfeed2 7681 5800 4 -1 1
_26_ 65 AOI21X1:_61_ twfeed2 7681 3800 3 1 1
_26_ 66 AOI21X1:_61_ B 7521 5800 4 -1 1
_26_ 65 NAND3X1:_60_ Y 7041 3800 3 1 1
_0_[7] 67 DFFPOSX1:_77_ D 8851 5800 4 1 1
_0_[7] 67 AOI21X1:_61_ Y 7681 5800 4 -1 1
count[0] 68 twpin_count[0] count[0] 5451 8200 -4 1 1
count[0] 68 PSEUDO_CELL PSEUDO_PIN 5451 7801 5 1 0
count[0] 68 PSEUDO_CELL PSEUDO_PIN 5451 7801 -4 -1 0
count[0] 68 BUFX2:_62_ Y 5451 7800 5 -1 1
count[1] 69 twpin_count[1] count[1] 3991 8200 -4 1 1
count[1] 69 PSEUDO_CELL PSEUDO_PIN 3991 7801 5 1 0
count[1] 69 PSEUDO_CELL PSEUDO_PIN 3991 7801 -4 -1 0
count[1] 69 BUFX2:_63_ Y 3991 7800 5 -1 1
count[2] 70 twpin_count[2] count[2] 1931 8200 -4 1 1
count[2] 70 PSEUDO_CELL PSEUDO_PIN 1931 7801 5 1 0
count[2] 70 PSEUDO_CELL PSEUDO_PIN 1931 7801 -4 -1 0
count[2] 70 BUFX2:_64_ Y 1931 7800 5 -1 1
count[3] 71 twpin_count[3] count[3] -799 2800 -1 1 1
count[3] 71 PSEUDO_CELL PSEUDO_PIN -399 2800 3 -2 0
count[3] 71 PSEUDO_CELL PSEUDO_PIN -399 2800 -1 -1 0
count[3] 71 BUFX2:_65_ Y -329 3800 3 -1 1
count[4] 72 twpin_count[4] count[4] 5111 -600 -3 -1 1
count[4] 72 PSEUDO_CELL PSEUDO_PIN 5111 -201 1 -1 0
count[4] 72 PSEUDO_CELL PSEUDO_PIN 5111 -201 -3 1 0
count[4] 72 BUFX2:_66_ Y 5111 -200 1 1 1
count[5] 73 twpin_count[5] count[5] 3511 -600 -3 -1 1
count[5] 73 PSEUDO_CELL PSEUDO_PIN 3511 -201 1 -1 0
count[5] 73 PSEUDO_CELL PSEUDO_PIN 3511 -201 -3 1 0
count[5] 73 BUFX2:_67_ Y 3511 -200 1 1 1
count[6] 74 twpin_count[6] count[6] 10081 4800 -2 1 1
count[6] 74 PSEUDO_CELL PSEUDO_PIN 9201 2800 3 2 0
count[6] 74 PSEUDO_CELL PSEUDO_PIN 9201 2800 -2 -1 0
count[6] 74 BUFX2:_68_ Y 9131 3800 3 1 1
count[7] 76 DFFPOSX1:_77_ twfeed11 7521 7800 5 -1 1
count[7] 75 DFFPOSX1:_77_ twfeed11 7521 5800 4 1 1
count[7] 76 twpin_count[7] count[7] 7521 8200 -4 1 1
count[7] 76 PSEUDO_CELL PSEUDO_PIN 7521 7801 5 1 0
count[7] 76 PSEUDO_CELL PSEUDO_PIN 7521 7801 -4 -1 0
count[7] 75 BUFX2:_69_ Y 7991 5800 4 -1 1
clk 81 INVX2:_29_ twfeed1 8641 5800 4 -1 1
clk 77 INVX2:_29_ twfeed1 8641 3800 3 1 1
clk 83 NAND3X1:_60_ twfeed1 7041 5800 4 -1 1
clk 78 NAND3X1:_60_ twfeed1 7041 3800 3 1 1
clk 82 NOR2X1:_35_ twfeed2 1281 5800 4 -1 1
clk 78 NOR2X1:_35_ twfeed2 1281 3800 3 1 1
clk 77 OAI21X1:_52_ twfeed2 8641 3800 3 -1 1
clk 79 OAI21X1:_52_ twfeed2 8641 1800 2 1 1
clk 78 NOR3X1:_51_ twfeed7 7041 3800 3 -1 1
clk 79 NOR3X1:_51_ twfeed7 7041 1800 2 1 1
clk 78 NAND2X1:_39_ twfeed1 1121 3800 3 -1 1
clk 80 NAND2X1:_39_ twfeed1 1121 1800 2 1 1
clk 81 twpin_clk clk 10081 6520 -2 1 1
clk 81 PSEUDO_CELL PSEUDO_PIN 9201 4800 4 2 0
clk 81 PSEUDO_CELL PSEUDO_PIN 9201 4800 -2 -1 0
clk 81 DFFPOSX1:_77_ CLK 8901 5800 4 1 1
clk 79 DFFPOSX1:_76_ CLK 8901 1800 2 -1 1
clk 80 DFFPOSX1:_75_ CLK 1981 1800 2 -1 1
clk 79 DFFPOSX1:_74_ CLK 6981 1800 2 -1 1
clk 80 DFFPOSX1:_73_ CLK 1061 1800 2 -1 1
clk 82 DFFPOSX1:_72_ CLK 1061 5800 4 1 1
clk 82 DFFPOSX1:_71_ CLK 2461 5800 4 1 1
clk 83 DFFPOSX1:_70_ CLK 6981 5800 4 1 1
