0.7
2020.2
May 22 2024
19:03:11
D:/Verilog/FA/FA.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/Verilog/FA/FA.srcs/sim_1/new/full_adder_tb.v,1724479815,verilog,,,,full_adder_tb,,,,,,,,
D:/Verilog/FA/FA.srcs/sources_1/new/full_adder.v,1724479685,verilog,,D:/Verilog/FA/FA.srcs/sim_1/new/full_adder_tb.v,,full_adder,,,,,,,,
