Classic Timing Analyzer report for ProjetoCPU
Fri Oct 18 19:34:46 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 15.148 ns                        ; Controle:inst4|ALUControl[1]   ; S[28]                           ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 77.97 MHz ( period = 12.826 ns ) ; LS:inst14|LSOut[20]            ; Banco_reg:Reg_Control|Reg31[20] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B_Control|Saida[3] ; SS:inst15|toWriteData[3]        ; clk        ; clk      ; 184          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                                 ;            ;          ; 184          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 77.97 MHz ( period = 12.826 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg31[20] ; clk        ; clk      ; None                        ; None                      ; 2.636 ns                ;
; N/A                                     ; 78.73 MHz ( period = 12.702 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg28[25] ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 79.81 MHz ( period = 12.530 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg29[20] ; clk        ; clk      ; None                        ; None                      ; 2.481 ns                ;
; N/A                                     ; 79.85 MHz ( period = 12.524 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg27[20] ; clk        ; clk      ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 79.86 MHz ( period = 12.522 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg25[20] ; clk        ; clk      ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 80.03 MHz ( period = 12.496 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg26[20] ; clk        ; clk      ; None                        ; None                      ; 2.460 ns                ;
; N/A                                     ; 80.03 MHz ( period = 12.496 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg2[20]  ; clk        ; clk      ; None                        ; None                      ; 2.460 ns                ;
; N/A                                     ; 80.06 MHz ( period = 12.490 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg18[20] ; clk        ; clk      ; None                        ; None                      ; 2.457 ns                ;
; N/A                                     ; 80.23 MHz ( period = 12.464 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg12[25] ; clk        ; clk      ; None                        ; None                      ; 2.448 ns                ;
; N/A                                     ; 80.36 MHz ( period = 12.444 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg30[25] ; clk        ; clk      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 80.41 MHz ( period = 12.436 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg5[20]  ; clk        ; clk      ; None                        ; None                      ; 2.441 ns                ;
; N/A                                     ; 80.45 MHz ( period = 12.430 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg1[20]  ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 80.63 MHz ( period = 12.402 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg0[25]  ; clk        ; clk      ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; 80.63 MHz ( period = 12.402 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg16[25] ; clk        ; clk      ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; 80.81 MHz ( period = 12.374 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg25[25] ; clk        ; clk      ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 80.88 MHz ( period = 12.364 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg29[25] ; clk        ; clk      ; None                        ; None                      ; 2.428 ns                ;
; N/A                                     ; 80.91 MHz ( period = 12.360 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg5[25]  ; clk        ; clk      ; None                        ; None                      ; 2.426 ns                ;
; N/A                                     ; 81.27 MHz ( period = 12.304 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg22[20] ; clk        ; clk      ; None                        ; None                      ; 2.375 ns                ;
; N/A                                     ; 81.33 MHz ( period = 12.296 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg31[25] ; clk        ; clk      ; None                        ; None                      ; 2.372 ns                ;
; N/A                                     ; 81.33 MHz ( period = 12.296 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg30[20] ; clk        ; clk      ; None                        ; None                      ; 2.371 ns                ;
; N/A                                     ; 81.34 MHz ( period = 12.294 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg6[20]  ; clk        ; clk      ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; 81.35 MHz ( period = 12.292 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg20[25] ; clk        ; clk      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 81.41 MHz ( period = 12.284 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg15[25] ; clk        ; clk      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg27[25] ; clk        ; clk      ; None                        ; None                      ; 2.347 ns                ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg6[25]  ; clk        ; clk      ; None                        ; None                      ; 2.382 ns                ;
; N/A                                     ; 81.79 MHz ( period = 12.226 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg22[25] ; clk        ; clk      ; None                        ; None                      ; 2.336 ns                ;
; N/A                                     ; 81.91 MHz ( period = 12.208 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg2[25]  ; clk        ; clk      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 81.94 MHz ( period = 12.204 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg4[25]  ; clk        ; clk      ; None                        ; None                      ; 2.327 ns                ;
; N/A                                     ; 81.94 MHz ( period = 12.204 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg18[25] ; clk        ; clk      ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; 82.06 MHz ( period = 12.186 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg23[16] ; clk        ; clk      ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; 82.67 MHz ( period = 12.096 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg14[29] ; clk        ; clk      ; None                        ; None                      ; 2.295 ns                ;
; N/A                                     ; 82.99 MHz ( period = 12.050 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg30[29] ; clk        ; clk      ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 83.28 MHz ( period = 12.008 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg7[30]  ; clk        ; clk      ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; 83.35 MHz ( period = 11.998 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg11[29] ; clk        ; clk      ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; 83.35 MHz ( period = 11.998 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg20[0]  ; clk        ; clk      ; None                        ; None                      ; 2.248 ns                ;
; N/A                                     ; 83.36 MHz ( period = 11.996 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg2[0]   ; clk        ; clk      ; None                        ; None                      ; 2.247 ns                ;
; N/A                                     ; 83.42 MHz ( period = 11.988 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg18[0]  ; clk        ; clk      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 83.43 MHz ( period = 11.986 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg14[1]  ; clk        ; clk      ; None                        ; None                      ; 2.233 ns                ;
; N/A                                     ; 83.51 MHz ( period = 11.974 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg12[0]  ; clk        ; clk      ; None                        ; None                      ; 2.233 ns                ;
; N/A                                     ; 83.53 MHz ( period = 11.972 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg3[24]  ; clk        ; clk      ; None                        ; None                      ; 2.227 ns                ;
; N/A                                     ; 83.54 MHz ( period = 11.970 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg28[0]  ; clk        ; clk      ; None                        ; None                      ; 2.231 ns                ;
; N/A                                     ; 83.58 MHz ( period = 11.964 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg23[0]  ; clk        ; clk      ; None                        ; None                      ; 2.223 ns                ;
; N/A                                     ; 83.58 MHz ( period = 11.964 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg28[21] ; clk        ; clk      ; None                        ; None                      ; 2.227 ns                ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg9[1]   ; clk        ; clk      ; None                        ; None                      ; 2.219 ns                ;
; N/A                                     ; 83.61 MHz ( period = 11.960 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg21[0]  ; clk        ; clk      ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 83.63 MHz ( period = 11.958 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg19[0]  ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 83.84 MHz ( period = 11.928 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg8[25]  ; clk        ; clk      ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; 83.85 MHz ( period = 11.926 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg26[29] ; clk        ; clk      ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; 83.91 MHz ( period = 11.918 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg13[20] ; clk        ; clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A                                     ; 83.91 MHz ( period = 11.918 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg20[20] ; clk        ; clk      ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; 83.91 MHz ( period = 11.918 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg4[20]  ; clk        ; clk      ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; 83.92 MHz ( period = 11.916 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg26[25] ; clk        ; clk      ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; 83.92 MHz ( period = 11.916 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg9[20]  ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 83.92 MHz ( period = 11.916 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg15[20] ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 83.92 MHz ( period = 11.916 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg12[20] ; clk        ; clk      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 84.19 MHz ( period = 11.878 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg31[0]  ; clk        ; clk      ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 84.20 MHz ( period = 11.876 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg27[0]  ; clk        ; clk      ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 84.22 MHz ( period = 11.874 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg25[0]  ; clk        ; clk      ; None                        ; None                      ; 2.185 ns                ;
; N/A                                     ; 84.33 MHz ( period = 11.858 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg13[0]  ; clk        ; clk      ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; 84.33 MHz ( period = 11.858 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg23[20] ; clk        ; clk      ; None                        ; None                      ; 2.158 ns                ;
; N/A                                     ; 84.37 MHz ( period = 11.852 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg11[0]  ; clk        ; clk      ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 84.37 MHz ( period = 11.852 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg10[20] ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 84.39 MHz ( period = 11.850 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg29[0]  ; clk        ; clk      ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 84.39 MHz ( period = 11.850 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg9[0]   ; clk        ; clk      ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 84.39 MHz ( period = 11.850 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg19[20] ; clk        ; clk      ; None                        ; None                      ; 2.154 ns                ;
; N/A                                     ; 84.49 MHz ( period = 11.836 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg21[20] ; clk        ; clk      ; None                        ; None                      ; 2.154 ns                ;
; N/A                                     ; 84.49 MHz ( period = 11.836 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg28[20] ; clk        ; clk      ; None                        ; None                      ; 2.154 ns                ;
; N/A                                     ; 84.56 MHz ( period = 11.826 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg17[25] ; clk        ; clk      ; None                        ; None                      ; 2.121 ns                ;
; N/A                                     ; 84.59 MHz ( period = 11.822 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg24[1]  ; clk        ; clk      ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; 84.60 MHz ( period = 11.820 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg1[25]  ; clk        ; clk      ; None                        ; None                      ; 2.118 ns                ;
; N/A                                     ; 84.62 MHz ( period = 11.818 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg30[0]  ; clk        ; clk      ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; 84.65 MHz ( period = 11.814 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg21[25] ; clk        ; clk      ; None                        ; None                      ; 2.115 ns                ;
; N/A                                     ; 84.70 MHz ( period = 11.806 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg11[28] ; clk        ; clk      ; None                        ; None                      ; 2.179 ns                ;
; N/A                                     ; 84.73 MHz ( period = 11.802 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg17[20] ; clk        ; clk      ; None                        ; None                      ; 2.137 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg13[25] ; clk        ; clk      ; None                        ; None                      ; 2.129 ns                ;
; N/A                                     ; 84.82 MHz ( period = 11.790 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg11[25] ; clk        ; clk      ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; 84.89 MHz ( period = 11.780 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg17[0]  ; clk        ; clk      ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; 85.01 MHz ( period = 11.764 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg14[20] ; clk        ; clk      ; None                        ; None                      ; 2.118 ns                ;
; N/A                                     ; 85.02 MHz ( period = 11.762 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg3[20]  ; clk        ; clk      ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 85.05 MHz ( period = 11.758 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg7[20]  ; clk        ; clk      ; None                        ; None                      ; 2.115 ns                ;
; N/A                                     ; 85.18 MHz ( period = 11.740 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg0[29]  ; clk        ; clk      ; None                        ; None                      ; 2.115 ns                ;
; N/A                                     ; 85.28 MHz ( period = 11.726 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg8[20]  ; clk        ; clk      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; 85.53 MHz ( period = 11.692 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg7[4]   ; clk        ; clk      ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 85.62 MHz ( period = 11.680 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg15[29] ; clk        ; clk      ; None                        ; None                      ; 2.090 ns                ;
; N/A                                     ; 85.65 MHz ( period = 11.676 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg5[0]   ; clk        ; clk      ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; 85.66 MHz ( period = 11.674 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg13[29] ; clk        ; clk      ; None                        ; None                      ; 2.087 ns                ;
; N/A                                     ; 85.69 MHz ( period = 11.670 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg9[29]  ; clk        ; clk      ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; 85.72 MHz ( period = 11.666 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg7[1]   ; clk        ; clk      ; None                        ; None                      ; 2.094 ns                ;
; N/A                                     ; 85.75 MHz ( period = 11.662 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg7[16]  ; clk        ; clk      ; None                        ; None                      ; 2.087 ns                ;
; N/A                                     ; 85.79 MHz ( period = 11.656 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg1[1]   ; clk        ; clk      ; None                        ; None                      ; 2.089 ns                ;
; N/A                                     ; 85.79 MHz ( period = 11.656 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg7[25]  ; clk        ; clk      ; None                        ; None                      ; 2.065 ns                ;
; N/A                                     ; 85.87 MHz ( period = 11.646 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg3[25]  ; clk        ; clk      ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 85.88 MHz ( period = 11.644 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg10[3]  ; clk        ; clk      ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; 85.88 MHz ( period = 11.644 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg14[25] ; clk        ; clk      ; None                        ; None                      ; 2.059 ns                ;
; N/A                                     ; 85.98 MHz ( period = 11.630 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg20[29] ; clk        ; clk      ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 86.07 MHz ( period = 11.618 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg3[16]  ; clk        ; clk      ; None                        ; None                      ; 2.077 ns                ;
; N/A                                     ; 86.13 MHz ( period = 11.610 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg26[24] ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 86.30 MHz ( period = 11.588 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg3[0]   ; clk        ; clk      ; None                        ; None                      ; 2.054 ns                ;
; N/A                                     ; 86.31 MHz ( period = 11.586 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg7[0]   ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A                                     ; 86.33 MHz ( period = 11.584 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg24[7]  ; clk        ; clk      ; None                        ; None                      ; 2.038 ns                ;
; N/A                                     ; 86.33 MHz ( period = 11.584 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg12[14] ; clk        ; clk      ; None                        ; None                      ; 2.061 ns                ;
; N/A                                     ; 86.37 MHz ( period = 11.578 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg30[31] ; clk        ; clk      ; None                        ; None                      ; 2.027 ns                ;
; N/A                                     ; 86.37 MHz ( period = 11.578 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg16[0]  ; clk        ; clk      ; None                        ; None                      ; 2.027 ns                ;
; N/A                                     ; 86.37 MHz ( period = 11.578 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg24[0]  ; clk        ; clk      ; None                        ; None                      ; 2.027 ns                ;
; N/A                                     ; 86.39 MHz ( period = 11.576 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg6[31]  ; clk        ; clk      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 86.39 MHz ( period = 11.576 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg8[0]   ; clk        ; clk      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 86.52 MHz ( period = 11.558 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg4[0]   ; clk        ; clk      ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; 86.54 MHz ( period = 11.556 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg31[15] ; clk        ; clk      ; None                        ; None                      ; 2.035 ns                ;
; N/A                                     ; 86.55 MHz ( period = 11.554 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg25[30] ; clk        ; clk      ; None                        ; None                      ; 2.009 ns                ;
; N/A                                     ; 86.57 MHz ( period = 11.552 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg29[30] ; clk        ; clk      ; None                        ; None                      ; 2.008 ns                ;
; N/A                                     ; 86.60 MHz ( period = 11.548 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg27[30] ; clk        ; clk      ; None                        ; None                      ; 2.006 ns                ;
; N/A                                     ; 86.63 MHz ( period = 11.544 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg30[30] ; clk        ; clk      ; None                        ; None                      ; 2.011 ns                ;
; N/A                                     ; 86.67 MHz ( period = 11.538 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg2[30]  ; clk        ; clk      ; None                        ; None                      ; 2.015 ns                ;
; N/A                                     ; 86.70 MHz ( period = 11.534 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg20[30] ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A                                     ; 86.70 MHz ( period = 11.534 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg8[22]  ; clk        ; clk      ; None                        ; None                      ; 2.016 ns                ;
; N/A                                     ; 86.73 MHz ( period = 11.530 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg18[30] ; clk        ; clk      ; None                        ; None                      ; 2.011 ns                ;
; N/A                                     ; 86.73 MHz ( period = 11.530 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg0[0]   ; clk        ; clk      ; None                        ; None                      ; 2.009 ns                ;
; N/A                                     ; 86.75 MHz ( period = 11.528 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg17[28] ; clk        ; clk      ; None                        ; None                      ; 2.005 ns                ;
; N/A                                     ; 86.81 MHz ( period = 11.520 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg21[28] ; clk        ; clk      ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; 86.81 MHz ( period = 11.520 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg8[12]  ; clk        ; clk      ; None                        ; None                      ; 1.987 ns                ;
; N/A                                     ; 86.88 MHz ( period = 11.510 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg26[27] ; clk        ; clk      ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; 86.93 MHz ( period = 11.504 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg8[29]  ; clk        ; clk      ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 87.12 MHz ( period = 11.478 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg10[31] ; clk        ; clk      ; None                        ; None                      ; 1.979 ns                ;
; N/A                                     ; 87.14 MHz ( period = 11.476 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg26[31] ; clk        ; clk      ; None                        ; None                      ; 1.978 ns                ;
; N/A                                     ; 87.26 MHz ( period = 11.460 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg3[30]  ; clk        ; clk      ; None                        ; None                      ; 1.989 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg22[30] ; clk        ; clk      ; None                        ; None                      ; 1.964 ns                ;
; N/A                                     ; 87.38 MHz ( period = 11.444 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg6[30]  ; clk        ; clk      ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 87.38 MHz ( period = 11.444 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg26[21] ; clk        ; clk      ; None                        ; None                      ; 1.951 ns                ;
; N/A                                     ; 87.44 MHz ( period = 11.436 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg31[16] ; clk        ; clk      ; None                        ; None                      ; 1.949 ns                ;
; N/A                                     ; 87.49 MHz ( period = 11.430 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg0[21]  ; clk        ; clk      ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 87.49 MHz ( period = 11.430 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg16[21] ; clk        ; clk      ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 87.52 MHz ( period = 11.426 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg27[4]  ; clk        ; clk      ; None                        ; None                      ; 1.979 ns                ;
; N/A                                     ; 87.52 MHz ( period = 11.426 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg28[22] ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 87.57 MHz ( period = 11.420 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg31[4]  ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 87.64 MHz ( period = 11.410 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg16[22] ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg21[1]  ; clk        ; clk      ; None                        ; None                      ; 1.937 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg27[21] ; clk        ; clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 87.75 MHz ( period = 11.396 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg17[1]  ; clk        ; clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 87.78 MHz ( period = 11.392 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg3[1]   ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 87.80 MHz ( period = 11.390 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg0[22]  ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; 87.80 MHz ( period = 11.390 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg7[21]  ; clk        ; clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A                                     ; 87.81 MHz ( period = 11.388 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg13[22] ; clk        ; clk      ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 87.83 MHz ( period = 11.386 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg21[27] ; clk        ; clk      ; None                        ; None                      ; 1.964 ns                ;
; N/A                                     ; 87.87 MHz ( period = 11.380 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg17[27] ; clk        ; clk      ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 87.90 MHz ( period = 11.376 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg28[24] ; clk        ; clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A                                     ; 87.90 MHz ( period = 11.376 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg29[22] ; clk        ; clk      ; None                        ; None                      ; 1.939 ns                ;
; N/A                                     ; 87.92 MHz ( period = 11.374 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg10[18] ; clk        ; clk      ; None                        ; None                      ; 1.977 ns                ;
; N/A                                     ; 87.94 MHz ( period = 11.372 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg9[28]  ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 87.95 MHz ( period = 11.370 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg1[13]  ; clk        ; clk      ; None                        ; None                      ; 1.942 ns                ;
; N/A                                     ; 87.97 MHz ( period = 11.368 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg5[13]  ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A                                     ; 88.03 MHz ( period = 11.360 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg13[28] ; clk        ; clk      ; None                        ; None                      ; 1.959 ns                ;
; N/A                                     ; 88.03 MHz ( period = 11.360 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg8[24]  ; clk        ; clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A                                     ; 88.03 MHz ( period = 11.360 ns )                    ; LS:inst14|LSOut[19] ; Banco_reg:Reg_Control|Reg4[19]  ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 88.04 MHz ( period = 11.358 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg28[27] ; clk        ; clk      ; None                        ; None                      ; 1.950 ns                ;
; N/A                                     ; 88.07 MHz ( period = 11.354 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg12[8]  ; clk        ; clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 88.11 MHz ( period = 11.350 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg11[13] ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 88.12 MHz ( period = 11.348 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg7[13]  ; clk        ; clk      ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; 88.15 MHz ( period = 11.344 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg13[27] ; clk        ; clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 88.31 MHz ( period = 11.324 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg27[26] ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; 88.34 MHz ( period = 11.320 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg21[31] ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 88.34 MHz ( period = 11.320 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg15[1]  ; clk        ; clk      ; None                        ; None                      ; 1.910 ns                ;
; N/A                                     ; 88.34 MHz ( period = 11.320 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg0[20]  ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 88.35 MHz ( period = 11.318 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg11[20] ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; 88.37 MHz ( period = 11.316 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg5[29]  ; clk        ; clk      ; None                        ; None                      ; 1.901 ns                ;
; N/A                                     ; 88.37 MHz ( period = 11.316 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg10[0]  ; clk        ; clk      ; None                        ; None                      ; 1.902 ns                ;
; N/A                                     ; 88.39 MHz ( period = 11.314 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg26[0]  ; clk        ; clk      ; None                        ; None                      ; 1.901 ns                ;
; N/A                                     ; 88.39 MHz ( period = 11.314 ns )                    ; LS:inst14|LSOut[10] ; Banco_reg:Reg_Control|Reg7[10]  ; clk        ; clk      ; None                        ; None                      ; 1.902 ns                ;
; N/A                                     ; 88.40 MHz ( period = 11.312 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg10[29] ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; 88.40 MHz ( period = 11.312 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg11[1]  ; clk        ; clk      ; None                        ; None                      ; 1.906 ns                ;
; N/A                                     ; 88.45 MHz ( period = 11.306 ns )                    ; LS:inst14|LSOut[5]  ; Banco_reg:Reg_Control|Reg28[5]  ; clk        ; clk      ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; 88.45 MHz ( period = 11.306 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg10[12] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A                                     ; 88.45 MHz ( period = 11.306 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg26[12] ; clk        ; clk      ; None                        ; None                      ; 1.902 ns                ;
; N/A                                     ; 88.48 MHz ( period = 11.302 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg17[29] ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; 88.48 MHz ( period = 11.302 ns )                    ; LS:inst14|LSOut[5]  ; Banco_reg:Reg_Control|Reg6[5]   ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; 88.50 MHz ( period = 11.300 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg7[29]  ; clk        ; clk      ; None                        ; None                      ; 1.887 ns                ;
; N/A                                     ; 88.51 MHz ( period = 11.298 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg16[20] ; clk        ; clk      ; None                        ; None                      ; 1.885 ns                ;
; N/A                                     ; 88.54 MHz ( period = 11.294 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg21[29] ; clk        ; clk      ; None                        ; None                      ; 1.884 ns                ;
; N/A                                     ; 88.56 MHz ( period = 11.292 ns )                    ; LS:inst14|LSOut[5]  ; Banco_reg:Reg_Control|Reg4[5]   ; clk        ; clk      ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; 88.57 MHz ( period = 11.290 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg4[29]  ; clk        ; clk      ; None                        ; None                      ; 1.887 ns                ;
; N/A                                     ; 88.59 MHz ( period = 11.288 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg28[29] ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; 88.59 MHz ( period = 11.288 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg12[29] ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; 88.59 MHz ( period = 11.288 ns )                    ; LS:inst14|LSOut[23] ; Banco_reg:Reg_Control|Reg22[23] ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; 88.61 MHz ( period = 11.286 ns )                    ; LS:inst14|LSOut[23] ; Banco_reg:Reg_Control|Reg6[23]  ; clk        ; clk      ; None                        ; None                      ; 1.887 ns                ;
; N/A                                     ; 88.62 MHz ( period = 11.284 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg30[8]  ; clk        ; clk      ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; 88.64 MHz ( period = 11.282 ns )                    ; LS:inst14|LSOut[23] ; Banco_reg:Reg_Control|Reg27[23] ; clk        ; clk      ; None                        ; None                      ; 1.885 ns                ;
; N/A                                     ; 88.70 MHz ( period = 11.274 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg22[0]  ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; 88.72 MHz ( period = 11.272 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg13[16] ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 88.75 MHz ( period = 11.268 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg23[25] ; clk        ; clk      ; None                        ; None                      ; 1.864 ns                ;
; N/A                                     ; 88.75 MHz ( period = 11.268 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg10[25] ; clk        ; clk      ; None                        ; None                      ; 1.864 ns                ;
; N/A                                     ; 88.75 MHz ( period = 11.268 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg18[16] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; 88.75 MHz ( period = 11.268 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg7[17]  ; clk        ; clk      ; None                        ; None                      ; 1.902 ns                ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg18[3]  ; clk        ; clk      ; None                        ; None                      ; 1.918 ns                ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; LS:inst14|LSOut[11] ; Banco_reg:Reg_Control|Reg19[11] ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg6[16]  ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; LS:inst14|LSOut[19] ; Banco_reg:Reg_Control|Reg11[19] ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; 88.78 MHz ( period = 11.264 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg1[29]  ; clk        ; clk      ; None                        ; None                      ; 1.870 ns                ;
; N/A                                     ; 88.78 MHz ( period = 11.264 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg22[28] ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; 88.78 MHz ( period = 11.264 ns )                    ; LS:inst14|LSOut[23] ; Banco_reg:Reg_Control|Reg17[23] ; clk        ; clk      ; None                        ; None                      ; 1.857 ns                ;
; N/A                                     ; 88.79 MHz ( period = 11.262 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg19[25] ; clk        ; clk      ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 88.81 MHz ( period = 11.260 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg14[0]  ; clk        ; clk      ; None                        ; None                      ; 1.881 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                             ;
+------------------------------------------+-------------------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                      ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[3]            ; SS:inst15|toWriteData[3]  ; clk        ; clk      ; None                       ; None                       ; 0.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[7]            ; SS:inst15|toWriteData[7]  ; clk        ; clk      ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[0]            ; SS:inst15|toWriteData[0]  ; clk        ; clk      ; None                       ; None                       ; 0.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[7]               ; LS:inst14|LSOut[7]        ; clk        ; clk      ; None                       ; None                       ; 0.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[6]            ; SS:inst15|toWriteData[6]  ; clk        ; clk      ; None                       ; None                       ; 0.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]              ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 0.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[11]           ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 0.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[5]               ; LS:inst14|LSOut[5]        ; clk        ; clk      ; None                       ; None                       ; 0.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[0]               ; LS:inst14|LSOut[0]        ; clk        ; clk      ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]              ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]               ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 0.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]              ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 1.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]              ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[25]           ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[6]               ; LS:inst14|LSOut[6]        ; clk        ; clk      ; None                       ; None                       ; 0.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[29]           ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]               ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[1]            ; SS:inst15|toWriteData[1]  ; clk        ; clk      ; None                       ; None                       ; 1.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[18]           ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 1.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[10]~DUPLICATE ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]              ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[5]            ; SS:inst15|toWriteData[5]  ; clk        ; clk      ; None                       ; None                       ; 1.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]              ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 1.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[4]               ; LS:inst14|LSOut[4]        ; clk        ; clk      ; None                       ; None                       ; 1.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]              ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 1.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]               ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 1.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[2]               ; LS:inst14|LSOut[2]        ; clk        ; clk      ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]              ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 1.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]              ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[8]            ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[19]           ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 1.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[9]            ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]              ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 1.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]              ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]              ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 1.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]              ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 1.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[27]           ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 1.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]              ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]              ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[4]            ; SS:inst15|toWriteData[4]  ; clk        ; clk      ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[16]           ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]              ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 1.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]              ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]              ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]              ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 1.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[15]           ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]              ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[31]           ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]              ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[28]           ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]              ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 1.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]              ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[22]           ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[2]            ; SS:inst15|toWriteData[2]  ; clk        ; clk      ; None                       ; None                       ; 2.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]              ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[1]               ; LS:inst14|LSOut[1]        ; clk        ; clk      ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]              ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]              ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]              ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]               ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[26]           ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]              ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 1.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]              ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]              ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]              ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[14]           ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[13]           ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]              ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[20]           ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]              ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[3]               ; LS:inst14|LSOut[3]        ; clk        ; clk      ; None                       ; None                       ; 2.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]              ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 2.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]              ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]              ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 2.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 1.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[24]           ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[17]           ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[30]           ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]              ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]              ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]              ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]              ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]              ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[23]           ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 2.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 2.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]              ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 2.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 2.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[12]           ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 3.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[21]           ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 3.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]              ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 3.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]               ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]               ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 3.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 3.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]               ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 3.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]              ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 3.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]               ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 3.088 ns                 ;
+------------------------------------------+-------------------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                      ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 15.148 ns  ; Controle:inst4|ALUControl[1]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.147 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.095 ns  ; Registrador:B_Control|Saida[4]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.085 ns  ; Controle:inst4|ALUControl[1]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.084 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.057 ns  ; Controle:inst4|ALUControl[2]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.032 ns  ; Registrador:B_Control|Saida[4]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.994 ns  ; Controle:inst4|ALUControl[2]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.993 ns  ; Controle:inst4|ALUSrcA[1]                 ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.971 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.957 ns  ; Controle:inst4|ALUControl[0]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.954 ns  ; Registrador:A_Control|Saida[3]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.930 ns  ; Controle:inst4|ALUSrcA[1]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.928 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.917 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.908 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.898 ns  ; Registrador:PCWrite|Saida[3]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.894 ns  ; Controle:inst4|ALUControl[0]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.891 ns  ; Registrador:A_Control|Saida[3]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.889 ns  ; Controle:inst4|ALUControl[1]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.888 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.865 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.854 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.836 ns  ; Registrador:B_Control|Saida[4]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.835 ns  ; Registrador:PCWrite|Saida[3]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.819 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.798 ns  ; Controle:inst4|ALUControl[2]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.775 ns  ; Registrador:PCWrite|Saida[0]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.756 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.754 ns  ; Registrador:B_Control|Saida[3]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.743 ns  ; Registrador:B_Control|Saida[5]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.734 ns  ; Controle:inst4|ALUSrcA[1]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.712 ns  ; Registrador:PCWrite|Saida[0]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.712 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.698 ns  ; Controle:inst4|ALUControl[0]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.695 ns  ; Registrador:A_Control|Saida[3]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.691 ns  ; Registrador:B_Control|Saida[3]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.680 ns  ; Registrador:B_Control|Saida[5]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.669 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.658 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.639 ns  ; Registrador:PCWrite|Saida[3]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.601 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.560 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.546 ns  ; Registrador:PCWrite|Saida[5]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.541 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.538 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.524 ns  ; Registrador:B_Control|Saida[0]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.521 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.516 ns  ; Registrador:PCWrite|Saida[0]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.513 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.495 ns  ; Registrador:B_Control|Saida[3]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.492 ns  ; Registrador:B_Control|Saida[2]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.484 ns  ; Registrador:B_Control|Saida[5]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.483 ns  ; Registrador:PCWrite|Saida[5]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.478 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.475 ns  ; Registrador:PCWrite|Saida[1]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.461 ns  ; Registrador:B_Control|Saida[0]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.458 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.456 ns  ; Controle:inst4|ALUControl[1]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.455 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.450 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE       ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.438 ns  ; Registrador:PCWrite|Saida[4]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.429 ns  ; Registrador:B_Control|Saida[2]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.427 ns  ; Registrador:A_Control|Saida[5]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.413 ns  ; Controle:inst4|ALUControl[1]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.412 ns  ; Registrador:PCWrite|Saida[1]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.412 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.408 ns  ; Registrador:B_Control|Saida[1]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.403 ns  ; Registrador:B_Control|Saida[4]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.399 ns  ; Registrador:MDRReg|Saida[0]               ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.383 ns  ; Instr_Reg:IRWrite|Instr15_0[6]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.375 ns  ; Registrador:PCWrite|Saida[4]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.365 ns  ; Controle:inst4|ALUControl[2]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.364 ns  ; Registrador:A_Control|Saida[5]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.360 ns  ; Registrador:B_Control|Saida[4]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.352 ns  ; Registrador:A_Control|Saida[0]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.345 ns  ; Registrador:B_Control|Saida[1]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.342 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.336 ns  ; Registrador:MDRReg|Saida[0]               ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.322 ns  ; Controle:inst4|ALUControl[2]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.320 ns  ; Instr_Reg:IRWrite|Instr15_0[6]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.309 ns  ; Registrador:PCWrite|Saida[6]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.304 ns  ; Registrador:MDRReg|Saida[5]               ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.301 ns  ; Controle:inst4|ALUSrcA[1]                 ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.292 ns  ; Controle:inst4|ALUControl[1]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.292 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.291 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.289 ns  ; Registrador:A_Control|Saida[0]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.287 ns  ; Registrador:PCWrite|Saida[5]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.282 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.279 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.265 ns  ; Registrador:B_Control|Saida[0]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.265 ns  ; Controle:inst4|ALUControl[0]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.262 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.262 ns  ; Registrador:A_Control|Saida[3]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.258 ns  ; Controle:inst4|ALUSrcA[1]                 ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.254 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.246 ns  ; Registrador:PCWrite|Saida[6]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.241 ns  ; Registrador:MDRReg|Saida[5]               ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.239 ns  ; Registrador:B_Control|Saida[4]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.236 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.236 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.233 ns  ; Registrador:B_Control|Saida[2]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.229 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.225 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.222 ns  ; Controle:inst4|ALUControl[0]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.219 ns  ; Registrador:A_Control|Saida[3]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.216 ns  ; Registrador:PCWrite|Saida[1]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.211 ns  ; Registrador:B_Control|Saida[10]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.206 ns  ; Registrador:PCWrite|Saida[3]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.205 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.201 ns  ; Controle:inst4|ALUControl[2]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.200 ns  ; Registrador:PCWrite|Saida[8]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.193 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.188 ns  ; Registrador:B_Control|Saida[11]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.187 ns  ; Controle:inst4|ALUControl[1]              ; S[16]     ; clk        ;
; N/A                                     ; None                                                ; 14.186 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[16]     ; clk        ;
; N/A                                     ; None                                                ; 14.182 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.182 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.179 ns  ; Registrador:PCWrite|Saida[4]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.179 ns  ; Registrador:A_Control|Saida[2]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.177 ns  ; Registrador:MDRReg|Saida[3]               ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.168 ns  ; Registrador:A_Control|Saida[5]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.163 ns  ; Registrador:PCWrite|Saida[3]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.160 ns  ; Registrador:PCWrite|Saida[2]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.149 ns  ; Registrador:B_Control|Saida[1]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.148 ns  ; Registrador:B_Control|Saida[10]           ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.142 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.140 ns  ; Registrador:MDRReg|Saida[0]               ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.137 ns  ; Controle:inst4|ALUSrcA[1]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.137 ns  ; Registrador:PCWrite|Saida[8]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.134 ns  ; Registrador:B_Control|Saida[4]            ; S[16]     ; clk        ;
; N/A                                     ; None                                                ; 14.127 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.125 ns  ; Registrador:B_Control|Saida[11]           ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.124 ns  ; Instr_Reg:IRWrite|Instr15_0[6]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.119 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.116 ns  ; Registrador:A_Control|Saida[2]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.115 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.114 ns  ; Registrador:MDRReg|Saida[3]               ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.113 ns  ; Registrador:A_Control|Saida[4]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.106 ns  ; Controle:inst4|ALUControl[1]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.105 ns  ; Controle:inst4|ALUSrcB[1]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.101 ns  ; Controle:inst4|ALUControl[0]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.098 ns  ; Registrador:A_Control|Saida[3]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.097 ns  ; Registrador:PCWrite|Saida[2]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.096 ns  ; Controle:inst4|ALUControl[2]              ; S[16]     ; clk        ;
; N/A                                     ; None                                                ; 14.093 ns  ; Registrador:A_Control|Saida[0]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.088 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.084 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.083 ns  ; Registrador:PCWrite|Saida[0]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.074 ns  ; Registrador:MDRReg|Saida[4]               ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.072 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.062 ns  ; Registrador:B_Control|Saida[3]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.061 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.053 ns  ; Registrador:B_Control|Saida[4]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.051 ns  ; Registrador:B_Control|Saida[5]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.050 ns  ; Registrador:A_Control|Saida[4]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.050 ns  ; Registrador:PCWrite|Saida[6]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.045 ns  ; Registrador:MDRReg|Saida[5]               ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.042 ns  ; Registrador:PCWrite|Saida[3]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.041 ns  ; Registrador:B_Control|Saida[9]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.040 ns  ; Registrador:PCWrite|Saida[0]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.037 ns  ; Registrador:B_Control|Saida[7]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.033 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.032 ns  ; Controle:inst4|ALUSrcA[1]                 ; S[16]     ; clk        ;
; N/A                                     ; None                                                ; 14.025 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]      ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.025 ns  ; Registrador:PCWrite|Saida[7]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.019 ns  ; Registrador:B_Control|Saida[3]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.015 ns  ; Controle:inst4|ALUControl[2]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.014 ns  ; Registrador:A_Control|Saida[1]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.011 ns  ; Registrador:MDRReg|Saida[4]               ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.010 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[16]     ; clk        ;
; N/A                                     ; None                                                ; 14.008 ns  ; Registrador:B_Control|Saida[5]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 13.996 ns  ; Controle:inst4|ALUControl[0]              ; S[16]     ; clk        ;
; N/A                                     ; None                                                ; 13.993 ns  ; Registrador:A_Control|Saida[3]            ; S[16]     ; clk        ;
; N/A                                     ; None                                                ; 13.991 ns  ; Instr_Reg:IRWrite|Instr15_0[11]~DUPLICATE ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.986 ns  ; Controle:inst4|ALUControl[1]              ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 13.985 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 13.978 ns  ; Registrador:B_Control|Saida[9]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 13.974 ns  ; Registrador:B_Control|Saida[7]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 13.967 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[16]     ; clk        ;
; N/A                                     ; None                                                ; 13.963 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 13.962 ns  ; Registrador:PCWrite|Saida[7]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 13.956 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[16]     ; clk        ;
; N/A                                     ; None                                                ; 13.952 ns  ; Registrador:B_Control|Saida[10]           ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 13.951 ns  ; Registrador:A_Control|Saida[1]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 13.951 ns  ; Registrador:A_Control|Saida[6]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.951 ns  ; Controle:inst4|ALUSrcA[1]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.950 ns  ; Instr_Reg:IRWrite|Instr15_0[10]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.946 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 13.941 ns  ; Registrador:PCWrite|Saida[8]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 13.937 ns  ; Registrador:PCWrite|Saida[3]              ; S[16]     ; clk        ;
; N/A                                     ; None                                                ; 13.936 ns  ; Controle:inst4|ALUControl[1]              ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 13.935 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 13.933 ns  ; Registrador:B_Control|Saida[4]            ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 13.929 ns  ; Registrador:B_Control|Saida[11]           ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 13.929 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.928 ns  ; Instr_Reg:IRWrite|Instr15_0[11]~DUPLICATE ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 13.928 ns  ; Registrador:MDRReg|Saida[6]               ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.923 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[26]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                           ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 19:34:46 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SS:inst15|toWriteData[0]" is a latch
    Warning: Node "SS:inst15|toWriteData[1]" is a latch
    Warning: Node "SS:inst15|toWriteData[2]" is a latch
    Warning: Node "SS:inst15|toWriteData[3]" is a latch
    Warning: Node "SS:inst15|toWriteData[4]" is a latch
    Warning: Node "SS:inst15|toWriteData[5]" is a latch
    Warning: Node "SS:inst15|toWriteData[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[24]" is a latch
    Warning: Node "SS:inst15|toWriteData[25]" is a latch
    Warning: Node "SS:inst15|toWriteData[26]" is a latch
    Warning: Node "SS:inst15|toWriteData[27]" is a latch
    Warning: Node "SS:inst15|toWriteData[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[29]" is a latch
    Warning: Node "SS:inst15|toWriteData[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[31]" is a latch
    Warning: Node "LS:inst14|LSOut[31]" is a latch
    Warning: Node "LS:inst14|LSOut[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[8]" is a latch
    Warning: Node "SS:inst15|toWriteData[9]" is a latch
    Warning: Node "SS:inst15|toWriteData[10]" is a latch
    Warning: Node "SS:inst15|toWriteData[11]" is a latch
    Warning: Node "SS:inst15|toWriteData[12]" is a latch
    Warning: Node "SS:inst15|toWriteData[13]" is a latch
    Warning: Node "SS:inst15|toWriteData[14]" is a latch
    Warning: Node "SS:inst15|toWriteData[15]" is a latch
    Warning: Node "LS:inst14|LSOut[29]" is a latch
    Warning: Node "LS:inst14|LSOut[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[16]" is a latch
    Warning: Node "SS:inst15|toWriteData[17]" is a latch
    Warning: Node "SS:inst15|toWriteData[18]" is a latch
    Warning: Node "SS:inst15|toWriteData[19]" is a latch
    Warning: Node "SS:inst15|toWriteData[20]" is a latch
    Warning: Node "SS:inst15|toWriteData[21]" is a latch
    Warning: Node "SS:inst15|toWriteData[22]" is a latch
    Warning: Node "SS:inst15|toWriteData[23]" is a latch
    Warning: Node "LS:inst14|LSOut[26]" is a latch
    Warning: Node "LS:inst14|LSOut[27]" is a latch
    Warning: Node "LS:inst14|LSOut[0]" is a latch
    Warning: Node "LS:inst14|LSOut[1]" is a latch
    Warning: Node "LS:inst14|LSOut[2]" is a latch
    Warning: Node "LS:inst14|LSOut[3]" is a latch
    Warning: Node "LS:inst14|LSOut[4]" is a latch
    Warning: Node "LS:inst14|LSOut[5]" is a latch
    Warning: Node "LS:inst14|LSOut[7]" is a latch
    Warning: Node "LS:inst14|LSOut[24]" is a latch
    Warning: Node "LS:inst14|LSOut[25]" is a latch
    Warning: Node "LS:inst14|LSOut[6]" is a latch
    Warning: Node "LS:inst14|LSOut[22]" is a latch
    Warning: Node "LS:inst14|LSOut[23]" is a latch
    Warning: Node "LS:inst14|LSOut[21]" is a latch
    Warning: Node "LS:inst14|LSOut[20]" is a latch
    Warning: Node "LS:inst14|LSOut[19]" is a latch
    Warning: Node "LS:inst14|LSOut[18]" is a latch
    Warning: Node "LS:inst14|LSOut[17]" is a latch
    Warning: Node "LS:inst14|LSOut[16]" is a latch
    Warning: Node "LS:inst14|LSOut[14]" is a latch
    Warning: Node "LS:inst14|LSOut[15]" is a latch
    Warning: Node "LS:inst14|LSOut[13]" is a latch
    Warning: Node "LS:inst14|LSOut[12]" is a latch
    Warning: Node "LS:inst14|LSOut[8]" is a latch
    Warning: Node "LS:inst14|LSOut[9]" is a latch
    Warning: Node "LS:inst14|LSOut[10]" is a latch
    Warning: Node "LS:inst14|LSOut[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LS:inst14|LSOut[31]~1" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[1]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[1]" as buffer
    Info: Detected gated clock "SS:inst15|toWriteData[31]~0" as buffer
Info: Clock "clk" has Internal fmax of 77.97 MHz between source register "LS:inst14|LSOut[20]" and destination register "Banco_reg:Reg_Control|Reg31[20]" (period= 12.826 ns)
    Info: + Longest register to register delay is 2.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 2; REG Node = 'LS:inst14|LSOut[20]'
        Info: 2: + IC(0.931 ns) + CELL(0.053 ns) = 0.984 ns; Loc. = LCCOMB_X29_Y27_N0; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux11~0'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.246 ns; Loc. = LCCOMB_X29_Y27_N4; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux11~1'
        Info: 4: + IC(1.081 ns) + CELL(0.309 ns) = 2.636 ns; Loc. = LCFF_X34_Y26_N13; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg31[20]'
        Info: Total cell delay = 0.415 ns ( 15.74 % )
        Info: Total interconnect delay = 2.221 ns ( 84.26 % )
    Info: - Smallest clock skew is -3.687 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.606 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1473; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.801 ns) + CELL(0.618 ns) = 2.606 ns; Loc. = LCFF_X34_Y26_N13; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg31[20]'
            Info: Total cell delay = 1.462 ns ( 56.10 % )
            Info: Total interconnect delay = 1.144 ns ( 43.90 % )
        Info: - Longest clock path from clock "clk" to source register is 6.293 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.573 ns) + CELL(0.712 ns) = 3.129 ns; Loc. = LCFF_X17_Y19_N5; Fanout = 25; REG Node = 'Controle:inst4|LSControl[1]'
            Info: 3: + IC(0.369 ns) + CELL(0.228 ns) = 3.726 ns; Loc. = LCCOMB_X16_Y19_N26; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.441 ns) + CELL(0.000 ns) = 5.167 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.073 ns) + CELL(0.053 ns) = 6.293 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 2; REG Node = 'LS:inst14|LSOut[20]'
            Info: Total cell delay = 1.837 ns ( 29.19 % )
            Info: Total interconnect delay = 4.456 ns ( 70.81 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 184 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B_Control|Saida[3]" and destination pin or register "SS:inst15|toWriteData[3]" for clock "clk" (Hold time is 3.185 ns)
    Info: + Largest clock skew is 3.820 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.429 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.573 ns) + CELL(0.712 ns) = 3.129 ns; Loc. = LCFF_X17_Y19_N11; Fanout = 25; REG Node = 'Controle:inst4|SSControl[1]'
            Info: 3: + IC(0.669 ns) + CELL(0.225 ns) = 4.023 ns; Loc. = LCCOMB_X23_Y19_N0; Fanout = 1; COMB Node = 'SS:inst15|toWriteData[31]~0'
            Info: 4: + IC(1.313 ns) + CELL(0.000 ns) = 5.336 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'SS:inst15|toWriteData[31]~0clkctrl'
            Info: 5: + IC(1.040 ns) + CELL(0.053 ns) = 6.429 ns; Loc. = LCCOMB_X23_Y24_N12; Fanout = 1; REG Node = 'SS:inst15|toWriteData[3]'
            Info: Total cell delay = 1.834 ns ( 28.53 % )
            Info: Total interconnect delay = 4.595 ns ( 71.47 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.609 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1473; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.804 ns) + CELL(0.618 ns) = 2.609 ns; Loc. = LCFF_X23_Y24_N17; Fanout = 7; REG Node = 'Registrador:B_Control|Saida[3]'
            Info: Total cell delay = 1.462 ns ( 56.04 % )
            Info: Total interconnect delay = 1.147 ns ( 43.96 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y24_N17; Fanout = 7; REG Node = 'Registrador:B_Control|Saida[3]'
        Info: 2: + IC(0.269 ns) + CELL(0.272 ns) = 0.541 ns; Loc. = LCCOMB_X23_Y24_N12; Fanout = 1; REG Node = 'SS:inst15|toWriteData[3]'
        Info: Total cell delay = 0.272 ns ( 50.28 % )
        Info: Total interconnect delay = 0.269 ns ( 49.72 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "S[28]" through register "Controle:inst4|ALUControl[1]" is 15.148 ns
    Info: + Longest clock path from clock "clk" to source register is 2.613 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1473; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.808 ns) + CELL(0.618 ns) = 2.613 ns; Loc. = LCFF_X25_Y24_N19; Fanout = 41; REG Node = 'Controle:inst4|ALUControl[1]'
        Info: Total cell delay = 1.462 ns ( 55.95 % )
        Info: Total interconnect delay = 1.151 ns ( 44.05 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 12.441 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y24_N19; Fanout = 41; REG Node = 'Controle:inst4|ALUControl[1]'
        Info: 2: + IC(0.707 ns) + CELL(0.228 ns) = 0.935 ns; Loc. = LCCOMB_X25_Y20_N28; Fanout = 48; COMB Node = 'Ula32:ALUControl|Mux39~0'
        Info: 3: + IC(0.403 ns) + CELL(0.228 ns) = 1.566 ns; Loc. = LCCOMB_X24_Y20_N2; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux60~0'
        Info: 4: + IC(0.501 ns) + CELL(0.154 ns) = 2.221 ns; Loc. = LCCOMB_X26_Y20_N0; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~25'
        Info: 5: + IC(0.348 ns) + CELL(0.272 ns) = 2.841 ns; Loc. = LCCOMB_X25_Y20_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 6: + IC(0.226 ns) + CELL(0.053 ns) = 3.120 ns; Loc. = LCCOMB_X25_Y20_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~7'
        Info: 7: + IC(0.227 ns) + CELL(0.053 ns) = 3.400 ns; Loc. = LCCOMB_X25_Y20_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~8'
        Info: 8: + IC(0.214 ns) + CELL(0.053 ns) = 3.667 ns; Loc. = LCCOMB_X25_Y20_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~9'
        Info: 9: + IC(0.208 ns) + CELL(0.053 ns) = 3.928 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~10'
        Info: 10: + IC(1.075 ns) + CELL(0.053 ns) = 5.056 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~11'
        Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 5.331 ns; Loc. = LCCOMB_X34_Y22_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~12'
        Info: 12: + IC(0.216 ns) + CELL(0.053 ns) = 5.600 ns; Loc. = LCCOMB_X34_Y22_N10; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[19]~13'
        Info: 13: + IC(0.224 ns) + CELL(0.053 ns) = 5.877 ns; Loc. = LCCOMB_X34_Y22_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[21]~14DUPLICATE'
        Info: 14: + IC(0.224 ns) + CELL(0.053 ns) = 6.154 ns; Loc. = LCCOMB_X34_Y22_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~15'
        Info: 15: + IC(0.217 ns) + CELL(0.053 ns) = 6.424 ns; Loc. = LCCOMB_X34_Y22_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~16'
        Info: 16: + IC(0.228 ns) + CELL(0.053 ns) = 6.705 ns; Loc. = LCCOMB_X34_Y22_N26; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~17'
        Info: 17: + IC(1.040 ns) + CELL(0.154 ns) = 7.899 ns; Loc. = LCCOMB_X33_Y26_N14; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux3~0DUPLICATE'
        Info: 18: + IC(2.398 ns) + CELL(2.144 ns) = 12.441 ns; Loc. = PIN_G24; Fanout = 0; PIN Node = 'S[28]'
        Info: Total cell delay = 3.763 ns ( 30.25 % )
        Info: Total interconnect delay = 8.678 ns ( 69.75 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4401 megabytes
    Info: Processing ended: Fri Oct 18 19:34:46 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


