# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:47 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v 
# -- Compiling module _dff_r_3_state
# 
# Top level modules:
# 	_dff_r_3_state
# End time: 22:21:47 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:47 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v 
# -- Compiling module _dff_r_2
# 
# Top level modules:
# 	_dff_r_2
# End time: 22:21:47 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ha.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:47 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:21:47 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/fa.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:47 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:21:47 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:47 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_64.v 
# -- Compiling module _dff_r_64
# 
# Top level modules:
# 	_dff_r_64
# End time: 22:21:47 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:47 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_6.v 
# -- Compiling module _dff_r_6
# 
# Top level modules:
# 	_dff_r_6
# End time: 22:21:47 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_128.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:47 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_128.v 
# -- Compiling module _dff_r_128
# 
# Top level modules:
# 	_dff_r_128
# End time: 22:21:47 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/rca6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:47 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/rca6.v 
# -- Compiling module rca6
# 
# Top level modules:
# 	rca6
# End time: 22:21:47 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_ns.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:47 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_ns.v 
# -- Compiling module multiplier_ns
# 
# Top level modules:
# 	multiplier_ns
# End time: 22:21:47 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:48 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v 
# -- Compiling module multiplier_cal
# 
# Top level modules:
# 	multiplier_cal
# End time: 22:21:48 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:48 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 22:21:48 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:48 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v 
# -- Compiling module _inv
# -- Compiling module _nand2
# -- Compiling module _and2
# -- Compiling module _or2
# -- Compiling module _xor2
# -- Compiling module _and3
# -- Compiling module _and4
# -- Compiling module _and5
# -- Compiling module _or3
# -- Compiling module _or4
# -- Compiling module _or5
# -- Compiling module _inv_4bits
# -- Compiling module _and2_4bits
# -- Compiling module _or2_4bits
# -- Compiling module _xor2_4bits
# -- Compiling module _xnor2_4bits
# -- Compiling module _inv_32bits
# -- Compiling module _and2_32bits
# -- Compiling module _or2_32bits
# -- Compiling module _xor2_32bits
# -- Compiling module _xnor2_32bits
# 
# Top level modules:
# 	_nand2
# 	_and3
# 	_and4
# 	_and5
# 	_or3
# 	_or4
# 	_or5
# 	_and2_4bits
# 	_or2_4bits
# 	_inv_32bits
# 	_and2_32bits
# 	_or2_32bits
# 	_xor2_32bits
# 	_xnor2_32bits
# End time: 22:21:48 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/fa_v2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:48 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/fa_v2.v 
# -- Compiling module fa_v2
# 
# Top level modules:
# 	fa_v2
# End time: 22:21:48 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/clb4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:48 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/clb4.v 
# -- Compiling module clb4
# 
# Top level modules:
# 	clb4
# End time: 22:21:48 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/cla64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:48 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/cla64.v 
# -- Compiling module cla64
# 
# Top level modules:
# 	cla64
# End time: 22:21:48 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/cla4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:48 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/cla4.v 
# -- Compiling module cla4
# 
# Top level modules:
# 	cla4
# End time: 22:21:48 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_en_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:48 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_en_64.v 
# -- Compiling module _dff_r_en_64
# 
# Top level modules:
# 	_dff_r_en_64
# End time: 22:21:48 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:48 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v 
# -- Compiling module FactoCore
# 
# Top level modules:
# 	FactoCore
# End time: 22:21:48 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_decodder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:48 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_decodder.v 
# -- Compiling module Facto_decodder
# 
# Top level modules:
# 	Facto_decodder
# End time: 22:21:48 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_en_64_l.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:49 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_en_64_l.v 
# -- Compiling module _dff_r_en_64_l
# 
# Top level modules:
# 	_dff_r_en_64_l
# End time: 22:21:49 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:49 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v 
# -- Compiling module Facto_Controller
# 
# Top level modules:
# 	Facto_Controller
# End time: 22:21:49 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:49 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v 
# -- Compiling module ns_controller
# 
# Top level modules:
# 	ns_controller
# End time: 22:21:49 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux3_64_dout.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:49 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux3_64_dout.v 
# -- Compiling module mux3_64_dout
# 
# Top level modules:
# 	mux3_64_dout
# End time: 22:21:49 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:49 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r.v 
# -- Compiling module _dff_r
# 
# Top level modules:
# 	_dff_r
# End time: 22:21:49 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_64_.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:49 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_64_.v 
# -- Compiling module _dff_r_64_
# 
# Top level modules:
# 	_dff_r_64_
# End time: 22:21:49 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_FactoCore.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:49 on Dec 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_FactoCore.v 
# -- Compiling module tb_FactoCore
# 
# Top level modules:
# 	tb_FactoCore
# End time: 22:21:49 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_FactoCore
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_FactoCore 
# Start time: 22:21:49 on Dec 03,2023
# Loading work.tb_FactoCore
# Loading work.FactoCore
# Loading work.Facto_decodder
# Loading work._dff_r_en_64
# Loading work._dff_r_en_64_l
# Loading work.Facto_Controller
# Loading work.ns_controller
# Loading work._dff_r_3_state
# Loading work._dff_r_64_
# Loading work._dff_r
# Loading work.multiplier
# Loading work.multiplier_ns
# Loading work._dff_r_2
# Loading work.multiplier_cal
# Loading work.cla64
# Loading work.cla4
# Loading work.fa_v2
# Loading work._xor2
# Loading work._inv
# Loading work._and2
# Loading work._or2
# Loading work.clb4
# Loading work._and3
# Loading work._or3
# Loading work._and4
# Loading work._or4
# Loading work._and5
# Loading work._or5
# Loading work.rca6
# Loading work.fa
# Loading work.ha
# Loading work._dff_r_6
# Loading work._dff_r_64
# Loading work._dff_r_128
# Loading work.mux3_64_dout
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_FactoCore.v(44)
#    Time: 12727 ns  Iteration: 0  Instance: /tb_FactoCore
# Break in Module tb_FactoCore at C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_FactoCore.v line 44
add wave -position insertpoint sim:/tb_FactoCore/tb/U1_controller/*
restart sim
run -all
# ** Note: $stop    : C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_FactoCore.v(44)
#    Time: 12727 ns  Iteration: 0  Instance: /tb_FactoCore
# Break in Module tb_FactoCore at C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_FactoCore.v line 44
# End time: 22:27:09 on Dec 03,2023, Elapsed time: 0:05:20
# Errors: 0, Warnings: 0
