// Seed: 600522063
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri id_3,
    output supply0 id_4
);
  assign module_1.id_1 = 0;
  generate
    for (id_6 = id_3; id_3; id_2#(.id_0("")) = id_3) begin : LABEL_0
      assign id_2 = id_6;
    end
  endgenerate
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output wand id_2,
    input supply0 id_3,
    input supply1 id_4
    , id_17,
    input tri1 id_5,
    input tri id_6,
    output supply1 id_7,
    output wor id_8,
    input tri0 id_9,
    output wor id_10,
    input wor id_11,
    input tri id_12,
    output tri id_13,
    input supply1 id_14,
    input supply0 id_15
);
  logic [7:0] id_18;
  tri id_19;
  assign id_18[1'd0] = 1;
  assign id_19 = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_5,
      id_0
  );
endmodule
