;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 100, -100
	ADD 100, -100
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	MOV 1, <20
	SPL 0, #2
	ADD 270, 60
	JMP 300, 90
	ADD <4, -21
	SUB -700, -602
	MOV -1, <-20
	SUB @127, 106
	SUB @121, 106
	SUB 1, <20
	SUB 1, <20
	ADD 210, 60
	SUB @21, 6
	ADD 100, -100
	SUB @121, 106
	SLT 130, 9
	CMP @0, @2
	MOV -7, <-20
	JMP <21, 6
	SUB 1, <20
	SUB 1, <20
	SPL 300, 90
	DAT #270, #60
	SUB 300, 90
	SUB -1, <-20
	SUB -700, -602
	SUB #0, -0
	JMP @130, 3
	JMP @130, 3
	CMP -7, <-420
	SPL 0, <-2
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, <-2
	SLT @304, 32
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, #-2
	SPL 0, <-2
	SPL 0, <-2
	CMP -7, <-420
	JMP 0, <2
	SUB @0, @2
	SUB @121, 106
	ADD @20, 210
	SLT @304, 32
	ADD 270, 60
	SUB -700, -602
