{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695935342902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695935342902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 17:09:02 2023 " "Processing started: Thu Sep 28 17:09:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695935342902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935342902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935342902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695935343147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695935343147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRPII_FPGAFirmware_Release.v 1 1 " "Found 1 design units, including 1 entities, in source file CRPII_FPGAFirmware_Release.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRPII_FPGAFirmware_Release " "Found entity 1: CRPII_FPGAFirmware_Release" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935350889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935350889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v 1 1 " "Found 1 design units, including 1 entities, in source file Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" { { "Info" "ISGN_ENTITY_NAME" "1 S70FL01GS_Flash_Memory_Interface_address_swap " "Found entity 1: S70FL01GS_Flash_Memory_Interface_address_swap" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935350891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935350891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file SPI/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "SPI/spi_slave.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935350891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935350891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO/FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file FIFO/FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO/FIFO.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935350892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935350892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935350893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935350893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 S70FL01GS_Flash_Memory_Interface " "Found entity 1: S70FL01GS_Flash_Memory_Interface" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935350894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935350894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file SPI/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935350895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935350895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRPII_FPGAFirmware_Release " "Elaborating entity \"CRPII_FPGAFirmware_Release\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695935350948 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waiting_for_fresh_frame CRPII_FPGAFirmware_Release.v(67) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(67): object \"waiting_for_fresh_frame\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_MISO CRPII_FPGAFirmware_Release.v(117) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(117): object \"FPGA_MISO\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latest_hercules_SPI_listener_rx_data CRPII_FPGAFirmware_Release.v(152) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(152): object \"latest_hercules_SPI_listener_rx_data\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "configure_flash CRPII_FPGAFirmware_Release.v(229) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(229): object \"configure_flash\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_BAR CRPII_FPGAFirmware_Release.v(230) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(230): object \"read_BAR\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_flash CRPII_FPGAFirmware_Release.v(239) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(239): object \"write_flash\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_PP4_done CRPII_FPGAFirmware_Release.v(356) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(356): object \"flash_PP4_done\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_PP4_RDSR1_done CRPII_FPGAFirmware_Release.v(359) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(359): object \"flash_PP4_RDSR1_done\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_PP4_RDSR1_response CRPII_FPGAFirmware_Release.v(361) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(361): object \"flash_PP4_RDSR1_response\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 361 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_camera_LV CRPII_FPGAFirmware_Release.v(366) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(366): object \"new_camera_LV\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_new_camera_LV CRPII_FPGAFirmware_Release.v(367) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(367): object \"reset_new_camera_LV\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 367 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CRPII_FPGAFirmware_Release.v(194) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(194): truncated value with size 32 to match size of target (24)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CRPII_FPGAFirmware_Release.v(405) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(405): truncated value with size 32 to match size of target (24)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350954 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CRPII_FPGAFirmware_Release.v(837) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(837): truncated value with size 32 to match size of target (4)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CRPII_FPGAFirmware_Release.v(377) " "Verilog HDL Case Statement information at CRPII_FPGAFirmware_Release.v(377): all case item expressions in this case statement are onehot" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 377 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CRPII_FPGAFirmware_Release.v(1283) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1283): truncated value with size 32 to match size of target (8)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CRPII_FPGAFirmware_Release.v(1295) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1295): truncated value with size 32 to match size of target (8)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CRPII_FPGAFirmware_Release.v(1313) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1313): truncated value with size 32 to match size of target (12)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CRPII_FPGAFirmware_Release.v(1327) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1327): truncated value with size 32 to match size of target (4)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "capturing_camera_frames CRPII_FPGAFirmware_Release.v(1337) " "Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1337): variable \"capturing_camera_frames\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "done_waiting_for_fresh_frame CRPII_FPGAFirmware_Release.v(1337) " "Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1337): variable \"done_waiting_for_fresh_frame\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lines_of_frame_counter CRPII_FPGAFirmware_Release.v(1340) " "Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1340): variable \"lines_of_frame_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "interleave_phase CRPII_FPGAFirmware_Release.v(1340) " "Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1340): variable \"interleave_phase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FIFO_write_enable CRPII_FPGAFirmware_Release.v(1335) " "Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1335): inferring latch(es) for variable \"FIFO_write_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1335 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CRPII_FPGAFirmware_Release.v(1373) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1373): truncated value with size 32 to match size of target (4)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CRPII_FPGAFirmware_Release.v(1405) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1405): truncated value with size 32 to match size of target (10)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CRPII_FPGAFirmware_Release.v(1424) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1424): truncated value with size 32 to match size of target (4)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CRPII_FPGAFirmware_Release.v(1440) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1440): truncated value with size 32 to match size of target (10)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "camera_1_trigger CRPII_FPGAFirmware_Release.v(32) " "Output port \"camera_1_trigger\" at CRPII_FPGAFirmware_Release.v(32) has no driver" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "camera_2_trigger CRPII_FPGAFirmware_Release.v(41) " "Output port \"camera_2_trigger\" at CRPII_FPGAFirmware_Release.v(41) has no driver" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_write_enable CRPII_FPGAFirmware_Release.v(1348) " "Inferred latch for \"FIFO_write_enable\" at CRPII_FPGAFirmware_Release.v(1348)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935350955 "|CRPII_FPGAFirmware_Release"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:hercules_SPI_listener " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:hercules_SPI_listener\"" {  } { { "CRPII_FPGAFirmware_Release.v" "hercules_SPI_listener" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935350957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_slave.v(72) " "Verilog HDL assignment warning at spi_slave.v(72): truncated value with size 32 to match size of target (4)" {  } { { "SPI/spi_slave.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935350957 "|CRPII_FPGAFirmware_Release|spi_slave:hercules_SPI_listener"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL\"" {  } { { "CRPII_FPGAFirmware_Release.v" "PLL" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935350964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "altpll_component" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351014 ""}  } { { "PLL/PLL.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695935351014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/PLL_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935351057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S70FL01GS_Flash_Memory_Interface_address_swap S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem " "Elaborating entity \"S70FL01GS_Flash_Memory_Interface_address_swap\" for hierarchy \"S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\"" {  } { { "CRPII_FPGAFirmware_Release.v" "flash_mem" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351060 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "READ4_command S70FL01GS_Flash_Memory_Interface_address_swap.v(91) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(91): object \"READ4_command\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935351063 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRRD_command S70FL01GS_Flash_Memory_Interface_address_swap.v(93) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(93): object \"BRRD_command\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935351063 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRWR_command S70FL01GS_Flash_Memory_Interface_address_swap.v(94) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(94): object \"BRWR_command\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935351063 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BAR_setting S70FL01GS_Flash_Memory_Interface_address_swap.v(101) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(101): object \"BAR_setting\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695935351063 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(171) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(171): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935351063 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(184) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(184): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935351063 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(269) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(269): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935351063 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(318) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(318): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935351063 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(368) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(368): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935351063 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flash_mem_interface_output_valid S70FL01GS_Flash_Memory_Interface_address_swap.v(24) " "Output port \"flash_mem_interface_output_valid\" at S70FL01GS_Flash_Memory_Interface_address_swap.v(24) has no driver" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695935351063 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS " "Elaborating entity \"spi_master\" for hierarchy \"S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\"" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "MAS" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351063 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiple_byte_transfer spi_master.v(123) " "Verilog HDL Always Construct warning at spi_master.v(123): variable \"multiple_byte_transfer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiple_byte_transfer spi_master.v(134) " "Verilog HDL Always Construct warning at spi_master.v(134): variable \"multiple_byte_transfer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mid spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"mid\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SS spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"SS\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "received_data spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"received_data\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_master.v(184) " "Verilog HDL assignment warning at spi_master.v(184): truncated value with size 32 to match size of target (5)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(217) " "Verilog HDL assignment warning at spi_master.v(217): truncated value with size 32 to match size of target (4)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[0\] spi_master.v(92) " "Inferred latch for \"received_data\[0\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[1\] spi_master.v(92) " "Inferred latch for \"received_data\[1\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[2\] spi_master.v(92) " "Inferred latch for \"received_data\[2\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[3\] spi_master.v(92) " "Inferred latch for \"received_data\[3\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[4\] spi_master.v(92) " "Inferred latch for \"received_data\[4\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[5\] spi_master.v(92) " "Inferred latch for \"received_data\[5\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[6\] spi_master.v(92) " "Inferred latch for \"received_data\[6\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[7\] spi_master.v(92) " "Inferred latch for \"received_data\[7\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS spi_master.v(92) " "Inferred latch for \"SS\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done spi_master.v(92) " "Inferred latch for \"done\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[0\] spi_master.v(92) " "Inferred latch for \"mid\[0\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[1\] spi_master.v(92) " "Inferred latch for \"mid\[1\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[2\] spi_master.v(92) " "Inferred latch for \"mid\[2\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[3\] spi_master.v(92) " "Inferred latch for \"mid\[3\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[4\] spi_master.v(92) " "Inferred latch for \"mid\[4\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351064 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:CAM_FIFO " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:CAM_FIFO\"" {  } { { "CRPII_FPGAFirmware_Release.v" "CAM_FIFO" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:CAM_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\"" {  } { { "FIFO/FIFO.v" "dcfifo_component" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:CAM_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\"" {  } { { "FIFO/FIFO.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:CAM_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2592 " "Parameter \"lpm_numwords\" = \"2592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695935351291 ""}  } { { "FIFO/FIFO.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695935351291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_fmf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_fmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_fmf1 " "Found entity 1: dcfifo_fmf1" {  } { { "db/dcfifo_fmf1.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935351327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_fmf1 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated " "Elaborating entity \"dcfifo_fmf1\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_vo6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_vo6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_vo6 " "Found entity 1: a_graycounter_vo6" {  } { { "db/a_graycounter_vo6.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_vo6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935351360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_vo6 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|a_graycounter_vo6:rdptr_g1p " "Elaborating entity \"a_graycounter_vo6\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|a_graycounter_vo6:rdptr_g1p\"" {  } { { "db/dcfifo_fmf1.tdf" "rdptr_g1p" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_r6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r6c " "Found entity 1: a_graycounter_r6c" {  } { { "db/a_graycounter_r6c.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_r6c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935351393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r6c FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|a_graycounter_r6c:wrptr_g1p " "Elaborating entity \"a_graycounter_r6c\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|a_graycounter_r6c:wrptr_g1p\"" {  } { { "db/dcfifo_fmf1.tdf" "wrptr_g1p" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jb41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jb41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jb41 " "Found entity 1: altsyncram_jb41" {  } { { "db/altsyncram_jb41.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_jb41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935351431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jb41 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|altsyncram_jb41:fifo_ram " "Elaborating entity \"altsyncram_jb41\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|altsyncram_jb41:fifo_ram\"" {  } { { "db/dcfifo_fmf1.tdf" "fifo_ram" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sal " "Found entity 1: alt_synch_pipe_sal" {  } { { "db/alt_synch_pipe_sal.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_sal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935351435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sal FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_sal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sal\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\"" {  } { { "db/dcfifo_fmf1.tdf" "rs_dgwp" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_d09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935351439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12\"" {  } { { "db/alt_synch_pipe_sal.tdf" "dffpipe12" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_sal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tal " "Found entity 1: alt_synch_pipe_tal" {  } { { "db/alt_synch_pipe_tal.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_tal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935351443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tal FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_tal:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tal\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\"" {  } { { "db/dcfifo_fmf1.tdf" "ws_dgrp" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_e09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935351446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe15 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe15\"" {  } { { "db/alt_synch_pipe_tal.tdf" "dffpipe15" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_tal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_j76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_j76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_j76 " "Found entity 1: cmpr_j76" {  } { { "db/cmpr_j76.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_j76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695935351478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935351478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_j76 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|cmpr_j76:rdempty_eq_comp " "Elaborating entity \"cmpr_j76\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|cmpr_j76:rdempty_eq_comp\"" {  } { { "db/dcfifo_fmf1.tdf" "rdempty_eq_comp" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935351478 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/PLL_altpll.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/PLL_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "/home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "PLL/PLL.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v" 104 0 0 } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695935351595 "|CRPII_FPGAFirmware_Release|PLL:PLL|altpll:altpll_component|PLL_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1695935351595 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1695935351595 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "selected_camera_LV " "Found clock multiplexer selected_camera_LV" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 95 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1695935351724 "|CRPII_FPGAFirmware_Release|selected_camera_LV"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "selected_camera_pixel_clock " "Found clock multiplexer selected_camera_pixel_clock" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 93 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1695935351724 "|CRPII_FPGAFirmware_Release|selected_camera_pixel_clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "selected_camera_FV " "Found clock multiplexer selected_camera_FV" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 94 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1695935351724 "|CRPII_FPGAFirmware_Release|selected_camera_FV"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1695935351724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " "Latch S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " "Ports D and ENA on the latch are fed by the same signal S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695935352584 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695935352584 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 57 -1 0 } } { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695935352587 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695935352587 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flash_reset VCC " "Pin \"flash_reset\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695935352884 "|CRPII_FPGAFirmware_Release|flash_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_CS2 VCC " "Pin \"flash_CS2\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695935352884 "|CRPII_FPGAFirmware_Release|flash_CS2"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_WP VCC " "Pin \"flash_WP\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695935352884 "|CRPII_FPGAFirmware_Release|flash_WP"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_HOLD VCC " "Pin \"flash_HOLD\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695935352884 "|CRPII_FPGAFirmware_Release|flash_HOLD"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_1_standby_bar VCC " "Pin \"camera_1_standby_bar\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695935352884 "|CRPII_FPGAFirmware_Release|camera_1_standby_bar"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_1_trigger GND " "Pin \"camera_1_trigger\" is stuck at GND" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695935352884 "|CRPII_FPGAFirmware_Release|camera_1_trigger"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_2_standby_bar VCC " "Pin \"camera_2_standby_bar\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695935352884 "|CRPII_FPGAFirmware_Release|camera_2_standby_bar"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_2_trigger GND " "Pin \"camera_2_trigger\" is stuck at GND" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695935352884 "|CRPII_FPGAFirmware_Release|camera_2_trigger"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695935352884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695935353000 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695935354074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695935354260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695935354260 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_1_pixel_in\[0\] " "No output dependent on input pin \"camera_1_pixel_in\[0\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695935354366 "|CRPII_FPGAFirmware_Release|camera_1_pixel_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_1_pixel_in\[1\] " "No output dependent on input pin \"camera_1_pixel_in\[1\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695935354366 "|CRPII_FPGAFirmware_Release|camera_1_pixel_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_1_pixel_in\[2\] " "No output dependent on input pin \"camera_1_pixel_in\[2\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695935354366 "|CRPII_FPGAFirmware_Release|camera_1_pixel_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_1_pixel_in\[3\] " "No output dependent on input pin \"camera_1_pixel_in\[3\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695935354366 "|CRPII_FPGAFirmware_Release|camera_1_pixel_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_2_pixel_in\[0\] " "No output dependent on input pin \"camera_2_pixel_in\[0\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695935354366 "|CRPII_FPGAFirmware_Release|camera_2_pixel_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_2_pixel_in\[1\] " "No output dependent on input pin \"camera_2_pixel_in\[1\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695935354366 "|CRPII_FPGAFirmware_Release|camera_2_pixel_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_2_pixel_in\[2\] " "No output dependent on input pin \"camera_2_pixel_in\[2\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695935354366 "|CRPII_FPGAFirmware_Release|camera_2_pixel_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_2_pixel_in\[3\] " "No output dependent on input pin \"camera_2_pixel_in\[3\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695935354366 "|CRPII_FPGAFirmware_Release|camera_2_pixel_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695935354366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1029 " "Implemented 1029 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695935354366 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695935354366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "967 " "Implemented 967 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695935354366 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1695935354366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695935354366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695935354381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 17:09:14 2023 " "Processing ended: Thu Sep 28 17:09:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695935354381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695935354381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695935354381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695935354381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695935355236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695935355236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 17:09:14 2023 " "Processing started: Thu Sep 28 17:09:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695935355236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695935355236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695935355237 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695935355271 ""}
{ "Info" "0" "" "Project  = CRPII_FPGAFirmware" {  } {  } 0 0 "Project  = CRPII_FPGAFirmware" 0 0 "Fitter" 0 0 1695935355271 ""}
{ "Info" "0" "" "Revision = CRPII_FPGAFirmware" {  } {  } 0 0 "Revision = CRPII_FPGAFirmware" 0 0 "Fitter" 0 0 1695935355271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695935355339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695935355339 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CRPII_FPGAFirmware 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"CRPII_FPGAFirmware\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695935355348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695935355412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695935355412 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695935355561 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695935355565 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695935355621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695935355621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695935355621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695935355621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695935355621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695935355621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695935355621 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695935355621 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695935355627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695935355627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695935355627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695935355627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695935355627 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695935355627 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695935355629 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1695935355682 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1695935356309 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fmf1 " "Entity dcfifo_fmf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695935356310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695935356310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1695935356310 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1695935356310 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CRPII_FPGAFirmware.sdc " "Synopsys Design Constraints File file not found: 'CRPII_FPGAFirmware.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695935356315 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695935356315 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695935356326 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695935356328 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695935356334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695935356436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_enable " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_enable" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "done_waiting_for_fresh_frame " "Destination node done_waiting_for_fresh_frame" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695935356436 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695935356436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hercules_SCK~input (placed in PIN R1 (CDPCLK1)) " "Automatically promoted node hercules_SCK~input (placed in PIN R1 (CDPCLK1))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695935356436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_SCK~0 " "Destination node flash_SCK~0" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695935356436 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695935356436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695935356437 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695935356437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "selected_camera_pixel_clock  " "Automatically promoted node selected_camera_pixel_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695935356437 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695935356437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_SCK~0 " "Destination node flash_SCK~0" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[3\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[3\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[2\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[2\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[1\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[1\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[0\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[0\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK~0" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695935356437 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695935356437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PP3_wrote_one_line  " "Automatically promoted node PP3_wrote_one_line " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector137~0 " "Destination node Selector137~0" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 377 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695935356437 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695935356437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~0" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~2 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~2" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|reset_READ_ID_get_bytes_counter~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|reset_READ_ID_get_bytes_counter~0" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~5 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~5" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~6 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~6" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~14 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~14" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~28 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~28" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~44 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~44" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector31~5 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector31~5" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector17~3 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector17~3" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695935356437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695935356437 ""}  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695935356437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PP3  " "Automatically promoted node PP3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector16~3 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector16~3" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector11~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector11~0" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695935356437 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695935356437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "selected_camera_LV  " "Automatically promoted node selected_camera_LV " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|valid_wrreq~0 " "Destination node FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_fmf1.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 67 2 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_write_enable " "Destination node FIFO_write_enable" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695935356437 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695935356437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|Selector7~0  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|Selector7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695935356438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695935356438 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695935356438 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695935356438 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695935356753 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695935356756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695935356757 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695935356761 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695935356766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695935356771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695935356771 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695935356773 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695935356860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695935356862 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695935356862 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695935356954 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695935356961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695935357700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695935357946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695935357971 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695935360054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695935360054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695935360386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695935361886 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695935361886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695935364770 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695935364770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695935364772 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695935364920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695935364934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695935365184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695935365184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695935365525 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695935366351 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 Cyclone 10 LP " "36 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[0\] 3.3-V LVTTL B5 " "Pin camera_1_pixel_in\[0\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[0] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[0\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[1\] 3.3-V LVTTL A3 " "Pin camera_1_pixel_in\[1\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[1] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[1\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[2\] 3.3-V LVTTL D6 " "Pin camera_1_pixel_in\[2\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[2] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[2\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[3\] 3.3-V LVTTL A4 " "Pin camera_1_pixel_in\[3\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[3] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[3\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[0\] 3.3-V LVTTL P8 " "Pin camera_2_pixel_in\[0\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[0] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[0\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[1\] 3.3-V LVTTL M8 " "Pin camera_2_pixel_in\[1\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[1] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[1\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[2\] 3.3-V LVTTL N8 " "Pin camera_2_pixel_in\[2\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[2] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[2\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[3\] 3.3-V LVTTL T7 " "Pin camera_2_pixel_in\[3\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[3] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[3\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_SO 3.3-V LVCMOS D1 " "Pin flash_SO uses I/O standard 3.3-V LVCMOS at D1" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { flash_SO } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_SO" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hercules_SCK 3.3-V LVCMOS R1 " "Pin hercules_SCK uses I/O standard 3.3-V LVCMOS at R1" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hercules_SCK } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hercules_SCK" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hercules_SS 3.3-V LVCMOS P2 " "Pin hercules_SS uses I/O standard 3.3-V LVCMOS at P2" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hercules_SS } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hercules_SS" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hercules_MOSI 3.3-V LVCMOS K2 " "Pin hercules_MOSI uses I/O standard 3.3-V LVCMOS at K2" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hercules_MOSI } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hercules_MOSI" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS E1 " "Pin clk uses I/O standard 3.3-V LVCMOS at E1" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_clock 3.3-V LVTTL T4 " "Pin camera_2_pixel_clock uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_clock } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_clock" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_clock 3.3-V LVTTL D9 " "Pin camera_1_pixel_clock uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_clock } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_clock" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_select 3.3-V LVCMOS L4 " "Pin camera_select uses I/O standard 3.3-V LVCMOS at L4" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_select } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_select" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_FV 3.3-V LVTTL R4 " "Pin camera_2_FV uses I/O standard 3.3-V LVTTL at R4" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_FV } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_FV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_FV 3.3-V LVTTL C9 " "Pin camera_1_FV uses I/O standard 3.3-V LVTTL at C9" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_FV } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_FV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[11\] 3.3-V LVTTL C8 " "Pin camera_1_pixel_in\[11\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[11] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[11\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[11\] 3.3-V LVTTL N5 " "Pin camera_2_pixel_in\[11\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[11] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[11\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_LV 3.3-V LVTTL T3 " "Pin camera_2_LV uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_LV } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_LV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_LV 3.3-V LVTTL A10 " "Pin camera_1_LV uses I/O standard 3.3-V LVTTL at A10" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_LV } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_LV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[10\] 3.3-V LVTTL E9 " "Pin camera_1_pixel_in\[10\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[10] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[10\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[10\] 3.3-V LVTTL R5 " "Pin camera_2_pixel_in\[10\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[10] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[10\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[9\] 3.3-V LVTTL A7 " "Pin camera_1_pixel_in\[9\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[9] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[9\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[9\] 3.3-V LVTTL R6 " "Pin camera_2_pixel_in\[9\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[9] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[9\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[8\] 3.3-V LVTTL A6 " "Pin camera_1_pixel_in\[8\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[8] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[8\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[8\] 3.3-V LVTTL T5 " "Pin camera_2_pixel_in\[8\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[8] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[8\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[7\] 3.3-V LVTTL B7 " "Pin camera_1_pixel_in\[7\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[7] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[7\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[7\] 3.3-V LVTTL N6 " "Pin camera_2_pixel_in\[7\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[7] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[7\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[6\] 3.3-V LVTTL D8 " "Pin camera_1_pixel_in\[6\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[6] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[6\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[6\] 3.3-V LVTTL T6 " "Pin camera_2_pixel_in\[6\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[6] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[6\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[5\] 3.3-V LVTTL B6 " "Pin camera_1_pixel_in\[5\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[5] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[5\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[5\] 3.3-V LVTTL M6 " "Pin camera_2_pixel_in\[5\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[5] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[5\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[4\] 3.3-V LVTTL E6 " "Pin camera_1_pixel_in\[4\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[4] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[4\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[4\] 3.3-V LVTTL R7 " "Pin camera_2_pixel_in\[4\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[4] } } } { "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[4\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695935366684 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1695935366684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/output_files/CRPII_FPGAFirmware.fit.smsg " "Generated suppressed messages file /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/output_files/CRPII_FPGAFirmware.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695935366789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695935367193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 17:09:27 2023 " "Processing ended: Thu Sep 28 17:09:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695935367193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695935367193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695935367193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695935367193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695935368049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695935368049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 17:09:27 2023 " "Processing started: Thu Sep 28 17:09:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695935368049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695935368049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695935368049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695935368238 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695935368828 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695935368853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695935368930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 17:09:28 2023 " "Processing ended: Thu Sep 28 17:09:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695935368930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695935368930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695935368930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695935368930 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695935369161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695935369790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695935369790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 17:09:29 2023 " "Processing started: Thu Sep 28 17:09:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695935369790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695935369790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CRPII_FPGAFirmware -c CRPII_FPGAFirmware " "Command: quartus_sta CRPII_FPGAFirmware -c CRPII_FPGAFirmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695935369790 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695935369827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695935369915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695935369915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935369970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935369970 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1695935370194 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fmf1 " "Entity dcfifo_fmf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695935370221 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695935370221 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1695935370221 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1695935370221 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CRPII_FPGAFirmware.sdc " "Synopsys Design Constraints File file not found: 'CRPII_FPGAFirmware.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695935370227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935370227 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hercules_SCK hercules_SCK " "create_clock -period 1.000 -name hercules_SCK hercules_SCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name camera_1_FV camera_1_FV " "create_clock -period 1.000 -name camera_1_FV camera_1_FV" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PP3_wrote_one_line PP3_wrote_one_line " "create_clock -period 1.000 -name PP3_wrote_one_line PP3_wrote_one_line" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PP3 PP3 " "create_clock -period 1.000 -name PP3 PP3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name capturing_camera_frames capturing_camera_frames " "create_clock -period 1.000 -name capturing_camera_frames capturing_camera_frames" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name camera_1_pixel_clock camera_1_pixel_clock " "create_clock -period 1.000 -name camera_1_pixel_clock camera_1_pixel_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name camera_1_LV camera_1_LV " "create_clock -period 1.000 -name camera_1_LV camera_1_LV" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695935370229 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695935370229 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695935370239 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695935370242 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695935370248 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1695935370253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695935370266 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695935370266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.039 " "Worst-case setup slack is -7.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.039              -7.039 capturing_camera_frames  " "   -7.039              -7.039 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.857            -693.024 clk  " "   -6.857            -693.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.597            -292.121 camera_1_pixel_clock  " "   -6.597            -292.121 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.284              -5.881 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "   -3.284              -5.881 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.235            -381.069 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -3.235            -381.069 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.791              -4.620 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "   -2.791              -4.620 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.112              -9.513 hercules_SCK  " "   -1.112              -9.513 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098              -5.637 PP3_wrote_one_line  " "   -1.098              -5.637 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.993              -7.822 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -0.993              -7.822 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706              -0.939 camera_1_LV  " "   -0.706              -0.939 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685              -1.744 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -0.685              -1.744 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421              -0.421 camera_1_FV  " "   -0.421              -0.421 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -0.501 PP3  " "   -0.221              -0.501 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935370267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.142 " "Worst-case hold slack is -0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.142 clk  " "   -0.142              -0.142 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.342               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.347               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 camera_1_pixel_clock  " "    0.355               0.000 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.367               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.401               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 PP3  " "    0.417               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 hercules_SCK  " "    0.418               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 camera_1_LV  " "    0.421               0.000 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 PP3_wrote_one_line  " "    0.422               0.000 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.439               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 camera_1_FV  " "    0.439               0.000 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.764               0.000 capturing_camera_frames  " "    2.764               0.000 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935370269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.411 " "Worst-case recovery slack is -5.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.411             -26.704 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -5.411             -26.704 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.878             -53.837 clk  " "   -3.878             -53.837 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.547              -2.547 capturing_camera_frames  " "   -2.547              -2.547 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733             -20.796 camera_1_pixel_clock  " "   -1.733             -20.796 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436              -4.308 camera_1_LV  " "   -1.436              -4.308 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960             -16.609 hercules_SCK  " "   -0.960             -16.609 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881             -60.036 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -0.881             -60.036 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605              -4.840 PP3_wrote_one_line  " "   -0.605              -4.840 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372              -1.362 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -0.372              -1.362 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286              -1.144 PP3  " "   -0.286              -1.144 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 camera_1_FV  " "    0.021               0.000 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935370271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.385 " "Worst-case removal slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.385               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 camera_1_FV  " "    0.402               0.000 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.638               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 PP3  " "    0.705               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 camera_1_LV  " "    0.788               0.000 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.882               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.956               0.000 PP3_wrote_one_line  " "    0.956               0.000 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.150               0.000 hercules_SCK  " "    1.150               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.809               0.000 clk  " "    1.809               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.812               0.000 capturing_camera_frames  " "    1.812               0.000 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.914               0.000 camera_1_pixel_clock  " "    1.914               0.000 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935370273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -12.445 " "Worst-case minimum pulse width slack is -12.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.445             -74.670 capturing_camera_frames  " "  -12.445             -74.670 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.445             -39.860 hercules_SCK  " "  -12.445             -39.860 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.445             -30.435 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "  -12.445             -30.435 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -284.415 clk  " "   -3.000            -284.415 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -140.890 camera_1_pixel_clock  " "   -3.000            -140.890 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 camera_1_LV  " "   -3.000              -6.855 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 camera_1_FV  " "   -3.000              -4.285 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.710            -308.795 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -2.710            -308.795 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 PP3_wrote_one_line  " "   -1.285             -10.280 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -1.285              -8.995 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 PP3  " "   -1.285              -5.140 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.369               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.407               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935370275 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 61 synchronizer chains. " "Report Metastability: Found 61 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695935370447 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695935370447 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1695935370453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695935370475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695935370800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695935370942 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695935370973 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695935370973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.271 " "Worst-case setup slack is -6.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.271              -6.271 capturing_camera_frames  " "   -6.271              -6.271 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.057            -265.190 camera_1_pixel_clock  " "   -6.057            -265.190 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.806            -595.515 clk  " "   -5.806            -595.515 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.814              -5.037 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "   -2.814              -5.037 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.732            -304.472 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -2.732            -304.472 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.409              -3.815 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "   -2.409              -3.815 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850              -6.958 hercules_SCK  " "   -0.850              -6.958 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834              -6.211 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -0.834              -6.211 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.783              -3.863 PP3_wrote_one_line  " "   -0.783              -3.863 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545              -1.087 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -0.545              -1.087 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487              -0.543 camera_1_LV  " "   -0.487              -0.543 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -0.199 camera_1_FV  " "   -0.199              -0.199 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.098 PP3  " "   -0.050              -0.098 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935370978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.102 " "Worst-case hold slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.102 clk  " "   -0.102              -0.102 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.330               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.331               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 PP3  " "    0.344               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.345               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 hercules_SCK  " "    0.345               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 camera_1_pixel_clock  " "    0.347               0.000 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 camera_1_LV  " "    0.358               0.000 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 PP3_wrote_one_line  " "    0.359               0.000 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.365               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 camera_1_FV  " "    0.365               0.000 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.372               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.485               0.000 capturing_camera_frames  " "    2.485               0.000 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935370986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.742 " "Worst-case recovery slack is -4.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.742             -23.562 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -4.742             -23.562 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.401             -46.595 clk  " "   -3.401             -46.595 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.391              -2.391 capturing_camera_frames  " "   -2.391              -2.391 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.615             -19.380 camera_1_pixel_clock  " "   -1.615             -19.380 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240              -3.720 camera_1_LV  " "   -1.240              -3.720 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699             -11.699 hercules_SCK  " "   -0.699             -11.699 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.643             -35.351 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -0.643             -35.351 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.411              -3.288 PP3_wrote_one_line  " "   -0.411              -3.288 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174              -0.361 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -0.174              -0.361 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108              -0.432 PP3  " "   -0.108              -0.432 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 camera_1_FV  " "    0.264               0.000 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935370992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.255 " "Worst-case removal slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 camera_1_FV  " "    0.255               0.000 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.334               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 camera_1_LV  " "    0.556               0.000 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.566               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 PP3  " "    0.614               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.750               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 PP3_wrote_one_line  " "    0.802               0.000 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 hercules_SCK  " "    1.001               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.601               0.000 capturing_camera_frames  " "    1.601               0.000 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.625               0.000 clk  " "    1.625               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.772               0.000 camera_1_pixel_clock  " "    1.772               0.000 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935370997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935370997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -12.445 " "Worst-case minimum pulse width slack is -12.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.445             -74.670 capturing_camera_frames  " "  -12.445             -74.670 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.445             -39.860 hercules_SCK  " "  -12.445             -39.860 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.445             -30.435 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "  -12.445             -30.435 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -284.415 clk  " "   -3.000            -284.415 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -140.158 camera_1_pixel_clock  " "   -3.000            -140.158 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 camera_1_LV  " "   -3.000              -6.855 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 camera_1_FV  " "   -3.000              -4.285 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -308.063 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -2.649            -308.063 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 PP3_wrote_one_line  " "   -1.285             -10.280 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -1.285              -8.995 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 PP3  " "   -1.285              -5.140 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.417               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.438               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935371004 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 61 synchronizer chains. " "Report Metastability: Found 61 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695935371355 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695935371355 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1695935371367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695935371502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695935371510 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695935371510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.472 " "Worst-case setup slack is -3.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.472            -299.950 clk  " "   -3.472            -299.950 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.880              -2.880 capturing_camera_frames  " "   -2.880              -2.880 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217             -87.971 camera_1_pixel_clock  " "   -2.217             -87.971 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722              -2.707 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "   -1.722              -2.707 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070              -1.070 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "   -1.070              -1.070 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048            -137.266 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -1.048            -137.266 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495              -1.919 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -0.495              -1.919 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482              -0.482 camera_1_FV  " "   -0.482              -0.482 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -1.149 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -0.181              -1.149 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 hercules_SCK  " "    0.013               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 PP3_wrote_one_line  " "    0.035               0.000 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 camera_1_LV  " "    0.240               0.000 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 PP3  " "    0.428               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935371518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.170 " "Worst-case hold slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -0.170 clk  " "   -0.170              -0.170 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.152               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 camera_1_pixel_clock  " "    0.154               0.000 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.173               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 PP3  " "    0.179               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.179               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 hercules_SCK  " "    0.179               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 PP3_wrote_one_line  " "    0.183               0.000 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.183               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 camera_1_LV  " "    0.184               0.000 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 camera_1_FV  " "    0.192               0.000 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.240               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.422               0.000 capturing_camera_frames  " "    1.422               0.000 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935371527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.435 " "Worst-case recovery slack is -2.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.435             -11.564 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -2.435             -11.564 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.270              -9.301 clk  " "   -1.270              -9.301 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994              -0.994 capturing_camera_frames  " "   -0.994              -0.994 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.925              -2.775 camera_1_LV  " "   -0.925              -2.775 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.000 camera_1_pixel_clock  " "   -0.250              -3.000 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 hercules_SCK  " "    0.042               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.137               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 PP3_wrote_one_line  " "    0.200               0.000 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.379               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 PP3  " "    0.426               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 camera_1_FV  " "    0.483               0.000 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935371536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.064 " "Worst-case removal slack is 0.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.064               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 camera_1_FV  " "    0.193               0.000 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.196               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 PP3  " "    0.225               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 PP3_wrote_one_line  " "    0.348               0.000 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.436               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 hercules_SCK  " "    0.512               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 camera_1_pixel_clock  " "    0.578               0.000 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 clk  " "    0.591               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 camera_1_LV  " "    0.594               0.000 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.091               0.000 capturing_camera_frames  " "    1.091               0.000 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935371545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -9.457 " "Worst-case minimum pulse width slack is -9.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.457             -56.742 capturing_camera_frames  " "   -9.457             -56.742 capturing_camera_frames " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.457             -38.299 hercules_SCK  " "   -9.457             -38.299 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.457             -23.457 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -9.457             -23.457 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -293.069 clk  " "   -3.000            -293.069 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -154.591 camera_1_pixel_clock  " "   -3.000            -154.591 camera_1_pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.042 camera_1_LV  " "   -3.000              -9.042 camera_1_LV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.922 camera_1_FV  " "   -3.000              -4.922 camera_1_FV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -227.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -1.000            -227.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PP3_wrote_one_line  " "   -1.000              -8.000 PP3_wrote_one_line " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -1.000              -7.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 PP3  " "   -1.000              -4.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.346               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.432               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695935371555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695935371555 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 61 synchronizer chains. " "Report Metastability: Found 61 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695935372100 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695935372100 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695935372482 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695935372482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695935372601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 17:09:32 2023 " "Processing ended: Thu Sep 28 17:09:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695935372601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695935372601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695935372601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695935372601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1695935373581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695935373581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 17:09:33 2023 " "Processing started: Thu Sep 28 17:09:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695935373581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695935373581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695935373581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1695935373825 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CRPII_FPGAFirmware.vo /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/simulation/questa/ simulation " "Generated file CRPII_FPGAFirmware.vo in folder \"/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695935373987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695935374008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 17:09:34 2023 " "Processing ended: Thu Sep 28 17:09:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695935374008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695935374008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695935374008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695935374008 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Quartus Prime Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695935374187 ""}
