
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.568635                       # Number of seconds simulated
sim_ticks                                568634860269                       # Number of ticks simulated
final_tick                               901854214362                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 235171                       # Simulator instruction rate (inst/s)
host_op_rate                                   235171                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44575390                       # Simulator tick rate (ticks/s)
host_mem_usage                                2348264                       # Number of bytes of host memory used
host_seconds                                 12756.70                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst         7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     28306304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28313856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23798912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23798912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       442286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              442404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        371858                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371858                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        13281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     49779403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              49792684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        13281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        41852714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41852714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        41852714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        13281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     49779403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             91645398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      442404                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     371858                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    442404                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   371858                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   28313856                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                23798912                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             28313856                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             23798912                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               27791                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               27582                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               27573                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               27964                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               27580                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               27720                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               27552                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               27262                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               27901                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               27507                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              27491                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              27624                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              27871                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              27585                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              27579                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              27813                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               23422                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               23220                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               23173                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               23354                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               23156                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               23340                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               23184                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               22861                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               23417                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               23124                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              23089                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              23280                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              23436                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              23245                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              23172                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              23385                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  568632890907                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                442404                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               371858                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  438203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   16023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       790913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.887277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.304082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    11.734173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          768097     97.12%     97.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          22604      2.86%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192            137      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             26      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384              9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448              6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       790913                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   6351867698                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             26135201448                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2211975000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               17571358750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     14357.91                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  39718.71                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                59076.62                       # Average memory access latency
system.mem_ctrls.avgRdBW                        49.79                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        41.85                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                49.79                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                41.85                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.05                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.95                       # Average write queue length over time
system.mem_ctrls.readRowHits                    22320                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1003                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.27                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     698341.43                       # Average gap between requests
system.membus.throughput                     91645398                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              416551                       # Transaction distribution
system.membus.trans_dist::ReadResp             416551                       # Transaction distribution
system.membus.trans_dist::Writeback            371858                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25853                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25853                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1256666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1256666                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     52112768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            52112768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               52112768                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1261778958                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1340021979                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       538316480                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    448682681                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     35413036                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    277634523                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       261078366                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.036708                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        25267202                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       332433                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            590275156                       # DTB read hits
system.switch_cpus.dtb.read_misses            2430009                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        592705165                       # DTB read accesses
system.switch_cpus.dtb.write_hits           177270199                       # DTB write hits
system.switch_cpus.dtb.write_misses           1938527                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       179208726                       # DTB write accesses
system.switch_cpus.dtb.data_hits            767545355                       # DTB hits
system.switch_cpus.dtb.data_misses            4368536                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        771913891                       # DTB accesses
system.switch_cpus.itb.fetch_hits           437424732                       # ITB hits
system.switch_cpus.itb.fetch_misses               267                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       437424999                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.switch_cpus.numCycles               1707612193                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    878956541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3005492277                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           538316480                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    286345568                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             569192019                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       137066882                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      111007535                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         5073                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         437424732                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      19902245                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1659311392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.811289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.902475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1090119373     65.70%     65.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         51150494      3.08%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         52522661      3.17%     71.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         33480745      2.02%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        130775956      7.88%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30607995      1.84%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         34125749      2.06%     85.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24271419      1.46%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        212257000     12.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1659311392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.315245                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.760056                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        896770011                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     107492361                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         554025635                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2020192                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       99003192                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     51174667                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1179571                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2928192379                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2471662                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       99003192                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        914526191                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        18433252                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     76240244                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         538150935                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      12957577                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2847384108                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         47118                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          10894                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       8205952                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2117656721                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3662662412                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3645631437                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     17030975                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1500908499                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        616748200                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3665447                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          40527075                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    653420875                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    192896412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      9686483                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       952820                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2665436996                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2415116488                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5154194                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    646796906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    412272794                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          149                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1659311392                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.455493                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.658386                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    683446788     41.19%     41.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    298785157     18.01%     59.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    303984664     18.32%     77.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    149243939      8.99%     86.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    120212199      7.24%     93.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     55405970      3.34%     97.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     35993918      2.17%     99.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11122024      0.67%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1116733      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1659311392                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         7999396     20.98%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       19011091     49.85%     70.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11124131     29.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1763554      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1608967121     66.62%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1047909      0.04%     66.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      4408876      0.18%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2645347      0.11%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       881769      0.04%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    612747544     25.37%     92.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    182654366      7.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2415116488                       # Type of FU issued
system.switch_cpus.iq.rate                   1.414324                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            38134618                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015790                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6505847388                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3298806950                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2308344166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     26985790                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     13475320                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     13285152                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2437843834                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13643718                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9613806                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    165439409                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       120364                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        69371                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     34624712                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          527                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       99003192                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         9523560                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        285304                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2705138016                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     22296160                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     653420875                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    192896412                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          128                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          25283                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         34401                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        69371                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     22354198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     17069537                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     39423735                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2370256333                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     592706352                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     44860153                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              39700796                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            771917489                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        410276689                       # Number of branches executed
system.switch_cpus.iew.exec_stores          179211137                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.388053                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2334911543                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2321629318                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1418217989                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1784288235                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.359576                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.794837                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    639710054                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           75                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     34266091                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1560308200                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.301107                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.129378                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    852530084     54.64%     54.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    311340359     19.95%     74.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    125796998      8.06%     82.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54617491      3.50%     86.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     52588635      3.37%     89.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     44669392      2.86%     92.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     29133993      1.87%     94.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22214938      1.42%     95.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     67416310      4.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1560308200                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030127332                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030127332                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              646253159                       # Number of memory references committed
system.switch_cpus.commit.loads             487981459                       # Number of loads committed
system.switch_cpus.commit.membars                  30                       # Number of memory barriers committed
system.switch_cpus.commit.branches          355694384                       # Number of branches committed
system.switch_cpus.commit.fp_insts           13226860                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1972407282                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16638159                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      67416310                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4143705284                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5439261004                       # The number of ROB writes
system.switch_cpus.timesIdled                  276298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                48300801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.853806                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.853806                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.171226                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.171226                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3078186929                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1752636552                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           8922369                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8817729                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1764011                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         881828                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1162                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008865                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2708265766                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         387585.408007                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          387585.408007                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    442481                       # number of replacements
system.l2.tags.tagsinuse                 129540.790495                       # Cycle average of tags in use
system.l2.tags.total_refs                      848870                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    572134                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.483691                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11862.149576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    32.080645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 97214.886369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.888112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      20428.785793                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.090501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.741691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.155859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988318                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       148254                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  148254                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           521306                       # number of Writeback hits
system.l2.Writeback_hits::total                521306                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        41564                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41564                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        189818                       # number of demand (read+write) hits
system.l2.demand_hits::total                   189818                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       189818                       # number of overall hits
system.l2.overall_hits::total                  189818                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          118                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       416433                       # number of ReadReq misses
system.l2.ReadReq_misses::total                416551                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        25853                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25853                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          118                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       442286                       # number of demand (read+write) misses
system.l2.demand_misses::total                 442404                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          118                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       442286                       # number of overall misses
system.l2.overall_misses::total                442404                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     13513449                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  37691775081                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     37705288530                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1725807246                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1725807246                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     13513449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  39417582327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39431095776                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     13513449                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  39417582327                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39431095776                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       564687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              564805                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       521306                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            521306                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        67417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             67417                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          118                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       632104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               632222                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          118                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       632104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              632222                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.737458                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.737513                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.383479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.383479                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.699704                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.699761                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.699704                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.699761                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 114520.754237                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 90511.018774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90517.820219                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 66754.622133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 66754.622133                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 114520.754237                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89122.383089                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89129.157458                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 114520.754237                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89122.383089                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89129.157458                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               371858                       # number of writebacks
system.l2.writebacks::total                    371858                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          118                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       416433                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           416551                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        25853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25853                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       442286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            442404                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       442286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           442404                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     12631047                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  34619156937                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  34631787984                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1529981706                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1529981706                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     12631047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  36149138643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36161769690                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     12631047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  36149138643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36161769690                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.737458                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.737513                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.383479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.383479                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.699704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.699761                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.699704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.699761                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 107042.771186                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 83132.597409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 83139.370651                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 59180.045101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59180.045101                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 107042.771186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 81732.495813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81739.246684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 107042.771186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 81732.495813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81739.246684                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   129829874                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             564805                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            564805                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           521306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            67417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           67417                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1785514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1785750                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     73818240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total           73825792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus              73825792                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy          731314620                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            148209                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         764620135                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2708270913                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 26656663.282846                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  26656663.282846                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse          1518.134272                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1438081846                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1541                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          933213.397794                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    95.134272                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst         1423                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.023226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.347412                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.370638                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    437424584                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       437424584                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    437424584                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        437424584                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    437424584                       # number of overall hits
system.cpu.icache.overall_hits::total       437424584                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           148                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          148                       # number of overall misses
system.cpu.icache.overall_misses::total           148                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     16633714                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16633714                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     16633714                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16633714                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     16633714                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16633714                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    437424732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    437424732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    437424732                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    437424732                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    437424732                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    437424732                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 112389.959459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 112389.959459                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 112389.959459                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 112389.959459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 112389.959459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 112389.959459                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1877                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   625.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           30                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          118                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          118                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     13632996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13632996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     13632996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13632996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     13632996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13632996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 115533.864407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 115533.864407                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 115533.864407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 115533.864407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 115533.864407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 115533.864407                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2708270911                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 40094486.558768                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  40094486.558768                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements            632104                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           970776440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            636170                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1525.970165                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3727.441447                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   338.558553                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.910020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.082656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992676                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    579665848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       579665848                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    158082876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      158082876                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    737748724                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        737748724                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    737748724                       # number of overall hits
system.cpu.dcache.overall_hits::total       737748724                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       995084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        995084                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       188794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       188794                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1183878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1183878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1183878                       # number of overall misses
system.cpu.dcache.overall_misses::total       1183878                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  62844634270                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  62844634270                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5383745405                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5383745405                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        90226                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        90226                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  68228379675                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68228379675                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  68228379675                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68228379675                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    580660932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    580660932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    738932602                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    738932602                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    738932602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    738932602                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.001714                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001714                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.001193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001193                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.001602                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001602                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.001602                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001602                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 63155.104765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63155.104765                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28516.506907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28516.506907                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 30075.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 30075.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 57631.259028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57631.259028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 57631.259028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57631.259028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16025                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               507                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.607495                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       521306                       # number of writebacks
system.cpu.dcache.writebacks::total            521306                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       430381                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       430381                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       121393                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       121393                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       551774                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       551774                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       551774                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       551774                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       564703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       564703                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        67401                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        67401                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       632104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       632104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       632104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       632104                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  38651893196                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38651893196                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1905694229                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1905694229                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  40557587425                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40557587425                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  40557587425                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40557587425                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000855                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000855                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000855                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 68446.410230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68446.410230                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 28273.975594                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28273.975594                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 64162.839382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64162.839382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 64162.839382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64162.839382                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
