#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000021754d5d2f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021754d530f0 .scope module, "interfaces_integration_tb" "interfaces_integration_tb" 3 3;
 .timescale -9 -12;
P_0000021754d6c160 .param/l "DATA_WIDTH" 1 3 4, +C4<00000000000000000000000000010000>;
P_0000021754d6c198 .param/l "EXPANDED_COUNT" 1 3 8, +C4<00000000000000000000000000010000>;
P_0000021754d6c1d0 .param/l "FEATURE_COUNT" 1 3 7, +C4<00000000000000000000000000001000>;
P_0000021754d6c208 .param/l "PIXEL_COUNT" 1 3 5, +C4<00000000000000000000000000100000>;
P_0000021754d6c240 .param/l "PIXEL_SCALE_BITS" 1 3 10, +C4<00000000000000000000000000001000>;
P_0000021754d6c278 .param/l "SAMPLE_COUNT" 1 3 6, +C4<00000000000000000000000000001000>;
P_0000021754d6c2b0 .param/l "UPSAMPLED_COUNT" 1 3 9, +C4<00000000000000000000000000100000>;
v0000021754dda3e0_0 .var "clk", 0 0;
v0000021754ddaa20_0 .var/i "error_count", 31 0;
v0000021754ddaca0_0 .net "exp_busy", 0 0, v0000021754dd85e0_0;  1 drivers
v0000021754ddb420_0 .net "exp_done", 0 0, v0000021754dd8f40_0;  1 drivers
v0000021754ddb920_0 .var "exp_start", 0 0;
v0000021754dda660_0 .net "expanded_vec", 255 0, v0000021754dd7c80_0;  1 drivers
v0000021754ddad40_0 .var "frame_consume", 0 0;
v0000021754dda700_0 .net "frame_flat", 511 0, v0000021754dd6030_0;  1 drivers
v0000021754ddae80_0 .net "frame_valid", 0 0, v0000021754dd5810_0;  1 drivers
v0000021754dda5c0_0 .var "pixel_bit", 0 0;
v0000021754ddb740_0 .net "pixel_ready", 0 0, L_0000021754ddb4c0;  1 drivers
v0000021754ddbe20_0 .var "pixel_valid", 0 0;
v0000021754dda840_0 .var "rst", 0 0;
v0000021754ddb100_0 .net "sampled_flat", 127 0, v0000021754dd8040_0;  1 drivers
v0000021754ddbd80_0 .net "sampler_busy", 0 0, v0000021754dd7b40_0;  1 drivers
v0000021754dda480_0 .net "sampler_done", 0 0, v0000021754dd7be0_0;  1 drivers
v0000021754ddb7e0_0 .var "sampler_start", 0 0;
v0000021754ddb2e0_0 .net "ups_busy", 0 0, v0000021754dda980_0;  1 drivers
v0000021754dda8e0_0 .net "ups_done", 0 0, v0000021754ddb600_0;  1 drivers
v0000021754ddaf20_0 .var "ups_start", 0 0;
v0000021754ddbba0_0 .net "upsampled_vec", 511 0, v0000021754ddc0a0_0;  1 drivers
v0000021754ddbc40_0 .net "vs_busy", 0 0, v0000021754dd71e0_0;  1 drivers
v0000021754ddb560_0 .var "vs_data_in", 127 0;
v0000021754ddafc0_0 .net "vs_data_out", 127 0, v0000021754dd73c0_0;  1 drivers
v0000021754dda520_0 .net "vs_done", 0 0, v0000021754dd7a00_0;  1 drivers
v0000021754ddb1a0_0 .var "vs_start", 0 0;
E_0000021754d62690 .event posedge, v0000021754dd6e90_0;
S_0000021754d6c2f0 .scope autotask, "check_loader_and_sampler" "check_loader_and_sampler" 3 218, 3 218 0, S_0000021754d530f0;
 .timescale -9 -12;
v0000021754d5a020_0 .var "actual", 15 0;
v0000021754d59e40_0 .var "expected", 15 0;
v0000021754d5a980_0 .var/i "idx", 31 0;
E_0000021754d62790 .event anyedge, v0000021754dd7be0_0;
E_0000021754d65250 .event anyedge, v0000021754dd5810_0;
TD_interfaces_integration_tb.check_loader_and_sampler ;
    %vpi_call/w 3 223 "$display", "[CHECK] Pixel loader + frame sampler" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754ddad40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754ddb7e0_0, 0;
    %alloc S_0000021754d16f80;
    %fork TD_interfaces_integration_tb.stream_serial_frame, S_0000021754d16f80;
    %join;
    %free S_0000021754d16f80;
T_0.0 ;
    %load/vec4 v0000021754ddae80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0000021754d65250;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0000021754d62690;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021754d5a980_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000021754d5a980_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %alloc S_0000021754d22b50;
    %load/vec4 v0000021754d5a980_0;
    %store/vec4 v0000021754d5a200_0, 0, 32;
    %callf/vec4 TD_interfaces_integration_tb.pixel_word, S_0000021754d22b50;
    %free S_0000021754d22b50;
    %store/vec4 v0000021754d59e40_0, 0, 16;
    %load/vec4 v0000021754dda700_0;
    %load/vec4 v0000021754d5a980_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v0000021754d5a020_0, 0, 16;
    %load/vec4 v0000021754d5a020_0;
    %load/vec4 v0000021754d59e40_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0000021754ddaa20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754ddaa20_0, 0, 32;
    %vpi_call/w 3 237 "$display", "Mismatch loader[%0d]: exp=%0h got=%0h", v0000021754d5a980_0, v0000021754d59e40_0, v0000021754d5a020_0 {0 0 0};
T_0.4 ;
    %load/vec4 v0000021754d5a980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754d5a980_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754ddb7e0_0, 0;
    %wait E_0000021754d62690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754ddb7e0_0, 0;
T_0.6 ;
    %load/vec4 v0000021754dda480_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.7, 6;
    %wait E_0000021754d62790;
    %jmp T_0.6;
T_0.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021754d5a980_0, 0, 32;
T_0.8 ;
    %load/vec4 v0000021754d5a980_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.9, 5;
    %alloc S_0000021754d22b50;
    %alloc S_0000021754ceff90;
    %load/vec4 v0000021754d5a980_0;
    %store/vec4 v0000021754d5a3e0_0, 0, 32;
    %callf/vec4 TD_interfaces_integration_tb.sampler_src_index, S_0000021754ceff90;
    %free S_0000021754ceff90;
    %store/vec4 v0000021754d5a200_0, 0, 32;
    %callf/vec4 TD_interfaces_integration_tb.pixel_word, S_0000021754d22b50;
    %free S_0000021754d22b50;
    %store/vec4 v0000021754d59e40_0, 0, 16;
    %load/vec4 v0000021754ddb100_0;
    %load/vec4 v0000021754d5a980_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v0000021754d5a020_0, 0, 16;
    %load/vec4 v0000021754d5a020_0;
    %load/vec4 v0000021754d59e40_0;
    %cmp/ne;
    %jmp/0xz  T_0.10, 6;
    %load/vec4 v0000021754ddaa20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754ddaa20_0, 0, 32;
    %vpi_call/w 3 251 "$display", "Mismatch sampler[%0d]: exp=%0h got=%0h", v0000021754d5a980_0, v0000021754d59e40_0, v0000021754d5a020_0 {0 0 0};
T_0.10 ;
    %load/vec4 v0000021754d5a980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754d5a980_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754ddad40_0, 0;
    %wait E_0000021754d62690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754ddad40_0, 0;
    %end;
S_0000021754d076d0 .scope autotask, "check_vector_sigmoid_and_mappers" "check_vector_sigmoid_and_mappers" 3 261, 3 261 0, S_0000021754d530f0;
 .timescale -9 -12;
v0000021754d5a700_0 .var/s "actual", 15 0;
v0000021754d5a7a0_0 .var/s "expected", 15 0;
v0000021754d5a160_0 .var/i "idx", 31 0;
E_0000021754d65ad0 .event anyedge, v0000021754ddb600_0;
E_0000021754d653d0 .event anyedge, v0000021754dd8f40_0;
E_0000021754d65a50 .event anyedge, v0000021754dd7a00_0;
TD_interfaces_integration_tb.check_vector_sigmoid_and_mappers ;
    %vpi_call/w 3 266 "$display", "[CHECK] Vector sigmoid + expanders" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021754d5a160_0, 0, 32;
T_1.12 ;
    %load/vec4 v0000021754d5a160_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.13, 5;
    %load/vec4 v0000021754d5a160_0;
    %subi 4, 0, 32;
    %muli 256, 0, 32;
    %pad/s 16;
    %load/vec4 v0000021754d5a160_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000021754ddb560_0, 4, 16;
    %load/vec4 v0000021754d5a160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754d5a160_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %wait E_0000021754d62690;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754ddb1a0_0, 0;
    %wait E_0000021754d62690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754ddb1a0_0, 0;
T_1.14 ;
    %load/vec4 v0000021754dda520_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.15, 6;
    %wait E_0000021754d65a50;
    %jmp T_1.14;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754ddb920_0, 0;
    %wait E_0000021754d62690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754ddb920_0, 0;
T_1.16 ;
    %load/vec4 v0000021754ddb420_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.17, 6;
    %wait E_0000021754d653d0;
    %jmp T_1.16;
T_1.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021754d5a160_0, 0, 32;
T_1.18 ;
    %load/vec4 v0000021754d5a160_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.19, 5;
    %alloc S_0000021754cf0120;
    %load/vec4 v0000021754d5a160_0;
    %subi 4, 0, 32;
    %muli 256, 0, 32;
    %store/vec4 v0000021754dd6850_0, 0, 16;
    %callf/vec4 TD_interfaces_integration_tb.sigmoid_model, S_0000021754cf0120;
    %free S_0000021754cf0120;
    %store/vec4 v0000021754d5a7a0_0, 0, 16;
    %load/vec4 v0000021754ddafc0_0;
    %load/vec4 v0000021754d5a160_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v0000021754d5a700_0, 0, 16;
    %load/vec4 v0000021754d5a700_0;
    %load/vec4 v0000021754d5a7a0_0;
    %cmp/ne;
    %jmp/0xz  T_1.20, 6;
    %load/vec4 v0000021754ddaa20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754ddaa20_0, 0, 32;
    %vpi_call/w 3 289 "$display", "Mismatch sigmoid[%0d]: exp=%0d got=%0d", v0000021754d5a160_0, v0000021754d5a7a0_0, v0000021754d5a700_0 {0 0 0};
T_1.20 ;
    %load/vec4 v0000021754d5a160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754d5a160_0, 0, 32;
    %jmp T_1.18;
T_1.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021754d5a160_0, 0, 32;
T_1.22 ;
    %load/vec4 v0000021754d5a160_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.23, 5;
    %alloc S_0000021754cf0120;
    %alloc S_0000021754d07860;
    %load/vec4 v0000021754d5a160_0;
    %store/vec4 v0000021754d5ac00_0, 0, 32;
    %callf/vec4 TD_interfaces_integration_tb.expander_src_index, S_0000021754d07860;
    %free S_0000021754d07860;
    %subi 4, 0, 32;
    %muli 256, 0, 32;
    %store/vec4 v0000021754dd6850_0, 0, 16;
    %callf/vec4 TD_interfaces_integration_tb.sigmoid_model, S_0000021754cf0120;
    %free S_0000021754cf0120;
    %store/vec4 v0000021754d5a7a0_0, 0, 16;
    %load/vec4 v0000021754dda660_0;
    %load/vec4 v0000021754d5a160_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v0000021754d5a700_0, 0, 16;
    %load/vec4 v0000021754d5a700_0;
    %load/vec4 v0000021754d5a7a0_0;
    %cmp/ne;
    %jmp/0xz  T_1.24, 6;
    %load/vec4 v0000021754ddaa20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754ddaa20_0, 0, 32;
    %vpi_call/w 3 298 "$display", "Mismatch expander[%0d]: exp=%0d got=%0d", v0000021754d5a160_0, v0000021754d5a7a0_0, v0000021754d5a700_0 {0 0 0};
T_1.24 ;
    %load/vec4 v0000021754d5a160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754d5a160_0, 0, 32;
    %jmp T_1.22;
T_1.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754ddaf20_0, 0;
    %wait E_0000021754d62690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754ddaf20_0, 0;
T_1.26 ;
    %load/vec4 v0000021754dda8e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.27, 6;
    %wait E_0000021754d65ad0;
    %jmp T_1.26;
T_1.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021754d5a160_0, 0, 32;
T_1.28 ;
    %load/vec4 v0000021754d5a160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.29, 5;
    %alloc S_0000021754cf0120;
    %alloc S_0000021754dd9ce0;
    %load/vec4 v0000021754d5a160_0;
    %store/vec4 v0000021754ddb380_0, 0, 32;
    %callf/vec4 TD_interfaces_integration_tb.upsampler_src_index, S_0000021754dd9ce0;
    %free S_0000021754dd9ce0;
    %subi 4, 0, 32;
    %muli 256, 0, 32;
    %store/vec4 v0000021754dd6850_0, 0, 16;
    %callf/vec4 TD_interfaces_integration_tb.sigmoid_model, S_0000021754cf0120;
    %free S_0000021754cf0120;
    %store/vec4 v0000021754d5a7a0_0, 0, 16;
    %load/vec4 v0000021754ddbba0_0;
    %load/vec4 v0000021754d5a160_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v0000021754d5a700_0, 0, 16;
    %load/vec4 v0000021754d5a700_0;
    %load/vec4 v0000021754d5a7a0_0;
    %cmp/ne;
    %jmp/0xz  T_1.30, 6;
    %load/vec4 v0000021754ddaa20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754ddaa20_0, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatch upsampler[%0d]: exp=%0d got=%0d", v0000021754d5a160_0, v0000021754d5a7a0_0, v0000021754d5a700_0 {0 0 0};
T_1.30 ;
    %load/vec4 v0000021754d5a160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754d5a160_0, 0, 32;
    %jmp T_1.28;
T_1.29 ;
    %end;
S_0000021754d07860 .scope autofunction.vec4.u32, "expander_src_index" "expander_src_index" 3 155, 3 155 0, S_0000021754d530f0;
 .timescale -9 -12;
v0000021754d5aac0_0 .var/i "calc", 31 0;
; Variable expander_src_index is vec4 return value of scope S_0000021754d07860
v0000021754d5ac00_0 .var/i "out_idx", 31 0;
TD_interfaces_integration_tb.expander_src_index ;
    %load/vec4 v0000021754d5ac00_0;
    %muli 8, 0, 32;
    %pushi/vec4 16, 0, 32;
    %div/s;
    %store/vec4 v0000021754d5aac0_0, 0, 32;
    %load/vec4 v0000021754d5aac0_0;
    %cmpi/s 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.32, 5;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000021754d5aac0_0, 0, 32;
T_2.32 ;
    %load/vec4 v0000021754d5aac0_0;
    %ret/vec4 0, 0, 32;  Assign to expander_src_index (store_vec4_to_lval)
    %end;
S_0000021754d229c0 .scope autofunction.vec2.s1, "pixel_pattern_bit" "pixel_pattern_bit" 3 134, 3 134 0, S_0000021754d530f0;
 .timescale -9 -12;
v0000021754d59d00_0 .var/i "idx", 31 0;
; Variable pixel_pattern_bit is bool return value of scope S_0000021754d229c0
TD_interfaces_integration_tb.pixel_pattern_bit ;
    %load/vec4 v0000021754d59d00_0;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cast2;
    %ret/vec4 0, 0, 1;  Assign to pixel_pattern_bit (store_vec4_to_lval)
    %end;
S_0000021754d22b50 .scope autofunction.vec4.s16, "pixel_word" "pixel_word" 3 138, 3 138 0, S_0000021754d530f0;
 .timescale -9 -12;
v0000021754d5a200_0 .var/i "idx", 31 0;
; Variable pixel_word is vec4 return value of scope S_0000021754d22b50
TD_interfaces_integration_tb.pixel_word ;
    %alloc S_0000021754d229c0;
    %load/vec4 v0000021754d5a200_0;
    %store/vec4 v0000021754d59d00_0, 0, 32;
    %callf/vec4 TD_interfaces_integration_tb.pixel_pattern_bit, S_0000021754d229c0;
    %free S_0000021754d229c0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %pushi/vec4 256, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to pixel_word (store_vec4_to_lval)
    %jmp T_4.35;
T_4.34 ;
    %pushi/vec4 0, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to pixel_word (store_vec4_to_lval)
T_4.35 ;
    %end;
S_0000021754ceff90 .scope autofunction.vec4.u32, "sampler_src_index" "sampler_src_index" 3 145, 3 145 0, S_0000021754d530f0;
 .timescale -9 -12;
v0000021754d5a340_0 .var/i "calc", 31 0;
v0000021754d5a3e0_0 .var/i "out_idx", 31 0;
; Variable sampler_src_index is vec4 return value of scope S_0000021754ceff90
TD_interfaces_integration_tb.sampler_src_index ;
    %load/vec4 v0000021754d5a3e0_0;
    %muli 32, 0, 32;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %store/vec4 v0000021754d5a340_0, 0, 32;
    %load/vec4 v0000021754d5a340_0;
    %cmpi/s 32, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.36, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000021754d5a340_0, 0, 32;
T_5.36 ;
    %load/vec4 v0000021754d5a340_0;
    %ret/vec4 0, 0, 32;  Assign to sampler_src_index (store_vec4_to_lval)
    %end;
S_0000021754cf0120 .scope autofunction.vec4.u16, "sigmoid_model" "sigmoid_model" 3 175, 3 175 0, S_0000021754d530f0;
 .timescale -9 -12;
P_0000021754d6c480 .param/l "HALF_Q" 1 3 177, +C4<0000000010000000>;
P_0000021754d6c4b8 .param/l "ONE_Q" 1 3 176, +C4<0000000100000000>;
P_0000021754d6c4f0 .param/l "SAT" 1 3 178, +C4<0000010000000000>;
v0000021754dd6ad0_0 .var/s "approx", 17 0;
v0000021754dd6df0_0 .var/s "scaled", 17 0;
; Variable sigmoid_model is vec4 return value of scope S_0000021754cf0120
v0000021754dd6850_0 .var/s "val", 15 0;
TD_interfaces_integration_tb.sigmoid_model ;
    %load/vec4 v0000021754dd6850_0;
    %cmpi/s 1024, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.38, 5;
    %pushi/vec4 256, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sigmoid_model (store_vec4_to_lval)
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v0000021754dd6850_0;
    %cmpi/s 64512, 0, 16;
    %flag_or 5, 4;
    %jmp/0xz  T_6.40, 5;
    %pushi/vec4 0, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sigmoid_model (store_vec4_to_lval)
    %jmp T_6.41;
T_6.40 ;
    %load/vec4 v0000021754dd6850_0;
    %pad/s 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0000021754dd6df0_0, 0, 18;
    %pushi/vec4 128, 0, 18;
    %load/vec4 v0000021754dd6df0_0;
    %add;
    %store/vec4 v0000021754dd6ad0_0, 0, 18;
    %load/vec4 v0000021754dd6ad0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.42, 5;
    %pushi/vec4 0, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sigmoid_model (store_vec4_to_lval)
    %jmp T_6.43;
T_6.42 ;
    %load/vec4 v0000021754dd6ad0_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.44, 5;
    %pushi/vec4 256, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sigmoid_model (store_vec4_to_lval)
    %jmp T_6.45;
T_6.44 ;
    %load/vec4 v0000021754dd6ad0_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to sigmoid_model (store_vec4_to_lval)
T_6.45 ;
T_6.43 ;
T_6.41 ;
T_6.39 ;
    %end;
S_0000021754d16f80 .scope autotask, "stream_serial_frame" "stream_serial_frame" 3 202, 3 202 0, S_0000021754d530f0;
 .timescale -9 -12;
v0000021754dd6cb0_0 .var/i "idx", 31 0;
TD_interfaces_integration_tb.stream_serial_frame ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021754dd6cb0_0, 0, 32;
T_7.46 ;
    %load/vec4 v0000021754dd6cb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.47, 5;
    %alloc S_0000021754d229c0;
    %load/vec4 v0000021754dd6cb0_0;
    %store/vec4 v0000021754d59d00_0, 0, 32;
    %callf/vec4 TD_interfaces_integration_tb.pixel_pattern_bit, S_0000021754d229c0;
    %free S_0000021754d229c0;
    %assign/vec4 v0000021754dda5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754ddbe20_0, 0;
    %wait E_0000021754d62690;
    %load/vec4 v0000021754ddb740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %load/vec4 v0000021754dd6cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754dd6cb0_0, 0, 32;
T_7.48 ;
    %jmp T_7.46;
T_7.47 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754ddbe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dda5c0_0, 0;
    %end;
S_0000021754d17110 .scope module, "u_loader" "pixel_serial_loader" 3 64, 4 14 0, S_0000021754d530f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "frame_consume";
    .port_info 6 /OUTPUT 1 "frame_valid";
    .port_info 7 /OUTPUT 512 "frame_flat";
P_0000021754cdfa90 .param/l "COLLECT" 1 4 98, C4<00>;
P_0000021754cdfac8 .param/l "DATA_WIDTH" 0 4 16, +C4<00000000000000000000000000010000>;
P_0000021754cdfb00 .param/l "FIFO_ADDR_W" 0 4 19, +C4<00000000000000000000000000000110>;
P_0000021754cdfb38 .param/l "FIFO_DEPTH" 0 4 18, +C4<00000000000000000000000001000000>;
P_0000021754cdfb70 .param/l "FRAME_SLOT_W" 0 4 20, +C4<00000000000000000000000000000010>;
P_0000021754cdfba8 .param/l "LOAD_CAP" 1 4 100, C4<10>;
P_0000021754cdfbe0 .param/l "LOAD_REQ" 1 4 99, C4<01>;
P_0000021754cdfc18 .param/l "PIXEL_COUNT" 0 4 15, +C4<00000000000000000000000000100000>;
P_0000021754cdfc50 .param/l "PIXEL_SCALE" 0 4 17, +C4<00000000000000000000000000001000>;
P_0000021754cdfc88 .param/l "READY" 1 4 101, C4<11>;
L_0000021754d524b0 .functor AND 1, v0000021754ddbe20_0, L_0000021754ddb4c0, C4<1>, C4<1>;
L_0000021754ddc1c8 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v0000021754dd6fd0_0 .net/2u *"_ivl_4", 15 0, L_0000021754ddc1c8;  1 drivers
L_0000021754ddc210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021754dd5d10_0 .net/2u *"_ivl_6", 15 0, L_0000021754ddc210;  1 drivers
v0000021754dd67b0_0 .net "clk", 0 0, v0000021754dda3e0_0;  1 drivers
v0000021754dd63f0_0 .net "fifo_din", 15 0, L_0000021754ddb880;  1 drivers
v0000021754dd6f30_0 .net "fifo_empty", 0 0, v0000021754dd56d0_0;  1 drivers
v0000021754dd6350_0 .net "fifo_full", 0 0, v0000021754dd5ef0_0;  1 drivers
v0000021754dd6710_0 .net "fifo_level", 6 0, v0000021754dd5e50_0;  1 drivers
v0000021754dd5db0_0 .net "fifo_rd_data", 15 0, v0000021754dd5c70_0;  1 drivers
v0000021754dd5310_0 .net "fifo_rd_en", 0 0, v0000021754dd53b0_0;  1 drivers
v0000021754dd53b0_0 .var "fifo_rd_en_r", 0 0;
v0000021754dd6210_0 .net "fifo_rd_valid", 0 0, v0000021754dd6990_0;  1 drivers
v0000021754dd5590_0 .net "frame_consume", 0 0, v0000021754ddad40_0;  1 drivers
v0000021754dd5770_0 .var "frame_dequeue_flag", 0 0;
v0000021754dd6030_0 .var "frame_flat", 511 0;
v0000021754dd5a90_0 .var "frame_slots", 2 0;
v0000021754dd5810_0 .var "frame_valid", 0 0;
v0000021754dd58b0_0 .var "load_idx", 15 0;
v0000021754dd59f0_0 .net "pixel_accept", 0 0, L_0000021754d524b0;  1 drivers
v0000021754dd6490_0 .net "pixel_bit", 0 0, v0000021754dda5c0_0;  1 drivers
v0000021754dd5b30_0 .net "pixel_bit_ready", 0 0, L_0000021754ddb4c0;  alias, 1 drivers
v0000021754dd5bd0_0 .net "pixel_bit_valid", 0 0, v0000021754ddbe20_0;  1 drivers
v0000021754dd6a30_0 .var "pixel_count", 15 0;
v0000021754dd60d0_0 .net "rst", 0 0, v0000021754dda840_0;  1 drivers
v0000021754dd65d0_0 .var "state", 1 0;
L_0000021754ddb4c0 .reduce/nor v0000021754dd5ef0_0;
L_0000021754ddb880 .functor MUXZ 16, L_0000021754ddc210, L_0000021754ddc1c8, v0000021754dda5c0_0, C4<>;
S_0000021754cdfcd0 .scope module, "u_pixel_fifo" "sync_fifo" 4 53, 5 6 0, S_0000021754d17110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 7 "level";
P_0000021754cdfe60 .param/l "ADDR_WIDTH" 0 5 9, +C4<00000000000000000000000000000110>;
P_0000021754cdfe98 .param/l "DATA_WIDTH" 0 5 7, +C4<00000000000000000000000000010000>;
P_0000021754cdfed0 .param/l "DEPTH" 0 5 8, +C4<00000000000000000000000001000000>;
L_0000021754d52830 .functor AND 1, L_0000021754d524b0, L_0000021754ddba60, C4<1>, C4<1>;
L_0000021754d51f00 .functor AND 1, v0000021754dd53b0_0, L_0000021754ddbec0, C4<1>, C4<1>;
v0000021754dd6b70_0 .net *"_ivl_1", 0 0, L_0000021754ddba60;  1 drivers
v0000021754dd51d0_0 .net *"_ivl_5", 0 0, L_0000021754ddbec0;  1 drivers
v0000021754dd6e90_0 .net "clk", 0 0, v0000021754dda3e0_0;  alias, 1 drivers
v0000021754dd6c10_0 .var "count", 6 0;
v0000021754dd5950_0 .var "count_next", 6 0;
v0000021754dd56d0_0 .var "empty", 0 0;
v0000021754dd5ef0_0 .var "full", 0 0;
v0000021754dd5e50_0 .var "level", 6 0;
v0000021754dd7070 .array "mem", 63 0, 15 0;
v0000021754dd5c70_0 .var "rd_data", 15 0;
v0000021754dd5630_0 .net "rd_do", 0 0, L_0000021754d51f00;  1 drivers
v0000021754dd54f0_0 .net "rd_en", 0 0, v0000021754dd53b0_0;  alias, 1 drivers
v0000021754dd68f0_0 .var "rd_ptr", 5 0;
v0000021754dd6990_0 .var "rd_valid", 0 0;
v0000021754dd62b0_0 .net "rst", 0 0, v0000021754dda840_0;  alias, 1 drivers
v0000021754dd5f90_0 .net "wr_data", 15 0, L_0000021754ddb880;  alias, 1 drivers
v0000021754dd5270_0 .net "wr_do", 0 0, L_0000021754d52830;  1 drivers
v0000021754dd6d50_0 .net "wr_en", 0 0, L_0000021754d524b0;  alias, 1 drivers
v0000021754dd6530_0 .var "wr_ptr", 5 0;
E_0000021754d657d0 .event posedge, v0000021754dd62b0_0, v0000021754dd6e90_0;
E_0000021754d65410 .event anyedge, v0000021754dd6c10_0, v0000021754dd5270_0, v0000021754dd5630_0;
L_0000021754ddba60 .reduce/nor v0000021754dd5ef0_0;
L_0000021754ddbec0 .reduce/nor v0000021754dd56d0_0;
S_0000021754cfcdf0 .scope module, "u_sampler" "frame_sampler" 3 79, 6 11 0, S_0000021754d530f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "frame_flat";
    .port_info 4 /OUTPUT 128 "sampled_flat";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000021754d45370 .param/l "BASE_STEP" 1 6 33, +C4<00000000000000000000000000000100>;
P_0000021754d453a8 .param/l "DATA_WIDTH" 0 6 14, +C4<00000000000000000000000000010000>;
P_0000021754d453e0 .param/l "INPUT_COUNT" 0 6 12, +C4<00000000000000000000000000100000>;
P_0000021754d45418 .param/l "OUTPUT_COUNT" 0 6 13, +C4<00000000000000000000000000001000>;
P_0000021754d45450 .param/l "STEP_REM" 1 6 34, +C4<00000000000000000000000000000000>;
v0000021754dd6670_0 .var "active", 0 0;
v0000021754dd7b40_0 .var "busy", 0 0;
v0000021754dd89a0_0 .net "clk", 0 0, v0000021754dda3e0_0;  alias, 1 drivers
v0000021754dd7be0_0 .var "done", 0 0;
v0000021754dd7780_0 .net "frame_flat", 511 0, v0000021754dd6030_0;  alias, 1 drivers
v0000021754dd84a0_0 .var/i "out_idx", 31 0;
v0000021754dd7820_0 .var/i "rem_accum", 31 0;
v0000021754dd8fe0_0 .net "rst", 0 0, v0000021754dda840_0;  alias, 1 drivers
v0000021754dd8040_0 .var "sampled_flat", 127 0;
v0000021754dd78c0_0 .var/i "src_index", 31 0;
v0000021754dd7460_0 .net "start", 0 0, v0000021754ddb7e0_0;  1 drivers
v0000021754dd8180_0 .var/i "tmp_src", 31 0;
S_0000021754cfcf80 .scope module, "u_vector_expander" "vector_expander" 3 107, 7 11 0, S_0000021754d530f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 128 "vector_in";
    .port_info 4 /OUTPUT 256 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000021754d46b10 .param/l "DATA_WIDTH" 0 7 14, +C4<00000000000000000000000000010000>;
P_0000021754d46b48 .param/l "INPUT_COUNT" 0 7 12, +C4<00000000000000000000000000001000>;
P_0000021754d46b80 .param/l "IN_IDX_WIDTH" 1 7 43, +C4<00000000000000000000000000000011>;
P_0000021754d46bb8 .param/l "OUTPUT_COUNT" 0 7 13, +C4<00000000000000000000000000010000>;
P_0000021754d46bf0 .param/l "OUT_IDX_WIDTH" 1 7 42, +C4<00000000000000000000000000000100>;
v0000021754dd85e0_0 .var "busy", 0 0;
v0000021754dd8400_0 .net "clk", 0 0, v0000021754dda3e0_0;  alias, 1 drivers
v0000021754dd8f40_0 .var "done", 0 0;
v0000021754dd8680_0 .var "input_buffer", 127 0;
v0000021754dd82c0_0 .var/i "lut_idx", 31 0;
v0000021754dd87c0_0 .var "out_idx", 3 0;
v0000021754dd9080_0 .var "processing", 0 0;
v0000021754dd8a40_0 .net "rst", 0 0, v0000021754dda840_0;  alias, 1 drivers
v0000021754dd8b80 .array "src_index_lut", 15 0, 2 0;
v0000021754dd8c20_0 .net "start", 0 0, v0000021754ddb920_0;  1 drivers
v0000021754dd8cc0_0 .net "vector_in", 127 0, v0000021754dd73c0_0;  alias, 1 drivers
v0000021754dd7c80_0 .var "vector_out", 255 0;
S_0000021754c82d20 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 7 32, 7 32 0, S_0000021754cfcf80;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_0000021754c82d20
v0000021754dd8ae0_0 .var/i "i", 31 0;
v0000021754dd8720_0 .var/i "value", 31 0;
TD_interfaces_integration_tb.u_vector_expander.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021754dd8720_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021754dd8ae0_0, 0, 32;
T_8.50 ;
    %load/vec4 v0000021754dd8ae0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.51, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021754dd8ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021754dd8ae0_0, 0, 32;
    %jmp T_8.50;
T_8.51 ;
    %end;
S_0000021754c82eb0 .scope module, "u_vector_sigmoid" "vector_sigmoid" 3 93, 8 12 0, S_0000021754d530f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 128 "data_in";
    .port_info 4 /OUTPUT 128 "data_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000021754cfd110 .param/l "DATA_WIDTH" 0 8 14, +C4<00000000000000000000000000010000>;
P_0000021754cfd148 .param/l "ELEMENT_COUNT" 0 8 13, +C4<00000000000000000000000000001000>;
P_0000021754cfd180 .param/l "INDEX_WIDTH" 1 8 43, +C4<00000000000000000000000000000011>;
P_0000021754cfd1b8 .param/l "Q_FRAC" 0 8 15, +C4<00000000000000000000000000001000>;
v0000021754dd71e0_0 .var "busy", 0 0;
v0000021754dd7d20_0 .var "capture_idx", 3 0;
v0000021754dd7280_0 .net "clk", 0 0, v0000021754dda3e0_0;  alias, 1 drivers
v0000021754dd7320_0 .net "data_in", 127 0, v0000021754ddb560_0;  1 drivers
v0000021754dd73c0_0 .var "data_out", 127 0;
v0000021754dd7a00_0 .var "done", 0 0;
v0000021754dd7dc0_0 .var "feed_idx", 3 0;
v0000021754dd75a0_0 .var "feed_pending", 0 0;
v0000021754dd7960_0 .var "processing", 0 0;
v0000021754dd7aa0_0 .net "rst", 0 0, v0000021754dda840_0;  alias, 1 drivers
v0000021754dd7e60_0 .var/s "sigmoid_in", 15 0;
v0000021754dd80e0_0 .net/s "sigmoid_out", 15 0, v0000021754dd7500_0;  1 drivers
v0000021754dd7f00_0 .var "stage_valid", 0 0;
v0000021754dd7fa0_0 .net "start", 0 0, v0000021754ddb1a0_0;  1 drivers
S_0000021754dd99c0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 8 33, 8 33 0, S_0000021754c82eb0;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_0000021754dd99c0
v0000021754dd8360_0 .var/i "i", 31 0;
v0000021754dd8e00_0 .var/i "value", 31 0;
TD_interfaces_integration_tb.u_vector_sigmoid.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021754dd8e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021754dd8360_0, 0, 32;
T_9.52 ;
    %load/vec4 v0000021754dd8360_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.53, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021754dd8360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021754dd8360_0, 0, 32;
    %jmp T_9.52;
T_9.53 ;
    %end;
S_0000021754dd91f0 .scope module, "shared_sigmoid" "sigmoid_approx" 8 57, 9 10 0, S_0000021754c82eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_0000021754d460f0 .param/l "DATA_WIDTH" 0 9 11, +C4<00000000000000000000000000010000>;
P_0000021754d46128 .param/l "HALF_Q" 1 9 20, +C4<0000000010000000>;
P_0000021754d46160 .param/l "ONE_Q" 1 9 19, +C4<0000000100000000>;
P_0000021754d46198 .param/l "Q_FRAC" 0 9 12, +C4<00000000000000000000000000001000>;
P_0000021754d461d0 .param/l "SAT_LIMIT" 0 9 13, +C4<00000000000000000000010000000000>;
v0000021754dd7640_0 .net/s *"_ivl_0", 17 0, L_0000021754ddbb00;  1 drivers
v0000021754dd8220_0 .net *"_ivl_4", 15 0, L_0000021754ddbf60;  1 drivers
L_0000021754ddc258 .functor BUFT 1, C4<000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000021754dd8860_0 .net/2s *"_ivl_6", 17 0, L_0000021754ddc258;  1 drivers
v0000021754dd8900_0 .net/s "approx", 17 0, L_0000021754e34eb0;  1 drivers
v0000021754dd8ea0_0 .net/s "data_in", 15 0, v0000021754dd7e60_0;  1 drivers
v0000021754dd7500_0 .var/s "data_out", 15 0;
v0000021754dd76e0_0 .net/s "scaled", 17 0, L_0000021754e35310;  1 drivers
E_0000021754d64ed0 .event anyedge, v0000021754dd8ea0_0, v0000021754dd8900_0;
L_0000021754ddbb00 .extend/s 18, v0000021754dd7e60_0;
L_0000021754ddbf60 .part L_0000021754ddbb00, 2, 16;
L_0000021754e35310 .extend/s 18, L_0000021754ddbf60;
L_0000021754e34eb0 .arith/sum 18, L_0000021754ddc258, L_0000021754e35310;
S_0000021754dd9830 .scope module, "u_vector_upsampler" "vector_upsampler" 3 121, 10 13 0, S_0000021754d530f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 128 "vector_in";
    .port_info 4 /OUTPUT 512 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000021754d46210 .param/l "DATA_WIDTH" 0 10 16, +C4<00000000000000000000000000010000>;
P_0000021754d46248 .param/l "INPUT_COUNT" 0 10 14, +C4<00000000000000000000000000001000>;
P_0000021754d46280 .param/l "IN_IDX_WIDTH" 1 10 45, +C4<00000000000000000000000000000011>;
P_0000021754d462b8 .param/l "OUTPUT_COUNT" 0 10 15, +C4<00000000000000000000000000100000>;
P_0000021754d462f0 .param/l "OUT_IDX_WIDTH" 1 10 44, +C4<00000000000000000000000000000101>;
v0000021754dda980_0 .var "busy", 0 0;
v0000021754ddade0_0 .net "clk", 0 0, v0000021754dda3e0_0;  alias, 1 drivers
v0000021754ddb600_0 .var "done", 0 0;
v0000021754dda340_0 .var "input_buffer", 127 0;
v0000021754ddac00_0 .var/i "lut_idx", 31 0;
v0000021754ddb6a0_0 .var "out_idx", 4 0;
v0000021754dda2a0_0 .var "processing", 0 0;
v0000021754ddb060_0 .net "rst", 0 0, v0000021754dda840_0;  alias, 1 drivers
v0000021754ddb240 .array "src_index_lut", 31 0, 2 0;
v0000021754ddb9c0_0 .net "start", 0 0, v0000021754ddaf20_0;  1 drivers
v0000021754dda7a0_0 .net "vector_in", 127 0, v0000021754dd73c0_0;  alias, 1 drivers
v0000021754ddc0a0_0 .var "vector_out", 511 0;
S_0000021754dd9380 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 10 34, 10 34 0, S_0000021754dd9830;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_0000021754dd9380
v0000021754ddbce0_0 .var/i "i", 31 0;
v0000021754ddab60_0 .var/i "value", 31 0;
TD_interfaces_integration_tb.u_vector_upsampler.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021754ddab60_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021754ddbce0_0, 0, 32;
T_10.54 ;
    %load/vec4 v0000021754ddbce0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.55, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021754ddbce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021754ddbce0_0, 0, 32;
    %jmp T_10.54;
T_10.55 ;
    %end;
S_0000021754dd9ce0 .scope autofunction.vec4.u32, "upsampler_src_index" "upsampler_src_index" 3 165, 3 165 0, S_0000021754d530f0;
 .timescale -9 -12;
v0000021754dda200_0 .var/i "calc", 31 0;
v0000021754ddb380_0 .var/i "out_idx", 31 0;
; Variable upsampler_src_index is vec4 return value of scope S_0000021754dd9ce0
TD_interfaces_integration_tb.upsampler_src_index ;
    %load/vec4 v0000021754ddb380_0;
    %muli 8, 0, 32;
    %pushi/vec4 32, 0, 32;
    %div/s;
    %store/vec4 v0000021754dda200_0, 0, 32;
    %load/vec4 v0000021754dda200_0;
    %cmpi/s 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.56, 5;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000021754dda200_0, 0, 32;
T_11.56 ;
    %load/vec4 v0000021754dda200_0;
    %ret/vec4 0, 0, 32;  Assign to upsampler_src_index (store_vec4_to_lval)
    %end;
    .scope S_0000021754cdfcd0;
T_12 ;
    %end;
    .thread T_12;
    .scope S_0000021754cdfcd0;
T_13 ;
    %wait E_0000021754d65410;
    %load/vec4 v0000021754dd6c10_0;
    %store/vec4 v0000021754dd5950_0, 0, 7;
    %load/vec4 v0000021754dd5270_0;
    %load/vec4 v0000021754dd5630_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %load/vec4 v0000021754dd6c10_0;
    %store/vec4 v0000021754dd5950_0, 0, 7;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v0000021754dd6c10_0;
    %addi 1, 0, 7;
    %store/vec4 v0000021754dd5950_0, 0, 7;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v0000021754dd6c10_0;
    %subi 1, 0, 7;
    %store/vec4 v0000021754dd5950_0, 0, 7;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000021754cdfcd0;
T_14 ;
    %wait E_0000021754d657d0;
    %load/vec4 v0000021754dd62b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021754dd5c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd6990_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021754dd6530_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021754dd68f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021754dd6c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd5ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd56d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021754dd5e50_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd6990_0, 0;
    %load/vec4 v0000021754dd5270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000021754dd5f90_0;
    %load/vec4 v0000021754dd6530_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021754dd7070, 0, 4;
    %load/vec4 v0000021754dd6530_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021754dd6530_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0000021754dd6530_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021754dd6530_0, 0;
T_14.5 ;
T_14.2 ;
    %load/vec4 v0000021754dd5630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0000021754dd68f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000021754dd7070, 4;
    %assign/vec4 v0000021754dd5c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd6990_0, 0;
    %load/vec4 v0000021754dd68f0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021754dd68f0_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0000021754dd68f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021754dd68f0_0, 0;
T_14.9 ;
T_14.6 ;
    %load/vec4 v0000021754dd5950_0;
    %assign/vec4 v0000021754dd6c10_0, 0;
    %load/vec4 v0000021754dd5950_0;
    %assign/vec4 v0000021754dd5e50_0, 0;
    %load/vec4 v0000021754dd5950_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021754dd5ef0_0, 0;
    %load/vec4 v0000021754dd5950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021754dd56d0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000021754d17110;
T_15 ;
    %wait E_0000021754d657d0;
    %load/vec4 v0000021754dd60d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021754dd6a30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021754dd5a90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021754dd59f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000021754dd6a30_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021754dd6a30_0, 0;
    %load/vec4 v0000021754dd5a90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021754dd5a90_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0000021754dd6a30_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021754dd6a30_0, 0;
T_15.5 ;
T_15.2 ;
    %load/vec4 v0000021754dd5770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.8, 9;
    %load/vec4 v0000021754dd5a90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0000021754dd5a90_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000021754dd5a90_0, 0;
T_15.6 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021754d17110;
T_16 ;
    %wait E_0000021754d657d0;
    %load/vec4 v0000021754dd60d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021754dd65d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021754dd58b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd53b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd5810_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000021754dd6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd5770_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd5770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd53b0_0, 0;
    %load/vec4 v0000021754dd65d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021754dd65d0_0, 0;
    %jmp T_16.7;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd5810_0, 0;
    %load/vec4 v0000021754dd5a90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021754dd65d0_0, 0;
T_16.8 ;
    %jmp T_16.7;
T_16.3 ;
    %load/vec4 v0000021754dd6f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd53b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021754dd65d0_0, 0;
T_16.10 ;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v0000021754dd6210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %load/vec4 v0000021754dd5db0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021754dd58b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021754dd6030_0, 4, 5;
    %load/vec4 v0000021754dd58b0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_16.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021754dd65d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd5810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021754dd58b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd5770_0, 0;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v0000021754dd58b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021754dd58b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021754dd65d0_0, 0;
T_16.15 ;
T_16.12 ;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v0000021754dd5590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd5810_0, 0;
    %load/vec4 v0000021754dd5a90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_16.19, 8;
T_16.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_16.19, 8;
 ; End of false expr.
    %blend;
T_16.19;
    %assign/vec4 v0000021754dd65d0_0, 0;
T_16.16 ;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021754cfcdf0;
T_17 ;
    %end;
    .thread T_17;
    .scope S_0000021754cfcdf0;
T_18 ;
    %wait E_0000021754d657d0;
    %load/vec4 v0000021754dd8fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021754dd84a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021754dd78c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021754dd7820_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0000021754dd8040_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7be0_0, 0;
    %load/vec4 v0000021754dd7460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v0000021754dd6670_0;
    %nor/r;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd6670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd7b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021754dd84a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021754dd78c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021754dd7820_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000021754dd6670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.5, 8;
    %load/vec4 v0000021754dd7780_0;
    %load/vec4 v0000021754dd78c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021754dd84a0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021754dd8040_0, 4, 5;
    %load/vec4 v0000021754dd84a0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_18.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd7be0_0, 0;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0000021754dd84a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021754dd84a0_0, 0;
    %load/vec4 v0000021754dd78c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000021754dd8180_0, 0, 32;
    %load/vec4 v0000021754dd8180_0;
    %cmpi/s 32, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.9, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000021754dd8180_0, 0, 32;
T_18.9 ;
    %load/vec4 v0000021754dd8180_0;
    %assign/vec4 v0000021754dd78c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021754dd7820_0, 0;
T_18.8 ;
    %jmp T_18.6;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7b40_0, 0;
T_18.6 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000021754dd91f0;
T_19 ;
    %wait E_0000021754d64ed0;
    %load/vec4 v0000021754dd8ea0_0;
    %pad/s 32;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.0, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000021754dd7500_0, 0, 16;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000021754dd8ea0_0;
    %pad/s 32;
    %cmpi/s 4294966272, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.2, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021754dd7500_0, 0, 16;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000021754dd8900_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_19.4, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021754dd7500_0, 0, 16;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0000021754dd8900_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.6, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000021754dd7500_0, 0, 16;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0000021754dd8900_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000021754dd7500_0, 0, 16;
T_19.7 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000021754c82eb0;
T_20 ;
    %end;
    .thread T_20;
    .scope S_0000021754c82eb0;
T_21 ;
    %wait E_0000021754d657d0;
    %load/vec4 v0000021754dd7aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd71e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd75a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021754dd7dc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021754dd7d20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021754dd7e60_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0000021754dd73c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7a00_0, 0;
    %load/vec4 v0000021754dd7fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v0000021754dd7960_0;
    %nor/r;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd71e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7f00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021754dd7d20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021754dd7dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd75a0_0, 0;
    %load/vec4 v0000021754dd7320_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000021754dd7e60_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0000021754dd7960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %load/vec4 v0000021754dd7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %load/vec4 v0000021754dd80e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021754dd7d20_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000021754dd73c0_0, 4, 5;
    %load/vec4 v0000021754dd7d20_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_21.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd71e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd7a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd7f00_0, 0;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v0000021754dd7d20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021754dd7d20_0, 0;
T_21.10 ;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd7f00_0, 0;
T_21.8 ;
    %load/vec4 v0000021754dd75a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.13, 9;
    %load/vec4 v0000021754dd7f00_0;
    %and;
T_21.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %load/vec4 v0000021754dd7320_0;
    %load/vec4 v0000021754dd7dc0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v0000021754dd7e60_0, 0;
    %load/vec4 v0000021754dd7dc0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_21.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd75a0_0, 0;
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v0000021754dd7dc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021754dd7dc0_0, 0;
T_21.15 ;
T_21.11 ;
    %jmp T_21.6;
T_21.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd71e0_0, 0;
T_21.6 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021754cfcf80;
T_22 ;
    %end;
    .thread T_22;
    .scope S_0000021754cfcf80;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021754dd82c0_0, 0, 32;
T_23.0 ;
    %load/vec4 v0000021754dd82c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0000021754dd82c0_0;
    %muli 8, 0, 32;
    %pushi/vec4 16, 0, 32;
    %div/s;
    %pad/s 3;
    %ix/getv/s 4, v0000021754dd82c0_0;
    %store/vec4a v0000021754dd8b80, 4, 0;
    %load/vec4 v0000021754dd82c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754dd82c0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .thread T_23;
    .scope S_0000021754cfcf80;
T_24 ;
    %wait E_0000021754d657d0;
    %load/vec4 v0000021754dd8a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000021754dd7c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd85e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd8f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd9080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021754dd87c0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0000021754dd8680_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd8f40_0, 0;
    %load/vec4 v0000021754dd8c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.4, 9;
    %load/vec4 v0000021754dd9080_0;
    %nor/r;
    %and;
T_24.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd9080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd85e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021754dd87c0_0, 0;
    %load/vec4 v0000021754dd8cc0_0;
    %assign/vec4 v0000021754dd8680_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0000021754dd9080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %load/vec4 v0000021754dd8680_0;
    %load/vec4 v0000021754dd87c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000021754dd8b80, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021754dd87c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021754dd7c80_0, 4, 5;
    %load/vec4 v0000021754dd87c0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_24.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd9080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd85e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dd8f40_0, 0;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0000021754dd87c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021754dd87c0_0, 0;
T_24.8 ;
    %jmp T_24.6;
T_24.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dd85e0_0, 0;
T_24.6 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000021754dd9830;
T_25 ;
    %end;
    .thread T_25;
    .scope S_0000021754dd9830;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021754ddac00_0, 0, 32;
T_26.0 ;
    %load/vec4 v0000021754ddac00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.1, 5;
    %load/vec4 v0000021754ddac00_0;
    %muli 8, 0, 32;
    %pushi/vec4 32, 0, 32;
    %div/s;
    %pad/s 3;
    %ix/getv/s 4, v0000021754ddac00_0;
    %store/vec4a v0000021754ddb240, 4, 0;
    %load/vec4 v0000021754ddac00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021754ddac00_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .thread T_26;
    .scope S_0000021754dd9830;
T_27 ;
    %wait E_0000021754d657d0;
    %load/vec4 v0000021754ddb060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000021754ddc0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dda980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754ddb600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dda2a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021754ddb6a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0000021754dda340_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754ddb600_0, 0;
    %load/vec4 v0000021754ddb9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.4, 9;
    %load/vec4 v0000021754dda2a0_0;
    %nor/r;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dda2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754dda980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021754ddb6a0_0, 0;
    %load/vec4 v0000021754dda7a0_0;
    %assign/vec4 v0000021754dda340_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0000021754dda2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %load/vec4 v0000021754dda340_0;
    %load/vec4 v0000021754ddb6a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021754ddb240, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021754ddb6a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021754ddc0a0_0, 4, 5;
    %load/vec4 v0000021754ddb6a0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_27.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dda2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dda980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021754ddb600_0, 0;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0000021754ddb6a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000021754ddb6a0_0, 0;
T_27.8 ;
    %jmp T_27.6;
T_27.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021754dda980_0, 0;
T_27.6 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000021754d530f0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021754dda3e0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0000021754d530f0;
T_29 ;
    %delay 5000, 0;
    %load/vec4 v0000021754dda3e0_0;
    %inv;
    %store/vec4 v0000021754dda3e0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0000021754d530f0;
T_30 ;
    %vpi_call/w 3 53 "$dumpfile", "vcd/interfaces_integration_tb.vcd" {0 0 0};
    %vpi_call/w 3 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021754d530f0 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0000021754d530f0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021754ddaa20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021754dda5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021754ddbe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021754ddad40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021754ddb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021754ddb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021754ddb920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021754ddaf20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021754dda840_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_31.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.1, 5;
    %jmp/1 T_31.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021754d62690;
    %jmp T_31.0;
T_31.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021754dda840_0, 0, 1;
    %alloc S_0000021754d6c2f0;
    %fork TD_interfaces_integration_tb.check_loader_and_sampler, S_0000021754d6c2f0;
    %join;
    %free S_0000021754d6c2f0;
    %alloc S_0000021754d076d0;
    %fork TD_interfaces_integration_tb.check_vector_sigmoid_and_mappers, S_0000021754d076d0;
    %join;
    %free S_0000021754d076d0;
    %load/vec4 v0000021754ddaa20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.2, 4;
    %vpi_call/w 3 339 "$display", "\012=== Interface integration test PASSED ===" {0 0 0};
    %jmp T_31.3;
T_31.2 ;
    %vpi_call/w 3 341 "$display", "\012*** Interface integration test FAILED (%0d mismatches) ***", v0000021754ddaa20_0 {0 0 0};
    %vpi_call/w 3 342 "$fatal" {0 0 0};
T_31.3 ;
    %delay 50000, 0;
    %vpi_call/w 3 346 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb\interfaces_integration_tb.v";
    "src\interfaces\pixel_serial_loader.v";
    "src\fifo\sync_fifo.v";
    "src\interfaces\frame_sampler.v";
    "src\interfaces\vector_expander.v";
    "src\interfaces\vector_sigmoid.v";
    "src\interfaces\sigmoid_approx.v";
    "src\interfaces\vector_upsampler.v";
