[{"DBLP title": "Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops.", "DBLP authors": ["Myint Wai Phyu", "Kangkang Fu", "Wang Ling Goh", "Kiat Seng Yeo"], "year": 2011, "MAG papers": [{"PaperId": 2039473024, "PaperTitle": "power efficient explicit pulsed dual edge triggered sense amplifier flip flops", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 65, "Affiliations": [null, "nanyang technological university", "nanyang technological university", null]}], "source": "ES"}, {"DBLP title": "Quasi-Static Voltage Scaling for Energy Minimization With Time Constraints.", "DBLP authors": ["Alexandru Andrei", "Petru Eles", "Olivera Jovanovic", "Marcus T. Schmitz", "Jens Ogniewski", "Zebo Peng"], "year": 2011, "MAG papers": [{"PaperId": 2084309647, "PaperTitle": "quasi static voltage scaling for energy minimization with time constraints", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["linkoping university", "ericsson", "linkoping university", "bosch", "linkoping university", null]}], "source": "ES"}, {"DBLP title": "SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage.", "DBLP authors": ["Saibal Mukhopadhyay", "Rahul M. Rao", "Jae-Joon Kim", "Ching-Te Chuang"], "year": 2011, "MAG papers": [{"PaperId": 1995329733, "PaperTitle": "sram write ability improvement with transient negative bit line voltage", "Year": 2011, "CitationCount": 43, "EstimatedCitation": 63, "Affiliations": ["georgia institute of technology", "national chiao tung university", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Efficient Pattern Matching Algorithm for Memory Architecture.", "DBLP authors": ["Cheng-Hung Lin", "Shih-Chieh Chang"], "year": 2011, "MAG papers": [{"PaperId": 2048618031, "PaperTitle": "efficient pattern matching algorithm for memory architecture", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["national taiwan normal university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A New Compact SD2 Positive Integer Triangular Array Division Circuit.", "DBLP authors": ["Marco D. Santambrogio", "Renato Stefanelli"], "year": 2011, "MAG papers": [{"PaperId": 2070850581, "PaperTitle": "a new compact sd2 positive integer triangular array division circuit", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications.", "DBLP authors": ["Jiun-Ping Wang", "Shiann-Rong Kuang", "Shish-Chang Liang"], "year": 2011, "MAG papers": [{"PaperId": 2087670726, "PaperTitle": "high accuracy fixed width modified booth multipliers for lossy applications", "Year": 2011, "CitationCount": 59, "EstimatedCitation": 88, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "A 470-\u00b5W 5-GHz Digitally Controlled Injection-Locked Multi-Modulus Frequency Divider With an In-Phase Dual-Input Injection Scheme.", "DBLP authors": ["Joonhee Lee", "Sunghyun Park", "SeongHwan Cho"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design.", "DBLP authors": ["Ian Kuon", "Jonathan Rose"], "year": 2011, "MAG papers": [{"PaperId": 2007109372, "PaperTitle": "exploring area and delay tradeoffs in fpgas with architecture and automated transistor design", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields.", "DBLP authors": ["Mehran Mozaffari Kermani", "Arash Reyhani-Masoleh"], "year": 2011, "MAG papers": [{"PaperId": 2169957670, "PaperTitle": "a lightweight high performance fault detection scheme for the advanced encryption standard using composite fields", "Year": 2011, "CitationCount": 58, "EstimatedCitation": 84, "Affiliations": ["university of western ontario", "university of western ontario"]}], "source": "ES"}, {"DBLP title": "Accurate Timing and Noise Analysis of Combinational and Sequential Logic Cells Using Current Source Modeling.", "DBLP authors": ["Shahin Nazarian", "Hanif Fatemi", "Massoud Pedram"], "year": 2011, "MAG papers": [{"PaperId": 2053853976, "PaperTitle": "accurate timing and noise analysis of combinational and sequential logic cells using current source modeling", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of southern california", "synopsys", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Location Cache Design and Performance Analysis for Chip Multiprocessors.", "DBLP authors": ["Jason Nemeth", "Rui Min", "Wen-Ben Jone", "Yiming Hu"], "year": 2011, "MAG papers": [{"PaperId": 2089743560, "PaperTitle": "location cache design and performance analysis for chip multiprocessors", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, "ask com", "university of cincinnati", "university of cincinnati"]}], "source": "ES"}, {"DBLP title": "A Novel Asynchronous Pixel for an Energy Harvesting CMOS Image Sensor.", "DBLP authors": ["Chao Shi", "Man Kay Law", "Amine Bermak"], "year": 2011, "MAG papers": [{"PaperId": 2075120276, "PaperTitle": "a novel asynchronous pixel for an energy harvesting cmos image sensor", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "CDelta IDDQ : Improving Current-Based Testing and Diagnosis Through Modified Test Pattern Generation.", "DBLP authors": ["Claude Thibeault", "Yassine Hariri"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Fixed-State Tests for Delay Faults in Scan Designs.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "MAG papers": [{"PaperId": 2026419843, "PaperTitle": "fixed state tests for delay faults in scan designs", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["purdue university", "university of iowa"]}], "source": "ES"}, {"DBLP title": "Fast Computation of Discharge Current Upper Bounds for Clustered Power Gating.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2011, "MAG papers": [{"PaperId": 2087748293, "PaperTitle": "fast computation of discharge current upper bounds for clustered power gating", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Multi-Threshold Voltage FinFET Sequential Circuits.", "DBLP authors": ["Sherif A. Tawfik", "Volkan Kursun"], "year": 2011, "MAG papers": [{"PaperId": 1977413415, "PaperTitle": "multi threshold voltage finfet sequential circuits", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["hong kong university of science and technology", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Channel Estimator and Aliasing Canceller for Equalizing and Decoding Non-Cyclic Prefixed Single-Carrier Block Transmission via MIMO-OFDM Modem.", "DBLP authors": ["Shau-Yu Cheng", "Chueh-An Tsai", "Terng-Yin Hsu"], "year": 2011, "MAG papers": [{"PaperId": 2040219680, "PaperTitle": "channel estimator and aliasing canceller for equalizing and decoding non cyclic prefixed single carrier block transmission via mimo ofdm modem", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Reconfigurable SRAM Architecture With Spatial Voltage Scaling for Low Power Mobile Multimedia Applications.", "DBLP authors": ["Minki Cho", "Jason Schlessman", "Wayne H. Wolf", "Saibal Mukhopadhyay"], "year": 2011, "MAG papers": [{"PaperId": 2033342648, "PaperTitle": "reconfigurable sram architecture with spatial voltage scaling for low power mobile multimedia applications", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "princeton university", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A Low-Jitter ADPLL via a Suppressive Digital Filter and an Interpolation-Based Locking Scheme.", "DBLP authors": ["Hsuan-Jung Hsu", "Shi-Yu Huang"], "year": 2011, "MAG papers": [{"PaperId": 2014849399, "PaperTitle": "a low jitter adpll via a suppressive digital filter and an interpolation based locking scheme", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A 1 GHz Equiripple Low-Pass Filter With a High-Speed Automatic Tuning Scheme.", "DBLP authors": ["Tien-Yu Lo", "Chung-Chih Hung"], "year": 2011, "MAG papers": [{"PaperId": 2169613128, "PaperTitle": "a 1 ghz equiripple low pass filter with a high speed automatic tuning scheme", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["mediatek", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Analytical Soft Error Models Accounting for Die-to-Die and Within-Die Variations in Sub-Threshold SRAM Cells.", "DBLP authors": ["Hassan Mostafa", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2011, "MAG papers": [{"PaperId": 2151966987, "PaperTitle": "analytical soft error models accounting for die to die and within die variations in sub threshold sram cells", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of waterloo", "university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM.", "DBLP authors": ["Anh-Tuan Do", "Zhi-Hui Kong", "Kiat Seng Yeo", "Jeremy Yung Shern Low"], "year": 2011, "MAG papers": [{"PaperId": 2115811012, "PaperTitle": "design and sensitivity analysis of a new current mode sense amplifier for low power sram", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Scheduling and Resource Binding Algorithm Considering Timing Variation.", "DBLP authors": ["Jongyoon Jung", "Taewhan Kim"], "year": 2011, "MAG papers": [{"PaperId": 2101075828, "PaperTitle": "scheduling and resource binding algorithm considering timing variation", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Simultaneous Scheduling, Allocation, Binding, Re-Ordering, and Encoding for Crosstalk Pattern Minimization During High-Level Synthesis.", "DBLP authors": ["Hariharan Sankaran", "Srinivas Katkoori"], "year": 2011, "MAG papers": [{"PaperId": 2127245662, "PaperTitle": "simultaneous scheduling allocation binding re ordering and encoding for crosstalk pattern minimization during high level synthesis", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of south florida", "synopsys"]}], "source": "ES"}, {"DBLP title": "Design and Optimization of Power-Gated Circuits With Autonomous Data Retention.", "DBLP authors": ["Jun Seomun", "Youngsoo Shin"], "year": 2011, "MAG papers": [{"PaperId": 2140331496, "PaperTitle": "design and optimization of power gated circuits with autonomous data retention", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Dynamic Characteristics of Power Gating During Mode Transition.", "DBLP authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "year": 2011, "MAG papers": [{"PaperId": 2156250437, "PaperTitle": "dynamic characteristics of power gating during mode transition", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of cincinnati", "university of cincinnati", "university of cincinnati"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Hardware Data Prefetching.", "DBLP authors": ["Yao Guo", "Pritish Narayanan", "Mahmoud A. Bennaser", "Saurabh Chheda", "Csaba Andras Moritz"], "year": 2011, "MAG papers": [{"PaperId": 2056377406, "PaperTitle": "energy efficient hardware data prefetching", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of massachusetts amherst", null, "university of massachusetts amherst", "kuwait university", "peking university"]}], "source": "ES"}, {"DBLP title": "A Robust Edge Encoding Technique for Energy-Efficient Multi-Cycle Interconnect.", "DBLP authors": ["Jae-sun Seo", "Himanshu Kaul", "Ram Krishnamurthy", "Dennis Sylvester", "David T. Blaauw"], "year": 2011, "MAG papers": [{"PaperId": 1990983030, "PaperTitle": "a robust edge encoding technique for energy efficient multi cycle interconnect", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of michigan", "university of michigan", "intel", "university of michigan", "intel"]}], "source": "ES"}, {"DBLP title": "Iris Biometrics for Embedded Systems.", "DBLP authors": ["Judith Liu-Jimenez", "Raul S\u00e1nchez-Reillo", "Belen Fernandez-Saavedra"], "year": 2011, "MAG papers": [{"PaperId": 2131388959, "PaperTitle": "iris biometrics for embedded systems", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["instituto de salud carlos iii", "instituto de salud carlos iii", "instituto de salud carlos iii"]}], "source": "ES"}, {"DBLP title": "The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources.", "DBLP authors": ["Ping Chen", "Andy Ye"], "year": 2011, "MAG papers": [{"PaperId": 2110681214, "PaperTitle": "the effect of multi bit correlation on the design of field programmable gate array routing resources", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["ryerson university", "ryerson university"]}], "source": "ES"}, {"DBLP title": "Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique.", "DBLP authors": ["Rakesh Gnana David Jeyasingh", "Navakanta Bhat", "Bharadwaj S. Amrutur"], "year": 2011, "MAG papers": [{"PaperId": 2166749966, "PaperTitle": "adaptive keeper design for dynamic logic circuits using rate sensing technique", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["indian institute of science", "stanford university", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding.", "DBLP authors": ["Cheng-Hung Lin", "Chun-Yu Chen", "An-Yeu Wu"], "year": 2011, "MAG papers": [{"PaperId": 2170300630, "PaperTitle": "area efficient scalable map processor design for high throughput multistandard convolutional turbo decoding", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Parallel and Scalable Transient Simulator for Power Grids via Waveform Relaxation (PTS-PWR).", "DBLP authors": ["Ramachandra Achar", "Michel S. Nakhla", "Harjot S. Dhindsa", "Arvind R. Sridhar", "Douglas Paul", "Natalie Nakhla"], "year": 2011, "MAG papers": [{"PaperId": 2105256465, "PaperTitle": "parallel and scalable transient simulator for power grids via waveform relaxation pts pwr", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["carleton university", "carleton university", "carleton university", "carleton university", "carleton university", "carleton university"]}], "source": "ES"}, {"DBLP title": "Input Necessary Assignments for Testing of Path Delay Faults in Standard-Scan Circuits.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "MAG papers": [{"PaperId": 2156685974, "PaperTitle": "input necessary assignments for testing of path delay faults in standard scan circuits", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["purdue university", "university of iowa"]}], "source": "ES"}, {"DBLP title": "Low Power Chien Search for BCH Decoder Using RT-Level Power Management.", "DBLP authors": ["Shu-Yi Wong", "Chunhong Chen", "Q. M. Jonathan Wu"], "year": 2011, "MAG papers": [{"PaperId": 2163307549, "PaperTitle": "low power chien search for bch decoder using rt level power management", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of windsor", "university of windsor", "university of windsor"]}], "source": "ES"}, {"DBLP title": "Efficient Delay and Crosstalk Modeling of RLC Interconnects Using Delay Algebraic Equations.", "DBLP authors": ["Sourajeet Roy", "Anestis Dounavis"], "year": 2011, "MAG papers": [{"PaperId": 2167801005, "PaperTitle": "efficient delay and crosstalk modeling of rlc interconnects using delay algebraic equations", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of western ontario", "university of western ontario"]}], "source": "ES"}, {"DBLP title": "Energy and Performance Models for Synchronous and Asynchronous Communication.", "DBLP authors": ["Kenneth S. Stevens", "Pankaj Golani", "Peter A. Beerel"], "year": 2011, "MAG papers": [{"PaperId": 2148786145, "PaperTitle": "energy and performance models for synchronous and asynchronous communication", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of southern california", "university of southern california", "university of utah"]}], "source": "ES"}, {"DBLP title": "Automating Design of Voltage Interpolation to Address Process Variations.", "DBLP authors": ["Kevin Brownell", "Ali Durlov Khan", "Gu-Yeon Wei", "David M. Brooks"], "year": 2011, "MAG papers": [{"PaperId": 2099401258, "PaperTitle": "automating design of voltage interpolation to address process variations", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["harvard university", "harvard university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "Information Theoretic Modeling and Analysis for Global Interconnects With Process Variations.", "DBLP authors": ["Stojan Z. Denic", "Bane V. Vasic", "Charalambos D. Charalambous", "Jifeng Chen", "Janet Meiling Wang"], "year": 2011, "MAG papers": [{"PaperId": 2161049917, "PaperTitle": "information theoretic modeling and analysis for global interconnects with process variations", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of arizona", "university of arizona", "university of arizona", "university of cyprus", "university of arizona"]}], "source": "ES"}, {"DBLP title": "Decoding-Aware Compression of FPGA Bitstreams.", "DBLP authors": ["Xiaoke Qin", "Chetan Muthry", "Prabhat Mishra"], "year": 2011, "MAG papers": [{"PaperId": 2149106173, "PaperTitle": "decoding aware compression of fpga bitstreams", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Matrix Codes for Reliable and Cost Efficient Memory Chips.", "DBLP authors": ["Costas Argyrides", "Dhiraj K. Pradhan", "Taskin Ko\u00e7ak"], "year": 2011, "MAG papers": [{"PaperId": 2103415152, "PaperTitle": "matrix codes for reliable and cost efficient memory chips", "Year": 2011, "CitationCount": 55, "EstimatedCitation": 83, "Affiliations": ["university of bristol", "bahcesehir university", "university of bristol"]}], "source": "ES"}, {"DBLP title": "High Performance and Area Efficient Flexible DSP Datapath Synthesis.", "DBLP authors": ["Sotirios Xydis", "George Economakos", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "year": 2011, "MAG papers": [{"PaperId": 1973862904, "PaperTitle": "high performance and area efficient flexible dsp datapath synthesis", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "FA-STAC: An Algorithmic Framework for Fast and Accurate Coupling Aware Static Timing Analysis.", "DBLP authors": ["Debasish Das", "Ahmed Shebaita", "Hai Zhou", "Yehea I. Ismail", "Kip Killpack"], "year": 2011, "MAG papers": [{"PaperId": 2162183896, "PaperTitle": "fa stac an algorithmic framework for fast and accurate coupling aware static timing analysis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ibm", "northwestern university", "northwestern university", "intel", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Reliability Analysis and Optimization of Power-Gated ICs.", "DBLP authors": ["Aida Todri", "Malgorzata Marek-Sadowska"], "year": 2011, "MAG papers": [{"PaperId": 2170525862, "PaperTitle": "reliability analysis and optimization of power gated ics", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california santa barbara", null]}], "source": "ES"}, {"DBLP title": "Row-Based Power-Gating: A Novel Sleep Transistor Insertion Methodology for Leakage Power Optimization in Nanometer CMOS Circuits.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2011, "MAG papers": [{"PaperId": 2097532420, "PaperTitle": "row based power gating a novel sleep transistor insertion methodology for leakage power optimization in nanometer cmos circuits", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM).", "DBLP authors": ["Wei Xu", "Hongbin Sun", "Xiaobin Wang", "Yiran Chen", "Tong Zhang"], "year": 2011, "MAG papers": [{"PaperId": 2108453702, "PaperTitle": "design of last level on chip cache using spin torque transfer ram stt ram", "Year": 2011, "CitationCount": 91, "EstimatedCitation": 121, "Affiliations": ["seagate technology", "rensselaer polytechnic institute", "seagate technology", "rensselaer polytechnic institute", "xi an jiaotong university"]}], "source": "ES"}, {"DBLP title": "Comprehensive Analysis and Control of Design Parameters for Power Gated Circuits.", "DBLP authors": ["Yongho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"], "year": 2011, "MAG papers": [{"PaperId": 2107461427, "PaperTitle": "comprehensive analysis and control of design parameters for power gated circuits", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "A VLSI Architecture and the FPGA Prototype for MPEG-2 Audio/Video Decoding.", "DBLP authors": ["Adam B. Kinsman", "Nicola Nicolici"], "year": 2011, "MAG papers": [{"PaperId": 2162128178, "PaperTitle": "a vlsi architecture and the fpga prototype for mpeg 2 audio video decoding", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["mcmaster university", "mcmaster university"]}], "source": "ES"}, {"DBLP title": "A Digitally Testable Sigma -Delta Modulator Using the Decorrelating Design-for-Digital-Testability.", "DBLP authors": ["Sheng-Chuan Liang", "Hao-Chiao Hong"], "year": 2011, "MAG papers": [{"PaperId": 2095772497, "PaperTitle": "a digitally testable sigma delta modulator using the decorrelating design for digital testability", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Runtime Resonance Noise Reduction with Current Prediction Enabled Frequency Actuator.", "DBLP authors": ["Yiyu Shi", "Jinjun Xiong", "Howard Chen", "Lei He"], "year": 2011, "MAG papers": [{"PaperId": 2107031546, "PaperTitle": "runtime resonance noise reduction with current prediction enabled frequency actuator", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california los angeles", "university of california los angeles", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "High-Speed Algorithms and Architectures for Range Reduction Computation.", "DBLP authors": ["Francisco J. Jaime", "M. A. S\u00e1nchez", "Javier Hormigo", "Julio Villalba", "Emilio L. Zapata"], "year": 2011, "MAG papers": [{"PaperId": 2027152680, "PaperTitle": "high speed algorithms and architectures for range reduction computation", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Effective Hybrid Test Program Development for Software-Based Self-Testing of Pipeline Processor Cores.", "DBLP authors": ["Tai-Hua Lu", "Chung-Ho Chen", "Kuen-Jong Lee"], "year": 2011, "MAG papers": [{"PaperId": 2170296906, "PaperTitle": "effective hybrid test program development for software based self testing of pipeline processor cores", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals.", "DBLP authors": ["Ling Zhang", "Yulei Zhang", "Hongyu Chen", "Bo Yao", "Kevin Hamilton", "Chung-Kuan Cheng"], "year": 2011, "MAG papers": [{"PaperId": 2156891695, "PaperTitle": "on chip interconnect analysis of performance and energy metrics under different design goals", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california san diego", "mentor graphics", "university of california san diego", "university of california san diego", "university of california san diego", "synopsys"]}], "source": "ES"}, {"DBLP title": "A Dual-Shader 3-D Graphics Processor With Fast 4-D Vector Inner Product Units and Power-Aware Texture Cache.", "DBLP authors": ["Jae-Sung Yoon", "Chang-Hyo Yu", "Donghyun Kim", "Lee-Sup Kim"], "year": 2011, "MAG papers": [{"PaperId": 2101812497, "PaperTitle": "a dual shader 3 d graphics processor with fast 4 d vector inner product units and power aware texture cache", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["kaist", "qualcomm", "kaist", "samsung"]}], "source": "ES"}, {"DBLP title": "A CMOS Image Sensor With On-Chip Image Compression Based on Predictive Boundary Adaptation and Memoryless QTD Algorithm.", "DBLP authors": ["Shoushun Chen", "Amine Bermak", "Yan Wang"], "year": 2011, "MAG papers": [{"PaperId": 2097622830, "PaperTitle": "a cmos image sensor with on chip image compression based on predictive boundary adaptation and memoryless qtd algorithm", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 57, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Efficient CODEC Designs for Crosstalk Avoidance Codes Based on Numeral Systems.", "DBLP authors": ["Xuebin Wu", "Zhiyuan Yan"], "year": 2011, "MAG papers": [{"PaperId": 2148691930, "PaperTitle": "efficient codec designs for crosstalk avoidance codes based on numeral systems", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["lehigh university", "lehigh university"]}], "source": "ES"}, {"DBLP title": "Embedded Debug Architecture for Bypassing Blocking Bugs During Post-Silicon Validation.", "DBLP authors": ["Ehab Anis Daoud", "Nicola Nicolici"], "year": 2011, "MAG papers": [{"PaperId": 2161122532, "PaperTitle": "embedded debug architecture for bypassing blocking bugs during post silicon validation", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["mcmaster university", "mcmaster university"]}], "source": "ES"}, {"DBLP title": "An On-Chip AHB Bus Tracer With Real-Time Compression and Dynamic Multiresolution Supports for SoC.", "DBLP authors": ["Fu-Ching Yang", "Yi-Ting Lin", "Chung-Fu Kao", "Ing-Jer Huang"], "year": 2011, "MAG papers": [{"PaperId": 2129562552, "PaperTitle": "an on chip ahb bus tracer with real time compression and dynamic multiresolution supports for soc", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "A Synchronous 50% Duty-Cycle Clock Generator in 0.35- \u03bc m CMOS.", "DBLP authors": ["Tsung-Hsien Lin", "Chao-Ching Chi", "Wei-Hao Chiu", "Yu-Hsiang Huang"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "A Digitally-Calibrated Phase-Locked Loop With Supply Sensitivity Suppression.", "DBLP authors": ["Shih-Yuan Kao", "Shen-Iuan Liu"], "year": 2011, "MAG papers": [{"PaperId": 2120831518, "PaperTitle": "a digitally calibrated phase locked loop with supply sensitivity suppression", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits.", "DBLP authors": ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2011, "MAG papers": [{"PaperId": 2160047208, "PaperTitle": "adaptive techniques for overcoming performance degradation due to aging in cmos circuits", "Year": 2011, "CitationCount": 54, "EstimatedCitation": 83, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques.", "DBLP authors": ["Yu Wang", "Xiaoming Chen", "Wenping Wang", "Yu Cao", "Yuan Xie", "Huazhong Yang"], "year": 2011, "MAG papers": [{"PaperId": 2110527999, "PaperTitle": "leakage power and circuit aging cooptimization by gate replacement techniques", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 64, "Affiliations": ["arizona state university", "tsinghua university", "tsinghua university", "arizona state university", "tsinghua university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Built-In Functional Tests for Silicon Validation and System Integration of Telecom SoC Designs.", "DBLP authors": ["Yuejian Wu", "Sandy Thomson", "Dale Mutcher", "Eric Hall"], "year": 2011, "MAG papers": [{"PaperId": 2104085195, "PaperTitle": "built in functional tests for silicon validation and system integration of telecom soc designs", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["nortel", "nortel", "nortel", "nortel"]}], "source": "ES"}, {"DBLP title": "Floorplanning Considering IR Drop in Multiple Supply Voltages Island Designs.", "DBLP authors": ["Qiang Zhou", "Jin Shi", "Bin Liu", "Yici Cai"], "year": 2011, "MAG papers": [{"PaperId": 2132360363, "PaperTitle": "floorplanning considering ir drop in multiple supply voltages island designs", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies.", "DBLP authors": ["Nauman H. Khan", "Syed M. Alam", "Soha Hassoun"], "year": 2011, "MAG papers": [{"PaperId": 2112890389, "PaperTitle": "power delivery design for 3 d ics using different through silicon via tsv technologies", "Year": 2011, "CitationCount": 87, "EstimatedCitation": 134, "Affiliations": ["tufts university", null, "tufts university"]}], "source": "ES"}, {"DBLP title": "A 1-V, 16.9 ppm/ $^{\\circ}$ C, 250 nA Switched-Capacitor CMOS Voltage Reference.", "DBLP authors": ["Chun-Yu Hsieh", "Hong-Wei Huang", "Ke-Horng Chen"], "year": 2011, "MAG papers": [{"PaperId": 2147646773, "PaperTitle": "a 1 v 16 9 ppm circ c 250 na switched capacitor cmos voltage reference", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["national chiao tung university", null, "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A Multi-Granularity Power Modeling Methodology for Embedded Processors.", "DBLP authors": ["Young-Hwan Park", "Sudeep Pasricha", "Fadi J. Kurdahi", "Nikil D. Dutt"], "year": 2011, "MAG papers": [{"PaperId": 2125018715, "PaperTitle": "a multi granularity power modeling methodology for embedded processors", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["samsung", "colorado state university", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Modeling and Synthesis of Asynchronous Pipelines.", "DBLP authors": ["Chong-Fatt Law", "Bah-Hwee Gwee", "Joseph Sylvester Chang"], "year": 2011, "MAG papers": [{"PaperId": 2156828141, "PaperTitle": "modeling and synthesis of asynchronous pipelines", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "A Goldschmidt Division Method With Faster Than Quadratic Convergence.", "DBLP authors": ["Inwook Kong", "Earl E. Swartzlander Jr."], "year": 2011, "MAG papers": [{"PaperId": 2129092784, "PaperTitle": "a goldschmidt division method with faster than quadratic convergence", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor.", "DBLP authors": ["Jaehyouk Choi", "Stephen T. Kim", "Woonyun Kim", "Kwan-Woo Kim", "Kyutae Lim", "Joy Laskar"], "year": 2011, "MAG papers": [{"PaperId": 2141485980, "PaperTitle": "a low power and wide range programmable clock generator with a high multiplication factor", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Experimental 5-GHz RF Frontends for Ultra-Low-Voltage and Ultra-Low-Power Operations.", "DBLP authors": ["Hsieh-Hung Hsieh", "Huan-Sheng Chen", "Ping-Hsi Hung", "Liang-Hung Lu"], "year": 2011, "MAG papers": [{"PaperId": 2149541910, "PaperTitle": "experimental 5 ghz rf frontends for ultra low voltage and ultra low power operations", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree.", "DBLP authors": ["Yuan-Ho Chen", "Tsin-Yuan Chang", "Chung-Yi Li"], "year": 2011, "MAG papers": [{"PaperId": 2125791563, "PaperTitle": "high throughput da based dct with high accuracy error compensated adder tree", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Landauer Clocking for Magnetic Cellular Automata (MCA) Arrays.", "DBLP authors": ["Anita Kumari", "Sanjukta Bhanja"], "year": 2011, "MAG papers": [{"PaperId": 2122680663, "PaperTitle": "landauer clocking for magnetic cellular automata mca arrays", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of south florida", "university of south florida"]}], "source": "ES"}, {"DBLP title": "CMOS Full-Adders for Energy-Efficient Arithmetic Applications.", "DBLP authors": ["Mariano Aguirre-Hernandez", "M\u00f3nico Linares Aranda"], "year": 2011, "MAG papers": [{"PaperId": 2131107384, "PaperTitle": "cmos full adders for energy efficient arithmetic applications", "Year": 2011, "CitationCount": 119, "EstimatedCitation": 224, "Affiliations": [null, "intel"]}], "source": "ES"}, {"DBLP title": "Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I - Methodology and Design Strategies.", "DBLP authors": ["Massimo Alioto", "Elio Consoli", "Gaetano Palumbo"], "year": 2011, "MAG papers": [{"PaperId": 2113735631, "PaperTitle": "analysis and comparison in the energy delay area domain of nanometer cmos flip flops part i methodology and design strategies", "Year": 2011, "CitationCount": 61, "EstimatedCitation": 95, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part II - Results and Figures of Merit.", "DBLP authors": ["Massimo Alioto", "Elio Consoli", "Gaetano Palumbo"], "year": 2011, "MAG papers": [{"PaperId": 2141881829, "PaperTitle": "analysis and comparison in the energy delay area domain of nanometer cmos flip flops part ii results and figures of merit", "Year": 2011, "CitationCount": 49, "EstimatedCitation": 75, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Comparative Evaluation of Layout Density in 3T, 4T, and MT FinFET Standard Cells.", "DBLP authors": ["Massimo Alioto"], "year": 2011, "MAG papers": [{"PaperId": 2096562756, "PaperTitle": "comparative evaluation of layout density in 3t 4t and mt finfet standard cells", "Year": 2011, "CitationCount": 49, "EstimatedCitation": 71, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Ground Bouncing Noise Suppression Techniques for Data Preserving Sequential MTCMOS Circuits.", "DBLP authors": ["Hailong Jiao", "Volkan Kursun"], "year": 2011, "MAG papers": [{"PaperId": 2017195727, "PaperTitle": "ground bouncing noise suppression techniques for data preserving sequential mtcmos circuits", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Multi-Layer Interdigitated Power Distribution Networks.", "DBLP authors": ["Renatas Jakushokas", "Eby G. Friedman"], "year": 2011, "MAG papers": [{"PaperId": 2137339855, "PaperTitle": "multi layer interdigitated power distribution networks", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "An Array-Based Test Circuit for Fully Automated Gate Dielectric Breakdown Characterization.", "DBLP authors": ["John Keane", "Shrinivas Venkatraman", "Paulo F. Butzen", "Chris H. Kim"], "year": 2011, "MAG papers": [{"PaperId": 2109013656, "PaperTitle": "an array based test circuit for fully automated gate dielectric breakdown characterization", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of minnesota", "university of rio grande", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "High Performance Phylogenetic Analysis With Maximum Parsimony on Reconfigurable Hardware.", "DBLP authors": ["Server Kasap", "Khaled Benkrid"], "year": 2011, "MAG papers": [{"PaperId": 2099748572, "PaperTitle": "high performance phylogenetic analysis with maximum parsimony on reconfigurable hardware", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective.", "DBLP authors": ["Subho Chatterjee", "Mitchelle Rasquinha", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "year": 2011, "MAG papers": [{"PaperId": 2142571770, "PaperTitle": "a scalable design methodology for energy minimization of sttram a circuit and architecture perspective", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Energy-Aware Interconnect Resource Reduction Through Buffer Access Manipulation for Data-Centric Applications.", "DBLP authors": ["Woohyung Chun", "Sungroh Yoon", "Sangjin Hong"], "year": 2011, "MAG papers": [{"PaperId": 2132001974, "PaperTitle": "energy aware interconnect resource reduction through buffer access manipulation for data centric applications", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["stony brook university", "korea university", "stony brook university"]}], "source": "ES"}, {"DBLP title": "Multilevel Power Optimization of Pipelined A/D Converters.", "DBLP authors": ["Jintae Kim", "S. Limotyrakis", "Chih-Kong Ken Yang"], "year": 2011, "MAG papers": [{"PaperId": 2164280280, "PaperTitle": "multilevel power optimization of pipelined a d converters", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of california los angeles", "university of california los angeles", null]}], "source": "ES"}, {"DBLP title": "Fast Waveform Estimation (FWE) for Timing Analysis.", "DBLP authors": ["Jingye Xu", "Masud H. Chowdhury"], "year": 2011, "MAG papers": [{"PaperId": 2120267407, "PaperTitle": "fast waveform estimation fwe for timing analysis", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of illinois at chicago", "university of illinois at chicago"]}], "source": "ES"}, {"DBLP title": "A Fast Locking All-Digital Phase-Locked Loop via Feed-Forward Compensation Technique.", "DBLP authors": ["Xin Chen", "Jun Yang", "Longxing Shi"], "year": 2011, "MAG papers": [{"PaperId": 2152856317, "PaperTitle": "a fast locking all digital phase locked loop via feed forward compensation technique", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["southeast university", "southeast university", "southeast university"]}], "source": "ES"}, {"DBLP title": "A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design.", "DBLP authors": ["Rajiv V. Joshi", "Rouwaida Kanj", "Vinod Ramadurai"], "year": 2011, "MAG papers": [{"PaperId": 2155475483, "PaperTitle": "a novel column decoupled 8t cell for low power differential and domino based sram design", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "A Compact Hybrid Current/Voltage Sense Amplifier With Offset Cancellation for High-Speed SRAMs.", "DBLP authors": ["Mohammad Sharifkhani", "E. Rahiminejad", "Shah M. Jahinuzzaman", "Manoj Sachdev"], "year": 2011, "MAG papers": [{"PaperId": 2115376510, "PaperTitle": "a compact hybrid current voltage sense amplifier with offset cancellation for high speed srams", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["concordia university wisconsin", "university of waterloo", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "Architecture Design and Implementation of the Metric First List Sphere Detector Algorithm.", "DBLP authors": ["Markus Myllyl\u00e4", "Joseph R. Cavallaro", "Markku J. Juntti"], "year": 2011, "MAG papers": [{"PaperId": 2103526044, "PaperTitle": "architecture design and implementation of the metric first list sphere detector algorithm", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of oulu", "university of oulu", "rice university"]}], "source": "ES"}, {"DBLP title": "A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors.", "DBLP authors": ["Sheng Lin", "Yong-Bin Kim", "Fabrizio Lombardi"], "year": 2011, "MAG papers": [{"PaperId": 2142386325, "PaperTitle": "a 11 transistor nanoscale cmos memory cell for hardening to soft errors", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["northeastern university", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Efficient Package Pin-Out Planning With System Interconnects Optimization for Package-Board Codesign.", "DBLP authors": ["Ren-Jie Lee", "Hung-Ming Chen"], "year": 2011, "MAG papers": [{"PaperId": 2152373611, "PaperTitle": "efficient package pin out planning with system interconnects optimization for package board codesign", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "An Enhanced Canary-Based System With BIST for SRAM Standby Power Reduction.", "DBLP authors": ["Jiajing Wang", "A. Hoefler", "Benton H. Calhoun"], "year": 2011, "MAG papers": [{"PaperId": 2132250356, "PaperTitle": "an enhanced canary based system with bist for sram standby power reduction", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of virginia", "freescale semiconductor", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Design of Sequential Elements for Low Power Clocking System.", "DBLP authors": ["Peiyi Zhao", "Jason McNeely", "Weidong Kuang", "Nan Wang", "Zhongfeng Wang"], "year": 2011, "MAG papers": [{"PaperId": 2120044993, "PaperTitle": "design of sequential elements for low power clocking system", "Year": 2011, "CitationCount": 48, "EstimatedCitation": 92, "Affiliations": ["broadcom", "chapman university", "university of louisiana at lafayette", "university of louisiana at lafayette", "university of texas pan american"]}], "source": "ES"}, {"DBLP title": "Placement for Immunity of Transient Faults in Cell-Based Design of Nanometer Circuits.", "DBLP authors": ["Koustav Bhattacharya", "N. Ranganathan"], "year": 2011, "MAG papers": [{"PaperId": 2130667716, "PaperTitle": "placement for immunity of transient faults in cell based design of nanometer circuits", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of south florida", "university of south florida"]}], "source": "ES"}, {"DBLP title": "A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video.", "DBLP authors": ["H.-C. Kuo", "L.-C. Wu", "H.-T. Huang", "S.-T. Hsu", "Y.-L. Lin"], "year": 2011, "MAG papers": [{"PaperId": 2158561093, "PaperTitle": "a low power high performance h 264 avc intra frame encoder for 1080phd video", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A Novel Pixel Design for AM-OLED Displays Using Nanocrystalline Silicon TFTs.", "DBLP authors": ["C.-W. Lin", "M. C.-T. Chao", "Y.-S. Huang"], "year": 2011, "MAG papers": [{"PaperId": 2119898984, "PaperTitle": "a novel pixel design for am oled displays using nanocrystalline silicon tfts", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national chiao tung university", null, "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A Fully Integrated Architecture for Fast and Accurate Programming of Floating Gates Over Six Decades of Current.", "DBLP authors": ["Arindam Basu", "Paul E. Hasler"], "year": 2011, "MAG papers": [{"PaperId": 2115129967, "PaperTitle": "a fully integrated architecture for fast and accurate programming of floating gates over six decades of current", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A Dynamic Longest Prefix Matching Content Addressable Memory for IP Routing.", "DBLP authors": ["Satendra Kumar Maurya", "Lawrence T. Clark"], "year": 2011, "MAG papers": [{"PaperId": 2117207900, "PaperTitle": "a dynamic longest prefix matching content addressable memory for ip routing", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Autonomous, Multilevel Ring Tuning Scheme for Post-Silicon Active Clock Deskewing Over Intra-Die Variations.", "DBLP authors": ["J. G. Mueller", "Resve A. Saleh"], "year": 2011, "MAG papers": [{"PaperId": 2165112251, "PaperTitle": "autonomous multilevel ring tuning scheme for post silicon active clock deskewing over intra die variations", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Statistical Modeling and Simulation of Threshold Variation Under Random Dopant Fluctuations and Line-Edge Roughness.", "DBLP authors": ["Y. Ye", "F. Liu", "M. Chen", "S. Nassif", "Y. Cao"], "year": 2011, "MAG papers": [{"PaperId": 2015723387, "PaperTitle": "statistical modeling and simulation of threshold variation under random dopant fluctuations and line edge roughness", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 79, "Affiliations": ["arizona state university", "arizona state university", "ibm", "ibm", "arizona state university"]}], "source": "ES"}, {"DBLP title": "On Reducing Hidden Redundant Memory Accesses for DSP Applications.", "DBLP authors": ["M. Wang", "Zili Shao", "J. Xue"], "year": 2011, "MAG papers": [{"PaperId": 2132055471, "PaperTitle": "on reducing hidden redundant memory accesses for dsp applications", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "A Dedicated Monitoring Infrastructure for Multicore Processors.", "DBLP authors": ["Jia Zhao", "Sailaja Madduri", "Ramakrishna Vadlamani", "Wayne Burleson", "Russell Tessier"], "year": 2011, "MAG papers": [{"PaperId": 2144376171, "PaperTitle": "a dedicated monitoring infrastructure for multicore processors", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["intel", "university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst", "qualcomm"]}], "source": "ES"}, {"DBLP title": "A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic.", "DBLP authors": ["Saleh Abdel-Hafeez", "Ann Gordon-Ross"], "year": 2011, "MAG papers": [{"PaperId": 2124075479, "PaperTitle": "a digital cmos parallel counter architecture based on state look ahead logic", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["jordan university of science and technology", "university of florida"]}], "source": "ES"}, {"DBLP title": "A Flexible Parallel Hardware Architecture for AdaBoost-Based Real-Time Object Detection.", "DBLP authors": ["Christos Kyrkou", "Theocharis Theocharides"], "year": 2011, "MAG papers": [{"PaperId": 2123472193, "PaperTitle": "a flexible parallel hardware architecture for adaboost based real time object detection", "Year": 2011, "CitationCount": 55, "EstimatedCitation": 76, "Affiliations": ["university of cyprus", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "Design Optimizations for Tiled Partially Reconfigurable Systems.", "DBLP authors": ["Markus Koester", "Wayne Luk", "Jens Hagemeyer", "Mario Porrmann", "Ulrich R\u00fcckert"], "year": 2011, "MAG papers": [{"PaperId": 2154002295, "PaperTitle": "design optimizations for tiled partially reconfigurable systems", "Year": 2011, "CitationCount": 48, "EstimatedCitation": 70, "Affiliations": ["imperial college london", "bielefeld university", "university of paderborn", "university of paderborn", "imperial college london"]}], "source": "ES"}, {"DBLP title": "EGRA: A Coarse Grained Reconfigurable Architectural Template.", "DBLP authors": ["Giovanni Ansaloni", "Paolo Bonzini", "Laura Pozzi"], "year": 2011, "MAG papers": [{"PaperId": 2117385926, "PaperTitle": "egra a coarse grained reconfigurable architectural template", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 87, "Affiliations": ["university of lugano", "university of lugano", "university of lugano"]}], "source": "ES"}, {"DBLP title": "A Distributed Filter Within a Switching Converter for Application to 3-D Integrated Circuits.", "DBLP authors": ["Jonathan Rosenfeld", "Eby G. Friedman"], "year": 2011, "MAG papers": [{"PaperId": 2162426416, "PaperTitle": "a distributed filter within a switching converter for application to 3 d integrated circuits", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Robust Two-Phase RZ Asynchronous SoC Interconnects.", "DBLP authors": ["Muhammad E. S. Elrabaa"], "year": 2011, "MAG papers": [{"PaperId": 2125949083, "PaperTitle": "robust two phase rz asynchronous soc interconnects", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["king fahd university of petroleum and minerals"]}], "source": "ES"}, {"DBLP title": "An Accumulator - Based Test-Per-Clock Scheme.", "DBLP authors": ["Dimitris Magos", "Ioannis Voyiatzis", "Steffen Tarnick"], "year": 2011, "MAG papers": [{"PaperId": 2169754435, "PaperTitle": "an accumulator based test per clock scheme", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "On Functional Broadside Tests With Functional Propagation Conditions.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "MAG papers": [{"PaperId": 2159498927, "PaperTitle": "on functional broadside tests with functional propagation conditions", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of iowa", "purdue university"]}], "source": "ES"}, {"DBLP title": "A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes.", "DBLP authors": ["Sangmin Kim", "Gerald E. Sobelman", "Hanho Lee"], "year": 2011, "MAG papers": [{"PaperId": 2113130401, "PaperTitle": "a reduced complexity architecture for ldpc layered decoding schemes", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["university of minnesota", "inha university", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Broadside and Functional Broadside Tests for Partial-Scan Circuits.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "MAG papers": [{"PaperId": 2159201495, "PaperTitle": "broadside and functional broadside tests for partial scan circuits", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["purdue university", "university of iowa"]}], "source": "ES"}, {"DBLP title": "Static Test Data Volume Reduction Using Complementation or Modulo- M Addition.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "MAG papers": [{"PaperId": 2135172861, "PaperTitle": "static test data volume reduction using complementation or modulo m addition", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of iowa", "purdue university"]}], "source": "ES"}, {"DBLP title": "A Low-Power and Portable Spread Spectrum Clock Generator for SoC Applications.", "DBLP authors": ["Duo Sheng", "Ching-Che Chung", "Chen-Yi Lee"], "year": 2011, "MAG papers": [{"PaperId": 2111027512, "PaperTitle": "a low power and portable spread spectrum clock generator for soc applications", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["national chung cheng university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A 1.2-V Piecewise Curvature-Corrected Bandgap Reference in 0.5 \u03bc m CMOS Process.", "DBLP authors": ["J.-H. Li", "X.-B. Zhang", "M.-Y. Yu"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Signal Acquisition of High-Speed Periodic Signals Using Incoherent Sub-Sampling and Back-End Signal Reconstruction Algorithms.", "DBLP authors": ["Hyun Woo Choi", "Alfred V. Gomes", "Abhijit Chatterjee"], "year": 2011, "MAG papers": [{"PaperId": 2137673544, "PaperTitle": "signal acquisition of high speed periodic signals using incoherent sub sampling and back end signal reconstruction algorithms", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "national semiconductor"]}], "source": "ES"}, {"DBLP title": "Systematic Design of RSA Processors Based on High-Radix Montgomery Multipliers.", "DBLP authors": ["Atsushi Miyamoto", "Naofumi Homma", "Takafumi Aoki", "Akashi Satoh"], "year": 2011, "MAG papers": [{"PaperId": 2130112858, "PaperTitle": "systematic design of rsa processors based on high radix montgomery multipliers", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 80, "Affiliations": ["tohoku university", "tohoku university", "tohoku university", null]}], "source": "ES"}, {"DBLP title": "Delay-Based Dual-Rail Precharge Logic.", "DBLP authors": ["Marco Bucci", "Luca Giancane", "Raimondo Luzzi", "Giuseppe Scotti", "Alessandro Trifiletti"], "year": 2011, "MAG papers": [{"PaperId": 2169761426, "PaperTitle": "delay based dual rail precharge logic", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": [null, "sapienza university of rome", null, "sapienza university of rome", "sapienza university of rome"]}], "source": "ES"}, {"DBLP title": "Prediction and Comparison of High-Performance On-Chip Global Interconnection.", "DBLP authors": ["Yulei Zhang", "Xiang Hu", "Alina Deutsch", "A. Ege Engin", "James F. Buckwalter", "Chung-Kuan Cheng"], "year": 2011, "MAG papers": [{"PaperId": 2165192457, "PaperTitle": "prediction and comparison of high performance on chip global interconnection", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["san diego state university", "university of california san diego", "university of california san diego", "university of california san diego", "ibm", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Adaptive Power Control Technique on Power-Gated Circuitries.", "DBLP authors": ["Wei-Chih Hsieh", "Wei Hwang"], "year": 2011, "MAG papers": [{"PaperId": 2105271767, "PaperTitle": "adaptive power control technique on power gated circuitries", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs.", "DBLP authors": ["Akhilesh Kumar", "Mohab Anis"], "year": 2011, "MAG papers": [{"PaperId": 2123282679, "PaperTitle": "ir drop aware clustering technique for robust power grid in fpgas", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Impacts of NBTI/PBTI and Contact Resistance on Power-Gated SRAM With High-kappa Metal-Gate Devices.", "DBLP authors": ["Hao-I Yang", "Wei Hwang", "Ching-Te Chuang"], "year": 2011, "MAG papers": [{"PaperId": 2170569687, "PaperTitle": "impacts of nbti pbti and contact resistance on power gated sram with high kappa metal gate devices", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Electrical Model of Microcontrollers for the Prediction of Electromagnetic Emissions.", "DBLP authors": ["Yamarita Villavicencio", "Francesco Musolino", "Franco Fiori"], "year": 2011, "MAG papers": [{"PaperId": 2120082488, "PaperTitle": "electrical model of microcontrollers for the prediction of electromagnetic emissions", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit.", "DBLP authors": ["Kuo-Hsing Cheng", "Kai-Wei Hong", "Chi-Hsiang Chen", "Jen-Chieh Liu"], "year": 2011, "MAG papers": [{"PaperId": 2082030077, "PaperTitle": "a high precision fast locking arbitrary duty cycle clock synchronization circuit", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["national central university", "national central university", "national central university", "national central university"]}], "source": "ES"}, {"DBLP title": "Reduced-Complexity Decoder Architecture for Non-Binary LDPC Codes.", "DBLP authors": ["Xinmiao Zhang", "Fang Cai"], "year": 2011, "MAG papers": [{"PaperId": 2130194865, "PaperTitle": "reduced complexity decoder architecture for non binary ldpc codes", "Year": 2011, "CitationCount": 69, "EstimatedCitation": 99, "Affiliations": ["case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "An Efficient Adaptive High Speed Manipulation Architecture for Fast Variable Padding Frequency Domain Motion Estimation.", "DBLP authors": ["Yasser Ismail", "Mohsen Shaaban", "Jason McNeely", "Magdy A. Bayoumi"], "year": 2011, "MAG papers": [{"PaperId": 2126501322, "PaperTitle": "an efficient adaptive high speed manipulation architecture for fast variable padding frequency domain motion estimation", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of louisiana at lafayette", "university of louisiana at lafayette", "university of louisiana at lafayette", "university of louisiana at lafayette"]}], "source": "ES"}, {"DBLP title": "Buffer Controller-Based Multiple Processing Element Utilization for Dataflow Synthesis.", "DBLP authors": ["Woohyung Chun", "Sungroh Yoon", "Sangjin Hong"], "year": 2011, "MAG papers": [{"PaperId": 2134010649, "PaperTitle": "buffer controller based multiple processing element utilization for dataflow synthesis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["korea university", "samsung", "stony brook university"]}], "source": "ES"}, {"DBLP title": "A Hardware Implementation of a Run-Time Scheduler for Reconfigurable Systems.", "DBLP authors": ["Juan Antonio Clemente", "Javier Resano", "Carlos Gonz\u00e1lez", "Daniel Mozos"], "year": 2011, "MAG papers": [{"PaperId": 2172029260, "PaperTitle": "a hardware implementation of a run time scheduler for reconfigurable systems", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["complutense university of madrid", "complutense university of madrid", "complutense university of madrid", "complutense university of madrid"]}], "source": "ES"}, {"DBLP title": "Discretized Network Flow Techniques for Timing and Wire-Length Driven Incremental Placement With White-Space Satisfaction.", "DBLP authors": ["Shantanu Dutt", "Huan Ren"], "year": 2011, "MAG papers": [{"PaperId": 2109024903, "PaperTitle": "discretized network flow techniques for timing and wire length driven incremental placement with white space satisfaction", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of illinois at chicago", "university of illinois at chicago"]}], "source": "ES"}, {"DBLP title": "A Provably High-Probability White-Space Satisfaction Algorithm With Good Performance for Standard-Cell Detailed Placement.", "DBLP authors": ["Huan Ren", "Shantanu Dutt"], "year": 2011, "MAG papers": [{"PaperId": 2096178686, "PaperTitle": "a provably high probability white space satisfaction algorithm with good performance for standard cell detailed placement", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of illinois at chicago", "university of illinois at chicago"]}], "source": "ES"}, {"DBLP title": "A Sub-1 V, 26 muW, Low-Output-Impedance CMOS Bandgap Reference With a Low Dropout or Source Follower Mode.", "DBLP authors": ["David C. W. Ng", "David K. K. Kwong", "Ngai Wong"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "A 140 Mb/s to 1.96 Gb/s Referenceless Transceiver With 7.2 \u00b5s Frequency Acquisition Time.", "DBLP authors": ["Inhwa Jung", "Daejung Shin", "Taejin Kim", "Chulwoo Kim"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS.", "DBLP authors": ["S. Lin", "Y.-B. Kim", "Fabrizio Lombardi"], "year": 2011, "MAG papers": [{"PaperId": 2143279430, "PaperTitle": "design and performance evaluation of radiation hardened latches for nanoscale cmos", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["northeastern university", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Aggressive Runtime Leakage Control Through Adaptive Light-Weight Vth Hopping With Temperature and Process Variation.", "DBLP authors": ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Built-in Jitter Measurement Circuit With Calibration Techniques for a 3-GHz Clock Generator.", "DBLP authors": ["Kuo-Hsing Cheng", "Jen-Chieh Liu", "Chih-Yu Chang", "Shu-Yu Jiang", "Kai-Wei Hong"], "year": 2011, "MAG papers": [{"PaperId": 2110852606, "PaperTitle": "built in jitter measurement circuit with calibration techniques for a 3 ghz clock generator", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["national central university", null, "national central university", "national central university", null]}], "source": "ES"}, {"DBLP title": "Flexible Hardware Architecture of Hierarchical K-Means Clustering for Large Cluster Number.", "DBLP authors": ["Tse-Wei Chen", "Shao-Yi Chien"], "year": 2011, "MAG papers": [{"PaperId": 2158397252, "PaperTitle": "flexible hardware architecture of hierarchical k means clustering for large cluster number", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Yield Enhancement by Bad-Die Recycling and Stacking With Though-Silicon Vias.", "DBLP authors": ["Yung-Fa Chou", "Ding-Ming Kwai", "Cheng-Wen Wu"], "year": 2011, "MAG papers": [{"PaperId": 2113849526, "PaperTitle": "yield enhancement by bad die recycling and stacking with though silicon vias", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["national tsing hua university", "national tsing hua university", null]}], "source": "ES"}, {"DBLP title": "A Time-Aware Fault Tolerance Scheme to Improve Reliability of Multilevel Phase-Change Memory in the Presence of Significant Resistance Drift.", "DBLP authors": ["Wei Xu", "Tong Zhang"], "year": 2011, "MAG papers": [{"PaperId": 2126370767, "PaperTitle": "a time aware fault tolerance scheme to improve reliability of multilevel phase change memory in the presence of significant resistance drift", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 57, "Affiliations": ["rensselaer polytechnic institute", "marvell technology group"]}], "source": "ES"}, {"DBLP title": "Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement.", "DBLP authors": ["Somnath Paul", "Swarup Bhunia"], "year": 2011, "MAG papers": [{"PaperId": 2129955113, "PaperTitle": "dynamic transfer of computation to processor cache for yield and reliability improvement", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "Design-for-Debug Architecture for Distributed Embedded Logic Analysis.", "DBLP authors": ["Ho Fai Ko", "Adam B. Kinsman", "Nicola Nicolici"], "year": 2011, "MAG papers": [{"PaperId": 2134518125, "PaperTitle": "design for debug architecture for distributed embedded logic analysis", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["mcmaster university", "mcmaster university", "mcmaster university"]}], "source": "ES"}, {"DBLP title": "A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating.", "DBLP authors": ["Shota Ishihara", "Masanori Hariyama", "Michitaka Kameyama"], "year": 2011, "MAG papers": [{"PaperId": 2029663117, "PaperTitle": "a low power fpga based on autonomous fine grain power gating", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["tohoku university", "tohoku university", "tohoku university"]}], "source": "ES"}, {"DBLP title": "Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines.", "DBLP authors": ["Kamran Eshraghian", "Kyoung-Rok Cho", "Omid Kavehei", "Soon-Ku Kang", "Derek Abbott", "Sung-Mo Steve Kang"], "year": 2011, "MAG papers": [{"PaperId": 2149055332, "PaperTitle": "memristor mos content addressable memory mcam hybrid architecture for future high performance search engines", "Year": 2011, "CitationCount": 154, "EstimatedCitation": 234, "Affiliations": ["university of adelaide", "chungbuk national university", "chungbuk national university", "university of california merced", "chungbuk national university", "chungbuk national university"]}], "source": "ES"}, {"DBLP title": "An Ultra Low Power Baseband Transceiver IC for Wireless Body Area Network in 0.18-mu m CMOS Technology.", "DBLP authors": ["Xin Liu", "Yuanjin Zheng", "Bin Zhao", "Yisheng Wang", "Myint Wai Phyu"], "year": 2011, "MAG papers": [{"PaperId": 2101171282, "PaperTitle": "an ultra low power baseband transceiver ic for wireless body area network in 0 18 mu m cmos technology", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["agency for science technology and research", "agency for science technology and research", "agency for science technology and research", "agency for science technology and research", "agency for science technology and research"]}], "source": "ES"}, {"DBLP title": "Robust Level Converter for Sub-Threshold/Super-Threshold Operation: 100 mV to 2.5 V.", "DBLP authors": ["Ik Joon Chang", "Jae-Joon Kim", "Keejong Kim", "Kaushik Roy"], "year": 2011, "MAG papers": [{"PaperId": 2144168755, "PaperTitle": "robust level converter for sub threshold super threshold operation 100 mv to 2 5 v", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["purdue university", "broadcom", "ibm", "broadcom"]}], "source": "ES"}, {"DBLP title": "10-bit 100-MS/s Pipelined ADC Using Input-Swapped Opamp Sharing and Self-Calibrated V/I Converter.", "DBLP authors": ["Moo-young Kim", "Jinwoo Kim", "Tagjong Lee", "Chulwoo Kim"], "year": 2011, "MAG papers": [{"PaperId": 2107761951, "PaperTitle": "10 bit 100 ms s pipelined adc using input swapped opamp sharing and self calibrated v i converter", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["korea university", "korea university", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "Through-Silicon Via Planning in 3-D Floorplanning.", "DBLP authors": ["Ming-Chao Tsai", "Ting-Chi Wang", "Ting Ting Hwang"], "year": 2011, "MAG papers": [{"PaperId": 2152965341, "PaperTitle": "through silicon via planning in 3 d floorplanning", "Year": 2011, "CitationCount": 46, "EstimatedCitation": 77, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Shielding Methodologies in the Presence of Power/Ground Noise.", "DBLP authors": ["Sel\u00e7uk K\u00f6se", "Emre Salman", "Eby G. Friedman"], "year": 2011, "MAG papers": [{"PaperId": 2121228876, "PaperTitle": "shielding methodologies in the presence of power ground noise", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of rochester", "university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Low Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph.", "DBLP authors": ["Mohammad Hosseinabady", "Mohammad Reza Kakoee", "Jimson Mathew", "Dhiraj K. Pradhan"], "year": 2011, "MAG papers": [{"PaperId": 2171351564, "PaperTitle": "low latency and energy efficient scalable architecture for massive nocs using generalized de bruijn graph", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of bristol", "university of bologna", "university of bristol", "university of bristol"]}], "source": "ES"}, {"DBLP title": "A Wide Voltage Range Digital I/O Design Using Novel Floating N-Well Circuit.", "DBLP authors": ["Chua-Chin Wang", "Chia-Hao Hsu", "Szu-Chia Liao", "Yi-Cheng Liu"], "year": 2011, "MAG papers": [{"PaperId": 2098335407, "PaperTitle": "a wide voltage range digital i o design using novel floating n well circuit", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "A Parameterized Programmable MIMO Decoding Architecture With a Scalable Instruction Set and Compiler.", "DBLP authors": ["Karim Mohammed", "Mohamed I. A. Mohamed", "Babak Daneshrad"], "year": 2011, "MAG papers": [{"PaperId": 2129127402, "PaperTitle": "a parameterized programmable mimo decoding architecture with a scalable instruction set and compiler", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "An 8M Polygons/s 3-D Graphics SoC With Full Hardware Geometric and Rendering Engine for Mobile Applications.", "DBLP authors": ["Jeonghun Kim", "Hanjun Choi", "Sungyeal Yoon", "Taesik Bang", "Jongchan Park", "Chaehyun Jung", "Jason Cong"], "year": 2011, "MAG papers": [{"PaperId": 2128200518, "PaperTitle": "an 8m polygons s 3 d graphics soc with full hardware geometric and rendering engine for mobile applications", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "university of california los angeles", null, null, null, "university of california los angeles", null]}], "source": "ES"}, {"DBLP title": "Hardware Implementation of Rayleigh and Ricean Variate Generators.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "year": 2011, "MAG papers": [{"PaperId": 2139781529, "PaperTitle": "hardware implementation of rayleigh and ricean variate generators", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of alberta", null, null]}], "source": "ES"}, {"DBLP title": "An Efficient FPGA Design of Residue-to-Binary Converter for the Moduli Set 2n+1, 2n, 2n-1.", "DBLP authors": ["Kazeem Alagbe Gbolagade", "George Razvan Voicu", "Sorin Dan Cotofana"], "year": 2011, "MAG papers": [{"PaperId": 2184450606, "PaperTitle": "an efficient fpga design of residue to binary converter for the moduli set 2n 1 2n 2n 1", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Novel Low Overhead Post-Silicon Self-Correction Technique for Parallel Prefix Adders Using Selective Redundancy and Adaptive Clocking.", "DBLP authors": ["Swaroop Ghosh", "Kaushik Roy"], "year": 2011, "MAG papers": [{"PaperId": 2144755729, "PaperTitle": "novel low overhead post silicon self correction technique for parallel prefix adders using selective redundancy and adaptive clocking", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Revisiting the Itoh-Tsujii Inversion Algorithm for FPGA Platforms.", "DBLP authors": ["Chester Rebeiro", "Sujoy Sinha Roy", "Sankara Reddy", "Debdeep Mukhopadhyay"], "year": 2011, "MAG papers": [{"PaperId": 2032492064, "PaperTitle": "revisiting the itoh tsujii inversion algorithm for fpga platforms", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Energy-Adaptive Dual-Field Processor for High-Performance Elliptic Curve Cryptographic Applications.", "DBLP authors": ["Jyu-Yuan Lai", "Chih-Tsun Huang"], "year": 2011, "MAG papers": [{"PaperId": 2145280842, "PaperTitle": "energy adaptive dual field processor for high performance elliptic curve cryptographic applications", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "CVNS-Based Storage and Refreshing Scheme for a Multi-Valued Dynamic Memory.", "DBLP authors": ["Golnar Khodabandehloo", "Mitra Mirhassani", "Majid Ahmadi"], "year": 2011, "MAG papers": [{"PaperId": 2096263144, "PaperTitle": "cvns based storage and refreshing scheme for a multi valued dynamic memory", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of windsor", "university of windsor", "university of windsor"]}], "source": "ES"}, {"DBLP title": "Quadrant-Based Online Spatial and Temporal Compressive Acquisition for CMOS Image Sensor.", "DBLP authors": ["Milin Zhang", "Amine Bermak"], "year": 2011, "MAG papers": [{"PaperId": 2170060015, "PaperTitle": "quadrant based online spatial and temporal compressive acquisition for cmos image sensor", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Efficient Design of a Hybrid Adder in Quantum-Dot Cellular Automata.", "DBLP authors": ["Vikram Pudi", "K. Sridharan"], "year": 2011, "MAG papers": [{"PaperId": 2047063904, "PaperTitle": "efficient design of a hybrid adder in quantum dot cellular automata", "Year": 2011, "CitationCount": 53, "EstimatedCitation": 82, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Multi-FPGA System With Unlimited and Self-Timed Wave-Pipelined Multiplexed Routing.", "DBLP authors": ["Tobias Strauch"], "year": 2011, "MAG papers": [{"PaperId": 2104097364, "PaperTitle": "multi fpga system with unlimited and self timed wave pipelined multiplexed routing", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "A 4T Low-Power Linear-Output Current-Mediated CMOS Image Sensor.", "DBLP authors": ["Fang Tang", "Amine Bermak"], "year": 2011, "MAG papers": [{"PaperId": 2032452252, "PaperTitle": "a 4t low power linear output current mediated cmos image sensor", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Understanding the Potential and the Limits of Germanium pMOSFETs for VLSI Circuits From Experimental Measurements.", "DBLP authors": ["Paolo Magnone", "Felice Crupi", "Massimo Alioto", "Ben Kaczer", "Brice De Jaeger"], "year": 2011, "MAG papers": [{"PaperId": 2097822039, "PaperTitle": "understanding the potential and the limits of germanium pmosfets for vlsi circuits from experimental measurements", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": [null, null, "katholieke universiteit leuven", "katholieke universiteit leuven", null]}], "source": "ES"}, {"DBLP title": "Design and Characterization of a Multilevel DRAM.", "DBLP authors": ["John C. Koob", "Sue Ann Ung", "Bruce F. Cockburn", "Duncan G. Elliott"], "year": 2011, "MAG papers": [{"PaperId": 2108281294, "PaperTitle": "design and characterization of a multilevel dram", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of alberta", "university of alberta", "intel", "university of alberta"]}], "source": "ES"}, {"DBLP title": "Inquisitive Defect Cache: A Means of Combating Manufacturing Induced Process Variation.", "DBLP authors": ["Avesta Sasan", "Houman Homayoun", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2011, "MAG papers": [{"PaperId": 2138374118, "PaperTitle": "inquisitive defect cache a means of combating manufacturing induced process variation", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "A 10 b 50 MS/s Opamp-Sharing Pipeline A/D With Current-Reuse OTAs.", "DBLP authors": ["Kailash Chandrashekar", "Bertan Bakkaloglu"], "year": 2011, "MAG papers": [{"PaperId": 2104766481, "PaperTitle": "a 10 b 50 ms s opamp sharing pipeline a d with current reuse otas", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Accurate Temperature Estimation Using Noisy Thermal Sensors for Gaussian and Non-Gaussian Cases.", "DBLP authors": ["Yufu Zhang", "Ankur Srivastava"], "year": 2011, "MAG papers": [{"PaperId": 2149527282, "PaperTitle": "accurate temperature estimation using noisy thermal sensors for gaussian and non gaussian cases", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "SVFD: A Versatile Online Fault Detection Scheme via Checking of Stability Violation.", "DBLP authors": ["Guihai Yan", "Yinhe Han", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2122680347, "PaperTitle": "svfd a versatile online fault detection scheme via checking of stability violation", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Architectural Frameworks for Security and Reliability of MPSoCs.", "DBLP authors": ["Krutartha Patel", "Sri Parameswaran", "Roshan G. Ragel"], "year": 2011, "MAG papers": [{"PaperId": 2165904667, "PaperTitle": "architectural frameworks for security and reliability of mpsocs", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of new south wales", "university of peradeniya", "university of peradeniya"]}], "source": "ES"}, {"DBLP title": "Design Techniques to Facilitate Processor Power Delivery in 3-D Processor-DRAM Integrated Systems.", "DBLP authors": ["Qi Wu", "Tong Zhang"], "year": 2011, "MAG papers": [{"PaperId": 2171537336, "PaperTitle": "design techniques to facilitate processor power delivery in 3 d processor dram integrated systems", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["rensselaer polytechnic institute", "rensselaer polytechnic institute"]}], "source": "ES"}, {"DBLP title": "Fast Placement-Aware 3-D Floorplanning Using Vertical Constraints on Sequence Pairs.", "DBLP authors": ["Rajeev K. Nain", "Malgorzata Chrzanowska-Jeske"], "year": 2011, "MAG papers": [{"PaperId": 2161137937, "PaperTitle": "fast placement aware 3 d floorplanning using vertical constraints on sequence pairs", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["portland state university", "portland state university"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Trace Reuse Cache for Embedded Processors.", "DBLP authors": ["Yi-Ying Tsai", "Chung-Ho Chen"], "year": 2011, "MAG papers": [{"PaperId": 2158280092, "PaperTitle": "energy efficient trace reuse cache for embedded processors", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Analysis Towards Minimization of Total SRAM Energy Over Active and Idle Operating Modes.", "DBLP authors": ["Naveen Verma"], "year": 2011, "MAG papers": [{"PaperId": 2168106261, "PaperTitle": "analysis towards minimization of total sram energy over active and idle operating modes", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["princeton university"]}], "source": "ES"}, {"DBLP title": "A Predictive and Accurate Interconnect Density Function: The Core of a Novel Interconnect-Centric Prediction Engine.", "DBLP authors": ["Ahmad Atghiaee", "Nasser Masoumi"], "year": 2011, "MAG papers": [{"PaperId": 2168459766, "PaperTitle": "a predictive and accurate interconnect density function the core of a novel interconnect centric prediction engine", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology.", "DBLP authors": ["Won-Joo Yun", "Hyun-Woo Lee", "Dongsuk Shin", "Suki Kim"], "year": 2011, "MAG papers": [{"PaperId": 2160173333, "PaperTitle": "a 3 57 gb s pin low jitter all digital dll with dual dcc circuit for gddr3 dram in 54 nm cmos technology", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["sk hynix", "sk hynix", "korea university", "sk hynix"]}], "source": "ES"}, {"DBLP title": "A Utilitarian Approach to Variation Aware Delay, Power, and Crosstalk Noise Optimization.", "DBLP authors": ["Upavan Gupta", "Nagarajan Ranganathan"], "year": 2011, "MAG papers": [{"PaperId": 2115661504, "PaperTitle": "a utilitarian approach to variation aware delay power and crosstalk noise optimization", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of south florida", "university of south florida"]}], "source": "ES"}, {"DBLP title": "A Read-Disturb-Free, Differential Sensing 1R/1W Port, 8T Bitcell Array.", "DBLP authors": ["Jaydeep P. Kulkarni", "Ashish Goel", "Patrick Ndai", "Kaushik Roy"], "year": 2011, "MAG papers": [{"PaperId": 2110589036, "PaperTitle": "a read disturb free differential sensing 1r 1w port 8t bitcell array", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["purdue university", "purdue university", "intel", "purdue university"]}], "source": "ES"}, {"DBLP title": "A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters.", "DBLP authors": ["Manas Ranjan Meher", "Ching-Chuen Jong", "Chip-Hong Chang"], "year": 2011, "MAG papers": [{"PaperId": 2169259948, "PaperTitle": "a high bit rate serial serial multiplier with on the fly accumulation by asynchronous counters", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "VLSI Characterization of the Cryptographic Hash Function BLAKE.", "DBLP authors": ["Luca Henzen", "Jean-Philippe Aumasson", "Willi Meier", "Raphael Chung-Wei Phan"], "year": 2011, "MAG papers": [{"PaperId": 2094173427, "PaperTitle": "vlsi characterization of the cryptographic hash function blake", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["eth zurich", null, null, "loughborough university"]}], "source": "ES"}, {"DBLP title": "Reducing the Storage Requirements of a Test Sequence by Using One or Two Background Vectors.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "MAG papers": [{"PaperId": 2130753346, "PaperTitle": "reducing the storage requirements of a test sequence by using one or two background vectors", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["purdue university", "university of iowa"]}], "source": "ES"}, {"DBLP title": "ADC/DAC Loopback Linearity Testing by DAC Output Offsetting and Scaling.", "DBLP authors": ["Xuan-Lun Huang", "Jiun-Lang Huang"], "year": 2011, "MAG papers": [{"PaperId": 2152310581, "PaperTitle": "adc dac loopback linearity testing by dac output offsetting and scaling", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "High Resolution Application Specific Fault Diagnosis of FPGAs.", "DBLP authors": ["Mehdi Baradaran Tahoori"], "year": 2011, "MAG papers": [{"PaperId": 2129477818, "PaperTitle": "high resolution application specific fault diagnosis of fpgas", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Selected Transition Time Adjustment for Tolerating Crosstalk Effects on Network-on-Chip Interconnects.", "DBLP authors": ["Ying Zhang", "Huawei Li", "Yinghua Min", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2110002829, "PaperTitle": "selected transition time adjustment for tolerating crosstalk effects on network on chip interconnects", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Power Gating Aware Task Scheduling in MPSoC.", "DBLP authors": ["Yu Wang", "Jiang Xu", "Yan Xu", "Weichen Liu", "Huazhong Yang"], "year": 2011, "MAG papers": [{"PaperId": 2121397687, "PaperTitle": "power gating aware task scheduling in mpsoc", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["tsinghua university", "hong kong university of science and technology", "hong kong university of science and technology", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Joint Scheduling and Application-Specific Interconnection Design.", "DBLP authors": ["Cathy Qun Xu", "Chun Jason Xue", "Edwin Hsing-Mean Sha"], "year": 2011, "MAG papers": [{"PaperId": 2153253962, "PaperTitle": "energy efficient joint scheduling and application specific interconnection design", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at dallas", "city university of hong kong", "ericsson"]}], "source": "ES"}, {"DBLP title": "Parallel On-Chip Power Distribution Network Analysis on Multi-Core-Multi-GPU Platforms.", "DBLP authors": ["Zhuo Feng", "Zhiyu Zeng", "Peng Li"], "year": 2011, "MAG papers": [{"PaperId": 2123864128, "PaperTitle": "parallel on chip power distribution network analysis on multi core multi gpu platforms", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["texas a m university", "texas a m university", "michigan technological university"]}], "source": "ES"}, {"DBLP title": "CROA: Design and Analysis of the Custom Rotary Oscillatory Array.", "DBLP authors": ["Vinayak Honkote", "Baris Taskin"], "year": 2011, "MAG papers": [{"PaperId": 2163793609, "PaperTitle": "croa design and analysis of the custom rotary oscillatory array", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["drexel university", "drexel university"]}], "source": "ES"}, {"DBLP title": "A Novel Low Area Overhead Direct Adaptive Body Bias (D-ABB) Circuit for Die-to-Die and Within-Die Variations Compensation.", "DBLP authors": ["Hassan Mostafa", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2011, "MAG papers": [{"PaperId": 2122933473, "PaperTitle": "a novel low area overhead direct adaptive body bias d abb circuit for die to die and within die variations compensation", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["american university in cairo", "university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "On the Use of Simple Electrical Circuit Techniques for Performance Modeling and Optimization in VLSI Systems.", "DBLP authors": ["Gautam Hazari", "H. Narayanan"], "year": 2011, "MAG papers": [{"PaperId": 2169075236, "PaperTitle": "on the use of simple electrical circuit techniques for performance modeling and optimization in vlsi systems", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Performance Optimization Using Variable-Latency Design Style.", "DBLP authors": ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "year": 2011, "MAG papers": [{"PaperId": 2150959181, "PaperTitle": "performance optimization using variable latency design style", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": [null, "university of california santa barbara", "national tsing hua university", "mediatek"]}], "source": "ES"}, {"DBLP title": "Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs.", "DBLP authors": ["Thidapat Chantem", "Xiaobo Sharon Hu", "Robert P. Dick"], "year": 2011, "MAG papers": [{"PaperId": 2009360662, "PaperTitle": "temperature aware scheduling and assignment for hard real time applications on mpsocs", "Year": 2011, "CitationCount": 61, "EstimatedCitation": 237, "Affiliations": ["university of michigan", "university of notre dame", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "A Novel Programmable Parallel CRC Circuit.", "DBLP authors": ["Martin Grymel", "Steve B. Furber"], "year": 2011, "MAG papers": [{"PaperId": 2114415454, "PaperTitle": "a novel programmable parallel crc circuit", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of manchester", "university of manchester"]}], "source": "ES"}, {"DBLP title": "Analysis and Techniques for Mitigating Interference From Power/Signal Lines and to SRAM Circuits in CMOS Inductive-Coupling Link for Low-Power 3-D System Integration.", "DBLP authors": ["Kiichi Niitsu", "Yasufumi Sugimori", "Yoshinori Kohama", "Kenichi Osada", "Naohiko Irie", "Hiroki Ishikuro", "Tadahiro Kuroda"], "year": 2011, "MAG papers": [{"PaperId": 2114794165, "PaperTitle": "analysis and techniques for mitigating interference from power signal lines and to sram circuits in cmos inductive coupling link for low power 3 d system integration", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["keio university", "hitachi", "keio university", "hitachi", "keio university", "keio university", "keio university"]}], "source": "ES"}, {"DBLP title": "Test Strength: A Quality Metric for Transition Fault Tests in Full-Scan Circuits.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "MAG papers": [{"PaperId": 2172277726, "PaperTitle": "test strength a quality metric for transition fault tests in full scan circuits", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "university of iowa"]}], "source": "ES"}, {"DBLP title": "Statistical Design Optimization of FinFET SRAM Using Back-Gate Voltage.", "DBLP authors": ["Behzad Ebrahimi", "Masoud Rostami", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2011, "MAG papers": [{"PaperId": 2104781003, "PaperTitle": "statistical design optimization of finfet sram using back gate voltage", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of tehran", "university of tehran", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Embedded Memories Fault-Tolerant Pre- and Post-Silicon Optimization.", "DBLP authors": ["Amin Khajeh", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2011, "MAG papers": [{"PaperId": 2160240353, "PaperTitle": "embedded memories fault tolerant pre and post silicon optimization", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "A System-On-Chip Bus Architecture for Thwarting Integrated Circuit Trojan Horses.", "DBLP authors": ["Lok-Won Kim", "John D. Villasenor"], "year": 2011, "MAG papers": [{"PaperId": 2149752542, "PaperTitle": "a system on chip bus architecture for thwarting integrated circuit trojan horses", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Two-Stage, Pipelined Register Renaming.", "DBLP authors": ["Elham Safi", "Andreas Moshovos", "Andreas G. Veneris"], "year": 2011, "MAG papers": [{"PaperId": 2143104153, "PaperTitle": "two stage pipelined register renaming", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs.", "DBLP authors": ["Mostafa E. Salehi", "Mehrzad Samadi", "Mehrdad Najibi", "Ali Afzali-Kusha", "Massoud Pedram", "Sied Mehdi Fakhraie"], "year": 2011, "MAG papers": [{"PaperId": 2168159522, "PaperTitle": "dynamic voltage and frequency scheduling for embedded processors considering power performance tradeoffs", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of tehran", "university of tehran", "amirkabir university of technology", "university of tehran", "university of southern california", "university of tehran"]}], "source": "ES"}, {"DBLP title": "A 0.64 mm 2 Real-Time Cascade Face Detection Design Based on Reduced Two-Field Extraction.", "DBLP authors": ["Chih-Rung Chen", "Wei-Su Wong", "Ching-Te Chiu"], "year": 2011, "MAG papers": [{"PaperId": 2134667272, "PaperTitle": "a 0 64 mm 2 real time cascade face detection design based on reduced two field extraction", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A Hybrid Scheme for On-Chip Voltage Regulation in System-On-a-Chip (SOC).", "DBLP authors": ["Juliana Gjanci", "Masud H. Chowdhury"], "year": 2011, "MAG papers": [{"PaperId": 2153717200, "PaperTitle": "a hybrid scheme for on chip voltage regulation in system on a chip soc", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of illinois at chicago", "university of illinois at chicago"]}], "source": "ES"}, {"DBLP title": "Power-Supply Noise Reduction Using Active Inductors in Mixed-Signal Systems.", "DBLP authors": ["Ajay Taparia", "Bhaskar Banerjee", "Thayamkulangara R. Viswanathan"], "year": 2011, "MAG papers": [{"PaperId": 2122096884, "PaperTitle": "power supply noise reduction using active inductors in mixed signal systems", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of texas at dallas", "university of texas at austin", "maxim integrated"]}], "source": "ES"}, {"DBLP title": "Path Delay Test Generation Toward Activation of Worst Case Coupling Effects.", "DBLP authors": ["Minjin Zhang", "Huawei Li", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2124206146, "PaperTitle": "path delay test generation toward activation of worst case coupling effects", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "A Low-Cost Built-In Redundancy-Analysis Scheme for Word-Oriented RAMs With 2-D Redundancy.", "DBLP authors": ["Tsu-Wei Tseng", "Jin-Fu Li"], "year": 2011, "MAG papers": [{"PaperId": 2594657263, "PaperTitle": "a low cost built in redundancy analysis scheme for word oriented rams with 2 d redundancy", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}, {"PaperId": 2121556616, "PaperTitle": "a low cost built in redundancy analysis scheme for word oriented rams with 2 d redundancy", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["national central university", "national central university"]}], "source": "ES"}, {"DBLP title": "Full Fault Resilience and Relaxed Synchronization Requirements at the Cache-Memory Interface.", "DBLP authors": ["Chengmo Yang", "Alex Orailoglu"], "year": 2011, "MAG papers": [{"PaperId": 2147708039, "PaperTitle": "full fault resilience and relaxed synchronization requirements at the cache memory interface", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california san diego", "university of delaware"]}], "source": "ES"}, {"DBLP title": "Application-Aware Topology Reconfiguration for On-Chip Networks.", "DBLP authors": ["Mehdi Modarressi", "Arash Tavakkol", "Hamid Sarbazi-Azad"], "year": 2011, "MAG papers": [{"PaperId": 2121732188, "PaperTitle": "application aware topology reconfiguration for on chip networks", "Year": 2011, "CitationCount": 60, "EstimatedCitation": 88, "Affiliations": [null, "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "FPGA Based on Integration of CMOS and RRAM.", "DBLP authors": ["Sansiri Tanachutiwat", "Ming Liu", "Wei Wang"], "year": 2011, "MAG papers": [{"PaperId": 2120544688, "PaperTitle": "fpga based on integration of cmos and rram", "Year": 2011, "CitationCount": 68, "EstimatedCitation": 111, "Affiliations": ["chinese academy of sciences", "state university of new york system", "state university of new york system"]}], "source": "ES"}, {"DBLP title": "Configurable Multimode Embedded Floating-Point Units for FPGAs.", "DBLP authors": ["Yee Jern Chong", "Sri Parameswaran"], "year": 2011, "MAG papers": [{"PaperId": 2103197133, "PaperTitle": "configurable multimode embedded floating point units for fpgas", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Reconfigurable Routers for Low Power and High Performance.", "DBLP authors": ["Debora Matos", "Caroline Concatto", "M\u00e1rcio Eduardo Kreutz", "Fernanda Lima Kastensmidt", "Luigi Carro", "Altamiro Amadeu Susin"], "year": 2011, "MAG papers": [{"PaperId": 2116475504, "PaperTitle": "reconfigurable routers for low power and high performance", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of rio grande", "university of rio grande", "university of rio grande", "university of rio grande", "university of rio grande", "university of rio grande"]}], "source": "ES"}, {"DBLP title": "A 14-GHz AC-Coupled Clock Distribution Scheme With Phase Averaging Technique Using Single LC-VCO and Distributed Phase Interpolators.", "DBLP authors": ["Kiichi Niitsu", "Vishwesh V. Kulkarni", "Shinmo Kang", "Hiroki Ishikuro", "Tadahiro Kuroda"], "year": 2011, "MAG papers": [{"PaperId": 2160430621, "PaperTitle": "a 14 ghz ac coupled clock distribution scheme with phase averaging technique using single lc vco and distributed phase interpolators", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["keio university", "keio university", "keio university", "samsung", "keio university"]}], "source": "ES"}, {"DBLP title": "Dynamically Adaptive I-Cache Partitioning for Energy-Efficient Embedded Multitasking.", "DBLP authors": ["M. Paul", "P. Petrov"], "year": 2011, "MAG papers": [{"PaperId": 2114693103, "PaperTitle": "dynamically adaptive i cache partitioning for energy efficient embedded multitasking", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Reducing Power in All Major CAM and SRAM-Based Processor Units via Centralized, Dynamic Resource Size Management.", "DBLP authors": ["Houman Homayoun", "Avesta Sasan", "Jean-Luc Gaudiot", "Alexander V. Veidenbaum"], "year": 2011, "MAG papers": [{"PaperId": 2096236366, "PaperTitle": "reducing power in all major cam and sram based processor units via centralized dynamic resource size management", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, "university of california irvine", null, "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Linear and Switch-Mode Conversion in 3-D Circuits.", "DBLP authors": ["Jonathan Rosenfeld", "Eby G. Friedman"], "year": 2011, "MAG papers": [{"PaperId": 2163330797, "PaperTitle": "linear and switch mode conversion in 3 d circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Vibration Energy Scavenging System With Maximum Power Tracking for Micropower Applications.", "DBLP authors": ["Chao Lu", "Chi-Ying Tsui", "Wing-Hung Ki"], "year": 2011, "MAG papers": [{"PaperId": 2165084835, "PaperTitle": "vibration energy scavenging system with maximum power tracking for micropower applications", "Year": 2011, "CitationCount": 37, "EstimatedCitation": 67, "Affiliations": ["hong kong university of science and technology", "purdue university", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Minimum Supply Voltage and Yield Estimation for Large SRAMs Under Parametric Variations.", "DBLP authors": ["Jiajing Wang", "Benton H. Calhoun"], "year": 2011, "MAG papers": [{"PaperId": 2156520002, "PaperTitle": "minimum supply voltage and yield estimation for large srams under parametric variations", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["intel", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Digit-Level Semi-Systolic and Systolic Structures for the Shifted Polynomial Basis Multiplication Over Binary Extension Fields.", "DBLP authors": ["Arash Hariri", "Arash Reyhani-Masoleh"], "year": 2011, "MAG papers": [{"PaperId": 2097771880, "PaperTitle": "digit level semi systolic and systolic structures for the shifted polynomial basis multiplication over binary extension fields", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of western ontario", "university of western ontario"]}], "source": "ES"}, {"DBLP title": "A Bias-Dependent Model for the Impact of Process Variations on the SRAM Soft Error Immunity.", "DBLP authors": ["Hassan Mostafa", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2011, "MAG papers": [{"PaperId": 2097189270, "PaperTitle": "a bias dependent model for the impact of process variations on the sram soft error immunity", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of waterloo", "university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Security Evaluation of Balanced 1-of- n Circuits.", "DBLP authors": ["Frank P. Burns", "Alexandre V. Bystrov", "Albert Koelmans", "Alexandre Yakovlev"], "year": 2011, "MAG papers": [{"PaperId": 2144010034, "PaperTitle": "security evaluation of balanced 1 of n circuits", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["newcastle university", "newcastle university", "newcastle university", "newcastle university"]}], "source": "ES"}, {"DBLP title": "CS-CMOS: A Low-Noise Logic Family for Mixed Signal SoCs.", "DBLP authors": ["Ajay Taparia", "Bhaskar Banerjee", "Thayamkulangara R. Viswanathan"], "year": 2011, "MAG papers": [{"PaperId": 2163796804, "PaperTitle": "cs cmos a low noise logic family for mixed signal socs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at dallas", "university of texas at austin", "maxim integrated"]}], "source": "ES"}, {"DBLP title": "Efficient Modulo 2n+1 Multipliers.", "DBLP authors": ["Jian Wen Chen", "Ruo He Yao", "Wei Jing Wu"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction.", "DBLP authors": ["Jin-Fu Lin", "Soon-Jyh Chang", "Te-Chieh Kung", "Hsin-Wen Ting", "Chih-Hao Huang"], "year": 2011, "MAG papers": [{"PaperId": 2129523661, "PaperTitle": "transition code based linearity test method for pipelined adcs with digital error correction", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["national cheng kung university", null, null, "national cheng kung university", null]}], "source": "ES"}, {"DBLP title": "A Novel Test Flow for One-Time-Programming Applications of NROM Technology.", "DBLP authors": ["Mango Chia-Tso Chao", "Ching-Yu Chin", "Yao-Te Tsou", "Chi-Min Chang"], "year": 2011, "MAG papers": [{"PaperId": 1979655971, "PaperTitle": "a novel test flow for one time programming applications of nrom technology", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A Built-in Self-Diagnosis and Repair Design With Fail Pattern Identification for Memories.", "DBLP authors": ["Chin-Lung Su", "Rei-Fu Huang", "Cheng-Wen Wu", "Kun-Lun Luo", "Wen Ching Wu"], "year": 2011, "MAG papers": [{"PaperId": 2133454107, "PaperTitle": "a built in self diagnosis and repair design with fail pattern identification for memories", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["national tsing hua university", "mediatek", null, null, null]}], "source": "ES"}, {"DBLP title": "Performance and Cost Tradeoffs in Metal-Programmable Structured ASICs (MPSAs).", "DBLP authors": ["Usman Ahmed", "Guy G. Lemieux", "Steven J. E. Wilton"], "year": 2011, "MAG papers": [{"PaperId": 2101442766, "PaperTitle": "performance and cost tradeoffs in metal programmable structured asics mpsas", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of british columbia", "university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Gate Leakage Impact on Full Open Defects in Interconnect Lines.", "DBLP authors": ["Daniel Arum\u00ed", "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Joan Figueras", "Stefan Eichenberger", "Camelia Hora", "Bram Kruseman"], "year": 2011, "MAG papers": [{"PaperId": 2110755949, "PaperTitle": "gate leakage impact on full open defects in interconnect lines", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, "nxp semiconductors", "nxp semiconductors", "nxp semiconductors", null]}], "source": "ES"}, {"DBLP title": "A Reconfigurable FIR Filter Architecture to Trade Off Filter Performance for Dynamic Power Consumption.", "DBLP authors": ["Seok-Jae Lee", "Ji-Woong Choi", "Seon Wook Kim", "Jongsun Park"], "year": 2011, "MAG papers": [{"PaperId": 2125918817, "PaperTitle": "a reconfigurable fir filter architecture to trade off filter performance for dynamic power consumption", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["daegu gyeongbuk institute of science and technology", "korea university", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "An Analytical Model Relating FPGA Architecture to Logic Density and Depth.", "DBLP authors": ["Joydip Das", "Andrew Lam", "Steven J. E. Wilton", "Philip Heng Wai Leong", "Wayne Luk"], "year": 2011, "MAG papers": [{"PaperId": 2111158608, "PaperTitle": "an analytical model relating fpga architecture to logic density and depth", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["imperial college london", "university of british columbia", "university of british columbia", "university of british columbia", "university of sydney"]}], "source": "ES"}, {"DBLP title": "Power Delivery for Multicore Systems.", "DBLP authors": ["Aida Todri", "Malgorzata Marek-Sadowska"], "year": 2011, "MAG papers": [{"PaperId": 2031343593, "PaperTitle": "power delivery for multicore systems", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Clock Distribution Networks in 3-D Integrated Systems.", "DBLP authors": ["Vasilis F. Pavlidis", "Ioannis Savidis", "Eby G. Friedman"], "year": 2011, "MAG papers": [{"PaperId": 2097745015, "PaperTitle": "clock distribution networks in 3 d integrated systems", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["ecole polytechnique federale de lausanne", "university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "0.84 ps Resolution Clock Skew Measurement via Subsampling.", "DBLP authors": ["Bharadwaj Amrutur", "Pratap Kumar Das", "Rajath Vasudevamurthy"], "year": 2011, "MAG papers": [{"PaperId": 2157887705, "PaperTitle": "0 84 ps resolution clock skew measurement via subsampling", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["indian institute of science", "indian institute of science", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "Full-Spectrum Spatial-Temporal Dynamic Thermal Analysis for Nanometer-Scale Integrated Circuits.", "DBLP authors": ["Zyad Hassan", "Nicholas Allec", "Fan Yang", "Li Shang", "Robert P. Dick", "Xuan Zeng"], "year": 2011, "MAG papers": [{"PaperId": 2167332534, "PaperTitle": "full spectrum spatial temporal dynamic thermal analysis for nanometer scale integrated circuits", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["fudan university", "university of colorado boulder", "university of waterloo", "university of colorado boulder", "university of michigan", "fudan university"]}], "source": "ES"}, {"DBLP title": "A Generalized Conflict-Free Memory Addressing Scheme for Continuous-Flow Parallel-Processing FFT Processors With Rescheduling.", "DBLP authors": ["Pei-Yun Tsai", "Chung-Yi Lin"], "year": 2011, "MAG papers": [{"PaperId": 2109070029, "PaperTitle": "a generalized conflict free memory addressing scheme for continuous flow parallel processing fft processors with rescheduling", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 60, "Affiliations": ["national central university", "national central university"]}], "source": "ES"}, {"DBLP title": "MZZ-HVS: Multiple Sleep Modes Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On-Chip SRAM Peripheral Circuits.", "DBLP authors": ["Houman Homayoun", "Avesta Sasan", "Alexander V. Veidenbaum", "Hsin-Cheng Yao", "Shahin Golshan", "Payam Heydari"], "year": 2011, "MAG papers": [{"PaperId": 2130488702, "PaperTitle": "mzz hvs multiple sleep modes zig zag horizontal and vertical sleep transistor sharing to reduce leakage power in on chip sram peripheral circuits", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california san diego", "university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Fast Bit-Parallel Shifted Polynomial Basis Multiplier Using Weakly Dual Basis Over GF(2m).", "DBLP authors": ["Sun-Mi Park", "Ku-Young Chang"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Low-Cost Dynamic Compensation Scheme for Local Clocks of Next Generation High Performance Microprocessors.", "DBLP authors": ["Martin Oma\u00f1a", "Cecilia Metra", "T. M. Mak", "Simon Tam"], "year": 2011, "MAG papers": [{"PaperId": 2154388149, "PaperTitle": "low cost dynamic compensation scheme for local clocks of next generation high performance microprocessors", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel", "university of bologna", "intel", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Low Cost Hardware Implementation of Logarithm Approximation.", "DBLP authors": ["Roberto Gutierrez", "Javier Valls"], "year": 2011, "MAG papers": [{"PaperId": 2105084502, "PaperTitle": "low cost hardware implementation of logarithm approximation", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Defect-Oriented LFSR Reseeding to Target Unmodeled Defects Using Stuck-at Test Sets.", "DBLP authors": ["Xrysovalantis Kavousianos", "Vasileios Tenentes", "Krishnendu Chakrabarty", "Emmanouil Kalligeros"], "year": 2011, "MAG papers": [{"PaperId": 1998663784, "PaperTitle": "defect oriented lfsr reseeding to target unmodeled defects using stuck at test sets", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of the aegean", "university of ioannina", "university of ioannina", "duke university"]}], "source": "ES"}, {"DBLP title": "A Routing-Aware ILS Design Technique.", "DBLP authors": ["Shibaji Banerjee", "Jimson Mathew", "Dhiraj K. Pradhan", "Bhargab B. Bhattacharya", "Saraju P. Mohanty"], "year": 2011, "MAG papers": [{"PaperId": 2102019575, "PaperTitle": "a routing aware ils design technique", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of north texas", null, "university of bristol", "university of bristol", "university of bristol"]}], "source": "ES"}, {"DBLP title": "High Productivity Circuit Methodology for a Semi-Custom Embedded Processor.", "DBLP authors": ["David Kidd", "Keven Dunn", "Steve Nishimoto", "Lief O'Donnell", "D. Rodriguez"], "year": 2011, "MAG papers": [{"PaperId": 2109034578, "PaperTitle": "high productivity circuit methodology for a semi custom embedded processor", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["broadcom", "broadcom", "broadcom", "broadcom", "broadcom"]}], "source": "ES"}]