<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/PMOD_Display/impl/gwsynthesis/PMOD_Display.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/PMOD_Display/src/PMOD_Display.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan  7 21:30:13 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>176</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>117</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td>DEFAULT_CLK</td>
<td>your_instance_name/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>20.000(MHz)</td>
<td>224.655(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>45.549</td>
<td>led_inst/row_addr_3_s0/Q</td>
<td>fb_inst/dout_a_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.027</td>
<td>4.415</td>
</tr>
<tr>
<td>2</td>
<td>45.746</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/col_addr_1_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.003</td>
<td>3.945</td>
</tr>
<tr>
<td>3</td>
<td>45.756</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/col_addr_0_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.012</td>
<td>3.945</td>
</tr>
<tr>
<td>4</td>
<td>46.038</td>
<td>led_inst/re_s5/Q</td>
<td>fb_inst/dout_a_2_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.014</td>
<td>3.665</td>
</tr>
<tr>
<td>5</td>
<td>46.187</td>
<td>led_inst/row_addr_3_s0/Q</td>
<td>fb_inst/dout_a_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.000</td>
<td>3.750</td>
</tr>
<tr>
<td>6</td>
<td>46.449</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/col_addr_3_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.012</td>
<td>3.251</td>
</tr>
<tr>
<td>7</td>
<td>46.639</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/col_addr_5_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.012</td>
<td>3.061</td>
</tr>
<tr>
<td>8</td>
<td>46.746</td>
<td>led_inst/re_s5/Q</td>
<td>fb_inst/dout_a_0_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>0.013</td>
<td>2.930</td>
</tr>
<tr>
<td>9</td>
<td>46.937</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/col_addr_4_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.012</td>
<td>2.764</td>
</tr>
<tr>
<td>10</td>
<td>47.036</td>
<td>led_inst/col_counter_0_s1/Q</td>
<td>led_inst/oe_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.018</td>
<td>2.919</td>
</tr>
<tr>
<td>11</td>
<td>47.103</td>
<td>led_inst/col_counter_0_s1/Q</td>
<td>led_inst/col_addr_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.018</td>
<td>2.857</td>
</tr>
<tr>
<td>12</td>
<td>47.129</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/col_addr_2_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.012</td>
<td>2.571</td>
</tr>
<tr>
<td>13</td>
<td>47.474</td>
<td>led_inst/col_counter_1_s0/Q</td>
<td>led_inst/col_addr_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.037</td>
<td>2.499</td>
</tr>
<tr>
<td>14</td>
<td>47.549</td>
<td>led_inst/col_counter_3_s0/Q</td>
<td>led_inst/col_addr_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.046</td>
<td>2.434</td>
</tr>
<tr>
<td>15</td>
<td>47.724</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/col_counter_1_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>0.034</td>
<td>1.930</td>
</tr>
<tr>
<td>16</td>
<td>47.724</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/col_counter_2_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>0.034</td>
<td>1.930</td>
</tr>
<tr>
<td>17</td>
<td>47.724</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/col_counter_3_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>0.034</td>
<td>1.930</td>
</tr>
<tr>
<td>18</td>
<td>47.802</td>
<td>led_inst/con_state_2_s3/Q</td>
<td>led_inst/oe_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.012</td>
<td>1.899</td>
</tr>
<tr>
<td>19</td>
<td>47.826</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/col_counter_4_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>0.025</td>
<td>1.838</td>
</tr>
<tr>
<td>20</td>
<td>47.826</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/col_counter_5_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>0.025</td>
<td>1.838</td>
</tr>
<tr>
<td>21</td>
<td>48.105</td>
<td>led_inst/col_counter_2_s0/Q</td>
<td>led_inst/col_addr_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.046</td>
<td>1.878</td>
</tr>
<tr>
<td>22</td>
<td>48.108</td>
<td>led_inst/con_state_0_s0/Q</td>
<td>led_inst/row_counter_1_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.053</td>
<td>1.634</td>
</tr>
<tr>
<td>23</td>
<td>48.108</td>
<td>led_inst/con_state_0_s0/Q</td>
<td>led_inst/row_counter_2_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.053</td>
<td>1.634</td>
</tr>
<tr>
<td>24</td>
<td>48.108</td>
<td>led_inst/con_state_0_s0/Q</td>
<td>led_inst/row_counter_3_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.053</td>
<td>1.634</td>
</tr>
<tr>
<td>25</td>
<td>48.108</td>
<td>led_inst/con_state_0_s0/Q</td>
<td>led_inst/row_counter_4_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>50.000</td>
<td>-0.053</td>
<td>1.634</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>led_inst/re_s5/Q</td>
<td>led_inst/re_s5/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.278</td>
<td>led_inst/row_counter_1_s0/Q</td>
<td>led_inst/row_counter_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>3</td>
<td>0.278</td>
<td>led_inst/row_counter_3_s0/Q</td>
<td>led_inst/row_counter_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>4</td>
<td>0.278</td>
<td>led_inst/con_state_0_s0/Q</td>
<td>led_inst/con_state_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>led_inst/col_counter_0_s1/Q</td>
<td>led_inst/col_counter_0_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.281</td>
<td>led_inst/row_counter_0_s1/Q</td>
<td>led_inst/row_counter_0_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>7</td>
<td>0.341</td>
<td>led_inst/col_counter_3_s0/Q</td>
<td>led_inst/col_counter_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>8</td>
<td>0.344</td>
<td>led_inst/col_counter_4_s0/Q</td>
<td>led_inst/col_counter_4_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>9</td>
<td>0.344</td>
<td>led_inst/col_counter_4_s0/Q</td>
<td>led_inst/col_counter_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>10</td>
<td>0.347</td>
<td>led_inst/col_counter_1_s0/Q</td>
<td>led_inst/col_counter_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.372</td>
</tr>
<tr>
<td>11</td>
<td>0.347</td>
<td>led_inst/col_counter_1_s0/Q</td>
<td>led_inst/col_counter_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.372</td>
</tr>
<tr>
<td>12</td>
<td>0.351</td>
<td>led_inst/row_counter_3_s0/Q</td>
<td>led_inst/row_addr_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.354</td>
</tr>
<tr>
<td>13</td>
<td>0.353</td>
<td>led_inst/con_state_2_s3/Q</td>
<td>led_inst/latch_s4/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>14</td>
<td>0.369</td>
<td>led_inst/row_counter_1_s0/Q</td>
<td>led_inst/row_counter_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.394</td>
</tr>
<tr>
<td>15</td>
<td>0.370</td>
<td>led_inst/display_clk_s4/Q</td>
<td>led_inst/display_clk_s4/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.395</td>
</tr>
<tr>
<td>16</td>
<td>0.370</td>
<td>led_inst/row_counter_4_s0/Q</td>
<td>led_inst/row_counter_4_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.395</td>
</tr>
<tr>
<td>17</td>
<td>0.407</td>
<td>led_inst/con_state_2_s3/Q</td>
<td>led_inst/con_state_0_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.316</td>
</tr>
<tr>
<td>18</td>
<td>0.411</td>
<td>led_inst/row_counter_2_s0/Q</td>
<td>led_inst/row_addr_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.414</td>
</tr>
<tr>
<td>19</td>
<td>0.411</td>
<td>led_inst/row_counter_4_s0/Q</td>
<td>led_inst/row_addr_4_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.414</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>led_inst/row_counter_1_s0/Q</td>
<td>led_inst/row_addr_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.431</td>
</tr>
<tr>
<td>21</td>
<td>0.448</td>
<td>led_inst/con_state_2_s3/Q</td>
<td>led_inst/con_state_2_s3/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>22</td>
<td>0.488</td>
<td>led_inst/row_counter_0_s1/Q</td>
<td>led_inst/row_addr_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.488</td>
</tr>
<tr>
<td>23</td>
<td>0.518</td>
<td>led_inst/con_state_2_s3/Q</td>
<td>led_inst/con_state_1_s1/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.449</td>
</tr>
<tr>
<td>24</td>
<td>0.597</td>
<td>led_inst/con_state_2_s3/Q</td>
<td>led_inst/con_state_1_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.622</td>
</tr>
<tr>
<td>25</td>
<td>0.671</td>
<td>led_inst/con_state_1_s1/Q</td>
<td>led_inst/row_counter_1_s0/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.610</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>23.498</td>
<td>23.748</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>led_inst/row_counter_0_s1</td>
</tr>
<tr>
<td>2</td>
<td>23.501</td>
<td>23.751</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>led_inst/row_counter_0_s1</td>
</tr>
<tr>
<td>3</td>
<td>23.503</td>
<td>23.753</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>led_inst/row_counter_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>23.503</td>
<td>23.753</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>led_inst/row_counter_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>23.503</td>
<td>23.753</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>23.503</td>
<td>23.753</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>led_inst/row_counter_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>23.507</td>
<td>23.757</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>led_inst/row_counter_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>23.507</td>
<td>23.757</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>23.507</td>
<td>23.757</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>led_inst/row_counter_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>23.507</td>
<td>23.757</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>led_inst/row_counter_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>45.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/dout_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.942</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>led_inst/row_addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.309</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.271</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>fb_inst/n14_s903/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">fb_inst/n14_s903/F</td>
</tr>
<tr>
<td>5.219</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>fb_inst/n14_s901/I1</td>
</tr>
<tr>
<td>5.681</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">fb_inst/n14_s901/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">fb_inst/dout_a_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>fb_inst/dout_a_2_s0/CLK</td>
</tr>
<tr>
<td>51.906</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>fb_inst/dout_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.977, 22.140%; route: 3.070, 69.536%; tC2Q: 0.368, 8.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>45.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>2.794</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>led_inst/n63_s5/I1</td>
</tr>
<tr>
<td>3.059</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">led_inst/n63_s5/F</td>
</tr>
<tr>
<td>5.903</td>
<td>2.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">led_inst/col_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.960</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>led_inst/col_addr_1_s0/CLK</td>
</tr>
<tr>
<td>51.649</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT3[A]</td>
<td>led_inst/col_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 6.717%; route: 3.298, 83.587%; tC2Q: 0.382, 9.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>45.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>2.794</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>led_inst/n63_s5/I1</td>
</tr>
<tr>
<td>3.059</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">led_inst/n63_s5/F</td>
</tr>
<tr>
<td>5.903</td>
<td>2.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[B]</td>
<td style=" font-weight:bold;">led_inst/col_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[B]</td>
<td>led_inst/col_addr_0_s0/CLK</td>
</tr>
<tr>
<td>51.658</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT1[B]</td>
<td>led_inst/col_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 6.717%; route: 3.298, 83.587%; tC2Q: 0.382, 9.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>46.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/re_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/dout_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.955</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>led_inst/re_s5/CLK</td>
</tr>
<tr>
<td>2.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">led_inst/re_s5/Q</td>
</tr>
<tr>
<td>5.620</td>
<td>3.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">fb_inst/dout_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>fb_inst/dout_a_2_s0/CLK</td>
</tr>
<tr>
<td>51.658</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>fb_inst/dout_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.283, 89.563%; tC2Q: 0.382, 10.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>46.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/dout_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.942</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>led_inst/row_addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.309</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.271</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>fb_inst/n14_s903/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">fb_inst/n14_s903/F</td>
</tr>
<tr>
<td>4.792</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td>fb_inst/n14_s902/I1</td>
</tr>
<tr>
<td>5.308</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td style=" background: #97FFFF;">fb_inst/n14_s902/F</td>
</tr>
<tr>
<td>5.692</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">fb_inst/dout_a_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.942</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>fb_inst/dout_a_0_s0/CLK</td>
</tr>
<tr>
<td>51.878</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>fb_inst/dout_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.033, 27.533%; route: 2.350, 62.667%; tC2Q: 0.368, 9.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>46.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>2.794</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>led_inst/n63_s5/I1</td>
</tr>
<tr>
<td>3.059</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">led_inst/n63_s5/F</td>
</tr>
<tr>
<td>5.209</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">led_inst/col_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>led_inst/col_addr_3_s0/CLK</td>
</tr>
<tr>
<td>51.658</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>led_inst/col_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 8.151%; route: 2.604, 80.085%; tC2Q: 0.382, 11.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>46.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>2.794</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>led_inst/n63_s5/I1</td>
</tr>
<tr>
<td>3.059</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">led_inst/n63_s5/F</td>
</tr>
<tr>
<td>5.019</td>
<td>1.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">led_inst/col_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>led_inst/col_addr_5_s0/CLK</td>
</tr>
<tr>
<td>51.658</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>led_inst/col_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 8.657%; route: 2.414, 78.849%; tC2Q: 0.382, 12.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>46.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/re_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/dout_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.955</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>led_inst/re_s5/CLK</td>
</tr>
<tr>
<td>2.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">led_inst/re_s5/Q</td>
</tr>
<tr>
<td>4.885</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">fb_inst/dout_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.942</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>fb_inst/dout_a_0_s0/CLK</td>
</tr>
<tr>
<td>51.631</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>fb_inst/dout_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.548, 86.945%; tC2Q: 0.382, 13.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>46.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>2.794</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>led_inst/n63_s5/I1</td>
</tr>
<tr>
<td>3.059</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">led_inst/n63_s5/F</td>
</tr>
<tr>
<td>4.721</td>
<td>1.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">led_inst/col_addr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>led_inst/col_addr_4_s0/CLK</td>
</tr>
<tr>
<td>51.658</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>led_inst/col_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 9.588%; route: 2.116, 76.572%; tC2Q: 0.382, 13.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/oe_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.951</td>
<td>1.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>led_inst/col_counter_0_s1/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_0_s1/Q</td>
</tr>
<tr>
<td>2.546</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>led_inst/n49_s11/I0</td>
</tr>
<tr>
<td>3.062</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">led_inst/n49_s11/F</td>
</tr>
<tr>
<td>3.072</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][B]</td>
<td>led_inst/n55_s12/I1</td>
</tr>
<tr>
<td>3.570</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][B]</td>
<td style=" background: #97FFFF;">led_inst/n55_s12/F</td>
</tr>
<tr>
<td>4.870</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td style=" font-weight:bold;">led_inst/oe_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td>led_inst/oe_s0/CLK</td>
</tr>
<tr>
<td>51.906</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[B]</td>
<td>led_inst/oe_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.014, 34.732%; route: 1.538, 52.677%; tC2Q: 0.368, 12.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.951</td>
<td>1.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>led_inst/col_counter_0_s1/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_0_s1/Q</td>
</tr>
<tr>
<td>4.809</td>
<td>2.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT1[B]</td>
<td style=" font-weight:bold;">led_inst/col_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[B]</td>
<td>led_inst/col_addr_0_s0/CLK</td>
</tr>
<tr>
<td>51.912</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT1[B]</td>
<td>led_inst/col_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.490, 87.139%; tC2Q: 0.368, 12.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>2.794</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>led_inst/n63_s5/I1</td>
</tr>
<tr>
<td>3.059</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">led_inst/n63_s5/F</td>
</tr>
<tr>
<td>4.529</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">led_inst/col_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>led_inst/col_addr_2_s0/CLK</td>
</tr>
<tr>
<td>51.658</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>led_inst/col_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 10.306%; route: 1.924, 74.818%; tC2Q: 0.382, 14.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.923</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>led_inst/col_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.306</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C47[0][B]</td>
<td style=" font-weight:bold;">led_inst/col_counter_1_s0/Q</td>
</tr>
<tr>
<td>4.422</td>
<td>2.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">led_inst/col_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.960</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>led_inst/col_addr_1_s0/CLK</td>
</tr>
<tr>
<td>51.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT3[A]</td>
<td>led_inst/col_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.116, 84.692%; tC2Q: 0.382, 15.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.923</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>led_inst/col_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.306</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C47[2][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_3_s0/Q</td>
</tr>
<tr>
<td>4.357</td>
<td>2.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">led_inst/col_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>led_inst/col_addr_3_s0/CLK</td>
</tr>
<tr>
<td>51.906</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>led_inst/col_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.051, 84.284%; tC2Q: 0.382, 15.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>2.794</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>led_inst/n57_s7/I2</td>
</tr>
<tr>
<td>3.255</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">led_inst/n57_s7/F</td>
</tr>
<tr>
<td>3.888</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td style=" font-weight:bold;">led_inst/col_counter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.923</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>led_inst/col_counter_1_s0/CLK</td>
</tr>
<tr>
<td>51.612</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>led_inst/col_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 23.899%; route: 1.086, 56.282%; tC2Q: 0.382, 19.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>2.794</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>led_inst/n57_s7/I2</td>
</tr>
<tr>
<td>3.255</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">led_inst/n57_s7/F</td>
</tr>
<tr>
<td>3.888</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.923</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>led_inst/col_counter_2_s0/CLK</td>
</tr>
<tr>
<td>51.612</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>led_inst/col_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 23.899%; route: 1.086, 56.282%; tC2Q: 0.382, 19.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>2.794</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>led_inst/n57_s7/I2</td>
</tr>
<tr>
<td>3.255</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">led_inst/n57_s7/F</td>
</tr>
<tr>
<td>3.888</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.923</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>led_inst/col_counter_3_s0/CLK</td>
</tr>
<tr>
<td>51.612</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>led_inst/col_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 23.899%; route: 1.086, 56.282%; tC2Q: 0.382, 19.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/oe_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>led_inst/con_state_2_s3/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">led_inst/con_state_2_s3/Q</td>
</tr>
<tr>
<td>3.856</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td style=" font-weight:bold;">led_inst/oe_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td>led_inst/oe_s0/CLK</td>
</tr>
<tr>
<td>51.658</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[B]</td>
<td>led_inst/oe_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.516, 79.855%; tC2Q: 0.382, 20.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>2.794</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>led_inst/n57_s7/I2</td>
</tr>
<tr>
<td>3.255</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">led_inst/n57_s7/F</td>
</tr>
<tr>
<td>3.795</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td style=" font-weight:bold;">led_inst/col_counter_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.932</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>led_inst/col_counter_4_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>led_inst/col_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 25.102%; route: 0.994, 54.082%; tC2Q: 0.382, 20.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.957</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>2.794</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>led_inst/n57_s7/I2</td>
</tr>
<tr>
<td>3.255</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">led_inst/n57_s7/F</td>
</tr>
<tr>
<td>3.795</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.932</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>led_inst/col_counter_5_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>led_inst/col_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 25.102%; route: 0.994, 54.082%; tC2Q: 0.382, 20.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>48.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.923</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>led_inst/col_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.306</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C47[0][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.801</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">led_inst/col_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.969</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>led_inst/col_addr_2_s0/CLK</td>
</tr>
<tr>
<td>51.906</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>led_inst/col_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.495, 79.627%; tC2Q: 0.382, 20.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>48.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.923</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>led_inst/con_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.306</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_0_s0/Q</td>
</tr>
<tr>
<td>2.901</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>led_inst/n50_s5/I0</td>
</tr>
<tr>
<td>3.362</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C46[0][B]</td>
<td style=" background: #97FFFF;">led_inst/n50_s5/F</td>
</tr>
<tr>
<td>3.557</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.976</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>led_inst/row_counter_1_s0/CLK</td>
</tr>
<tr>
<td>51.665</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 28.233%; route: 0.790, 48.355%; tC2Q: 0.382, 23.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>48.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.923</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>led_inst/con_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.306</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_0_s0/Q</td>
</tr>
<tr>
<td>2.901</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>led_inst/n50_s5/I0</td>
</tr>
<tr>
<td>3.362</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C46[0][B]</td>
<td style=" background: #97FFFF;">led_inst/n50_s5/F</td>
</tr>
<tr>
<td>3.557</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" font-weight:bold;">led_inst/row_counter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.976</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>led_inst/row_counter_2_s0/CLK</td>
</tr>
<tr>
<td>51.665</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>led_inst/row_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 28.233%; route: 0.790, 48.355%; tC2Q: 0.382, 23.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>48.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.923</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>led_inst/con_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.306</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_0_s0/Q</td>
</tr>
<tr>
<td>2.901</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>led_inst/n50_s5/I0</td>
</tr>
<tr>
<td>3.362</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C46[0][B]</td>
<td style=" background: #97FFFF;">led_inst/n50_s5/F</td>
</tr>
<tr>
<td>3.557</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.976</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>led_inst/row_counter_3_s0/CLK</td>
</tr>
<tr>
<td>51.665</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>led_inst/row_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 28.233%; route: 0.790, 48.355%; tC2Q: 0.382, 23.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>48.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.923</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>led_inst/con_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.306</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_0_s0/Q</td>
</tr>
<tr>
<td>2.901</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>led_inst/n50_s5/I0</td>
</tr>
<tr>
<td>3.362</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C46[0][B]</td>
<td style=" background: #97FFFF;">led_inst/n50_s5/F</td>
</tr>
<tr>
<td>3.557</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td style=" font-weight:bold;">led_inst/row_counter_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.976</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>led_inst/row_counter_4_s0/CLK</td>
</tr>
<tr>
<td>51.665</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>led_inst/row_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 28.233%; route: 0.790, 48.355%; tC2Q: 0.382, 23.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/re_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/re_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.718</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>led_inst/re_s5/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">led_inst/re_s5/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>led_inst/n56_s12/I3</td>
</tr>
<tr>
<td>1.018</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n56_s12/F</td>
</tr>
<tr>
<td>1.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">led_inst/re_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.718</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>led_inst/re_s5/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>led_inst/re_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>led_inst/row_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_1_s0/Q</td>
</tr>
<tr>
<td>0.877</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>led_inst/n43_s2/I1</td>
</tr>
<tr>
<td>1.030</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">led_inst/n43_s2/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>led_inst/row_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.752</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>led_inst/row_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_3_s0/Q</td>
</tr>
<tr>
<td>0.877</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>led_inst/n41_s4/I0</td>
</tr>
<tr>
<td>1.030</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n41_s4/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>led_inst/row_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.752</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>led_inst/row_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/con_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>led_inst/con_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_0_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>led_inst/n49_s10/I3</td>
</tr>
<tr>
<td>1.000</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">led_inst/n49_s10/F</td>
</tr>
<tr>
<td>1.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>led_inst/con_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.723</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>led_inst/con_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.709</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>led_inst/col_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_0_s1/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>led_inst/n27_s5/I3</td>
</tr>
<tr>
<td>1.012</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n27_s5/F</td>
</tr>
<tr>
<td>1.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.709</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>led_inst/col_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.734</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>led_inst/col_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>led_inst/row_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.872</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_0_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>led_inst/n44_s5/I3</td>
</tr>
<tr>
<td>1.037</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n44_s5/F</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>led_inst/row_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.756</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>led_inst/row_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>led_inst/col_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C47[2][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_3_s0/Q</td>
</tr>
<tr>
<td>0.911</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>led_inst/n24_s2/I3</td>
</tr>
<tr>
<td>1.064</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td style=" background: #97FFFF;">led_inst/n24_s2/F</td>
</tr>
<tr>
<td>1.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>led_inst/col_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.723</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>led_inst/col_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>led_inst/col_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C48[0][B]</td>
<td style=" font-weight:bold;">led_inst/col_counter_4_s0/Q</td>
</tr>
<tr>
<td>0.917</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>led_inst/n23_s2/I0</td>
</tr>
<tr>
<td>1.070</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td style=" background: #97FFFF;">led_inst/n23_s2/F</td>
</tr>
<tr>
<td>1.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td style=" font-weight:bold;">led_inst/col_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>led_inst/col_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>led_inst/col_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>led_inst/col_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C48[0][B]</td>
<td style=" font-weight:bold;">led_inst/col_counter_4_s0/Q</td>
</tr>
<tr>
<td>0.917</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>led_inst/n22_s2/I0</td>
</tr>
<tr>
<td>1.070</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n22_s2/F</td>
</tr>
<tr>
<td>1.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>led_inst/col_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>led_inst/col_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>led_inst/col_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C47[0][B]</td>
<td style=" font-weight:bold;">led_inst/col_counter_1_s0/Q</td>
</tr>
<tr>
<td>0.917</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>led_inst/n26_s2/I1</td>
</tr>
<tr>
<td>1.069</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td style=" background: #97FFFF;">led_inst/n26_s2/F</td>
</tr>
<tr>
<td>1.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td style=" font-weight:bold;">led_inst/col_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>led_inst/col_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.723</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>led_inst/col_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.129%; route: 0.078, 20.968%; tC2Q: 0.141, 37.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>led_inst/col_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C47[0][B]</td>
<td style=" font-weight:bold;">led_inst/col_counter_1_s0/Q</td>
</tr>
<tr>
<td>0.917</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>led_inst/n25_s2/I1</td>
</tr>
<tr>
<td>1.069</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n25_s2/F</td>
</tr>
<tr>
<td>1.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" font-weight:bold;">led_inst/col_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>led_inst/col_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.723</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>led_inst/col_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.129%; route: 0.078, 20.968%; tC2Q: 0.141, 37.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>led_inst/row_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.706</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>led_inst/row_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>led_inst/row_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.213, 60.169%; tC2Q: 0.141, 39.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/latch_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>led_inst/con_state_2_s3/CLK</td>
</tr>
<tr>
<td>0.860</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">led_inst/con_state_2_s3/Q</td>
</tr>
<tr>
<td>0.944</td>
<td>0.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>led_inst/n45_s15/I0</td>
</tr>
<tr>
<td>1.097</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n45_s15/F</td>
</tr>
<tr>
<td>1.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">led_inst/latch_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>led_inst/latch_s4/CLK</td>
</tr>
<tr>
<td>0.744</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>led_inst/latch_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 40.476%; route: 0.084, 22.222%; tC2Q: 0.141, 37.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>led_inst/row_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_1_s0/Q</td>
</tr>
<tr>
<td>0.915</td>
<td>0.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>led_inst/n42_s2/I1</td>
</tr>
<tr>
<td>1.122</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">led_inst/n42_s2/F</td>
</tr>
<tr>
<td>1.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" font-weight:bold;">led_inst/row_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>led_inst/row_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.752</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>led_inst/row_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 52.284%; route: 0.047, 11.929%; tC2Q: 0.141, 35.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/display_clk_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/display_clk_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.718</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>led_inst/display_clk_s4/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C47[0][B]</td>
<td style=" font-weight:bold;">led_inst/display_clk_s4/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>led_inst/n46_s15/I3</td>
</tr>
<tr>
<td>1.113</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td style=" background: #97FFFF;">led_inst/n46_s15/F</td>
</tr>
<tr>
<td>1.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td style=" font-weight:bold;">led_inst/display_clk_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.718</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>led_inst/display_clk_s4/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>led_inst/display_clk_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.785%; route: 0.006, 1.519%; tC2Q: 0.141, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>led_inst/row_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C45[1][B]</td>
<td style=" font-weight:bold;">led_inst/row_counter_4_s0/Q</td>
</tr>
<tr>
<td>0.874</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>led_inst/n40_s2/I2</td>
</tr>
<tr>
<td>1.122</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td style=" background: #97FFFF;">led_inst/n40_s2/F</td>
</tr>
<tr>
<td>1.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td style=" font-weight:bold;">led_inst/row_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>led_inst/row_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.752</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>led_inst/row_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.785%; route: 0.006, 1.519%; tC2Q: 0.141, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/con_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>led_inst/con_state_2_s3/CLK</td>
</tr>
<tr>
<td>0.863</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">led_inst/con_state_2_s3/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>led_inst/con_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.629</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>led_inst/con_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.172, 54.430%; tC2Q: 0.144, 45.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>led_inst/row_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C45[0][B]</td>
<td style=" font-weight:bold;">led_inst/row_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" font-weight:bold;">led_inst/row_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.706</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>led_inst/row_addr_2_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>led_inst/row_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 65.942%; tC2Q: 0.141, 34.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>led_inst/row_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C45[1][B]</td>
<td style=" font-weight:bold;">led_inst/row_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" font-weight:bold;">led_inst/row_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.706</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>led_inst/row_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>led_inst/row_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 65.942%; tC2Q: 0.141, 34.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>led_inst/row_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.158</td>
<td>0.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" font-weight:bold;">led_inst/row_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.706</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>led_inst/row_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>led_inst/row_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.290, 67.285%; tC2Q: 0.141, 32.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/con_state_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>led_inst/con_state_2_s3/CLK</td>
</tr>
<tr>
<td>0.860</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">led_inst/con_state_2_s3/Q</td>
</tr>
<tr>
<td>0.944</td>
<td>0.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>led_inst/n47_s13/I0</td>
</tr>
<tr>
<td>1.192</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td style=" background: #97FFFF;">led_inst/n47_s13/F</td>
</tr>
<tr>
<td>1.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">led_inst/con_state_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>led_inst/con_state_2_s3/CLK</td>
</tr>
<tr>
<td>0.744</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>led_inst/con_state_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 52.431%; route: 0.084, 17.759%; tC2Q: 0.141, 29.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>led_inst/row_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.872</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.219</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">led_inst/row_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.706</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>led_inst/row_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>led_inst/row_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.347, 71.107%; tC2Q: 0.141, 28.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>led_inst/con_state_2_s3/CLK</td>
</tr>
<tr>
<td>0.860</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">led_inst/con_state_2_s3/Q</td>
</tr>
<tr>
<td>0.944</td>
<td>0.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>led_inst/con_state_1_s3/I2</td>
</tr>
<tr>
<td>1.090</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td style=" background: #97FFFF;">led_inst/con_state_1_s3/F</td>
</tr>
<tr>
<td>1.168</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>0.650</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 32.517%; route: 0.162, 36.080%; tC2Q: 0.141, 31.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>led_inst/con_state_2_s3/CLK</td>
</tr>
<tr>
<td>0.860</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">led_inst/con_state_2_s3/Q</td>
</tr>
<tr>
<td>0.944</td>
<td>0.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>led_inst/n48_s16/I2</td>
</tr>
<tr>
<td>1.090</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">led_inst/n48_s16/F</td>
</tr>
<tr>
<td>1.094</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/n48_s15/I3</td>
</tr>
<tr>
<td>1.342</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" background: #97FFFF;">led_inst/n48_s15/F</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>0.744</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 63.344%; route: 0.087, 13.987%; tC2Q: 0.141, 22.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/con_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>led_inst/con_state_1_s1/CLK</td>
</tr>
<tr>
<td>0.863</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">led_inst/con_state_1_s1/Q</td>
</tr>
<tr>
<td>0.975</td>
<td>0.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>led_inst/n50_s5/I1</td>
</tr>
<tr>
<td>1.229</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C46[0][B]</td>
<td style=" background: #97FFFF;">led_inst/n50_s5/F</td>
</tr>
<tr>
<td>1.329</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_counter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>led_inst/row_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.659</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 41.639%; route: 0.212, 34.754%; tC2Q: 0.144, 23.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.498</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_inst/row_counter_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.004</td>
<td>0.004</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>26.983</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>led_inst/row_counter_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.731</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>led_inst/row_counter_0_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.501</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_inst/row_counter_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.986</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>led_inst/row_counter_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.004</td>
<td>0.004</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.736</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>led_inst/row_counter_0_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.503</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.753</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_inst/row_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.004</td>
<td>0.004</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>26.974</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>led_inst/row_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>led_inst/row_counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.503</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.753</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_inst/row_counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.004</td>
<td>0.004</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>26.974</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>led_inst/row_counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>led_inst/row_counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.503</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.753</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.004</td>
<td>0.004</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>26.974</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>led_inst/row_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>led_inst/row_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.503</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.753</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_inst/row_counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.004</td>
<td>0.004</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>26.974</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>led_inst/row_counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.728</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>led_inst/row_counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.507</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_inst/row_counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.976</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>led_inst/row_counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.004</td>
<td>0.004</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.733</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>led_inst/row_counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.507</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_inst/row_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.976</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>led_inst/row_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.004</td>
<td>0.004</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.733</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>led_inst/row_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.507</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_inst/row_counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.976</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>led_inst/row_counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.004</td>
<td>0.004</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.733</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>led_inst/row_counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.507</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_inst/row_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.976</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>led_inst/row_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.004</td>
<td>0.004</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.733</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>led_inst/row_counter_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>31</td>
<td>clk</td>
<td>45.549</td>
<td>1.982</td>
</tr>
<tr>
<td>14</td>
<td>led_inst/con_state[0]</td>
<td>45.857</td>
<td>0.609</td>
</tr>
<tr>
<td>14</td>
<td>led_inst/con_state[1]</td>
<td>45.746</td>
<td>0.630</td>
</tr>
<tr>
<td>13</td>
<td>led_inst/con_state[2]</td>
<td>45.762</td>
<td>0.493</td>
</tr>
<tr>
<td>11</td>
<td>led_inst/n63_9</td>
<td>45.746</td>
<td>2.905</td>
</tr>
<tr>
<td>6</td>
<td>led_inst/col_counter[0]</td>
<td>47.036</td>
<td>2.490</td>
</tr>
<tr>
<td>6</td>
<td>led_inst/row_counter[0]</td>
<td>48.453</td>
<td>0.629</td>
</tr>
<tr>
<td>5</td>
<td>led_inst/n57_13</td>
<td>47.724</td>
<td>0.632</td>
</tr>
<tr>
<td>5</td>
<td>led_inst/col_counter[1]</td>
<td>47.119</td>
<td>2.116</td>
</tr>
<tr>
<td>5</td>
<td>led_inst/row_counter[1]</td>
<td>48.495</td>
<td>0.576</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C46</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C47</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C57</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C42</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C73</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
