Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_tb_behav xil_defaultlib.testbench_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump' [D:/code_of_verilog/project_25/project_25.srcs/sources_1/new/SCPU.v:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_in' [D:/code_of_verilog/project_25/project_25.srcs/sources_1/new/DataPath.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_path
Compiling module xil_defaultlib.SCPU
Compiling module dist_mem_gen_v8_0_14.dist_mem_gen_v8_0_14(C_FAMILY="a...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_14.dist_mem_gen_v8_0_14(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.testbench_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_tb_behav
