Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\MatiOliva\Documents\00-ProyectosQuartus\efficient_lockin\procesador.qsys --block-symbol-file --output-directory=C:\Users\MatiOliva\Documents\00-ProyectosQuartus\efficient_lockin\procesador --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading efficient_lockin/procesador.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 17.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding divisor_clock [altera_avalon_pio 17.1]
Progress: Parameterizing module divisor_clock
Progress: Adding enable [altera_avalon_pio 17.1]
Progress: Parameterizing module enable
Progress: Adding fifo0_32_bit [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo0_32_bit
Progress: Adding fifo0_64_bit_down [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo0_64_bit_down
Progress: Adding fifo0_64_bit_up [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo0_64_bit_up
Progress: Adding fifo1_32_bit [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo1_32_bit
Progress: Adding fifo1_64_bit_down [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo1_64_bit_down
Progress: Adding fifo1_64_bit_up [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo1_64_bit_up
Progress: Adding finalizacion [altera_avalon_pio 17.1]
Progress: Parameterizing module finalizacion
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding parameters [slave_template 2.0]
Progress: Parameterizing module parameters
Progress: Adding parameters_1 [slave_template 2.0]
Progress: Parameterizing module parameters_1
Progress: Adding parameters_2 [slave_template 2.0]
Progress: Parameterizing module parameters_2
Progress: Adding parameters_3 [slave_template 2.0]
Progress: Parameterizing module parameters_3
Progress: Adding pll [altera_pll 17.1]
Progress: Parameterizing module pll
Progress: Adding pll_reconfigurar [altera_pll_reconfig 17.1]
Progress: Parameterizing module pll_reconfigurar
Progress: Adding program_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module program_memory
Progress: Adding reset [altera_avalon_pio 17.1]
Progress: Parameterizing module reset
Progress: Adding reset_bridge_0 [altera_reset_bridge 17.1]
Progress: Parameterizing module reset_bridge_0
Progress: Adding result0_32_bit [altera_avalon_pio 17.1]
Progress: Parameterizing module result0_32_bit
Progress: Adding result0_64_bit_down [altera_avalon_pio 17.1]
Progress: Parameterizing module result0_64_bit_down
Progress: Adding result0_64_bit_up [altera_avalon_pio 17.1]
Progress: Parameterizing module result0_64_bit_up
Progress: Adding result1_32_bit [altera_avalon_pio 17.1]
Progress: Parameterizing module result1_32_bit
Progress: Adding result1_64_bit_down [altera_avalon_pio 17.1]
Progress: Parameterizing module result1_64_bit_down
Progress: Adding result1_64_bit_up [altera_avalon_pio 17.1]
Progress: Parameterizing module result1_64_bit_up
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: procesador.fifo0_32_bit: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.fifo0_64_bit_down: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.fifo0_64_bit_up: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.fifo1_32_bit: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.fifo1_64_bit_down: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.fifo1_64_bit_up: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.finalizacion: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: procesador.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: procesador.pll: Able to implement PLL with user settings
Info: procesador.result0_32_bit: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.result0_64_bit_down: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.result0_64_bit_up: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.result1_32_bit: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.result1_64_bit_down: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.result1_64_bit_up: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\MatiOliva\Documents\00-ProyectosQuartus\efficient_lockin\procesador.qsys --synthesis=VERILOG --output-directory=C:\Users\MatiOliva\Documents\00-ProyectosQuartus\efficient_lockin\procesador\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading efficient_lockin/procesador.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 17.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding divisor_clock [altera_avalon_pio 17.1]
Progress: Parameterizing module divisor_clock
Progress: Adding enable [altera_avalon_pio 17.1]
Progress: Parameterizing module enable
Progress: Adding fifo0_32_bit [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo0_32_bit
Progress: Adding fifo0_64_bit_down [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo0_64_bit_down
Progress: Adding fifo0_64_bit_up [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo0_64_bit_up
Progress: Adding fifo1_32_bit [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo1_32_bit
Progress: Adding fifo1_64_bit_down [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo1_64_bit_down
Progress: Adding fifo1_64_bit_up [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo1_64_bit_up
Progress: Adding finalizacion [altera_avalon_pio 17.1]
Progress: Parameterizing module finalizacion
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding parameters [slave_template 2.0]
Progress: Parameterizing module parameters
Progress: Adding parameters_1 [slave_template 2.0]
Progress: Parameterizing module parameters_1
Progress: Adding parameters_2 [slave_template 2.0]
Progress: Parameterizing module parameters_2
Progress: Adding parameters_3 [slave_template 2.0]
Progress: Parameterizing module parameters_3
Progress: Adding pll [altera_pll 17.1]
Progress: Parameterizing module pll
Progress: Adding pll_reconfigurar [altera_pll_reconfig 17.1]
Progress: Parameterizing module pll_reconfigurar
Progress: Adding program_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module program_memory
Progress: Adding reset [altera_avalon_pio 17.1]
Progress: Parameterizing module reset
Progress: Adding reset_bridge_0 [altera_reset_bridge 17.1]
Progress: Parameterizing module reset_bridge_0
Progress: Adding result0_32_bit [altera_avalon_pio 17.1]
Progress: Parameterizing module result0_32_bit
Progress: Adding result0_64_bit_down [altera_avalon_pio 17.1]
Progress: Parameterizing module result0_64_bit_down
Progress: Adding result0_64_bit_up [altera_avalon_pio 17.1]
Progress: Parameterizing module result0_64_bit_up
Progress: Adding result1_32_bit [altera_avalon_pio 17.1]
Progress: Parameterizing module result1_32_bit
Progress: Adding result1_64_bit_down [altera_avalon_pio 17.1]
Progress: Parameterizing module result1_64_bit_down
Progress: Adding result1_64_bit_up [altera_avalon_pio 17.1]
Progress: Parameterizing module result1_64_bit_up
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: procesador.fifo0_32_bit: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.fifo0_64_bit_down: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.fifo0_64_bit_up: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.fifo1_32_bit: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.fifo1_64_bit_down: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.fifo1_64_bit_up: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: procesador.finalizacion: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: procesador.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: procesador.pll: Able to implement PLL with user settings
Info: procesador.result0_32_bit: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.result0_64_bit_down: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.result0_64_bit_up: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.result1_32_bit: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.result1_64_bit_down: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador.result1_64_bit_up: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: procesador: Generating procesador "procesador" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: divisor_clock: Starting RTL generation for module 'procesador_divisor_clock'
Info: divisor_clock:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=procesador_divisor_clock --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0006_divisor_clock_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0006_divisor_clock_gen//procesador_divisor_clock_component_configuration.pl  --do_build_sim=0  ]
Info: divisor_clock: Done RTL generation for module 'procesador_divisor_clock'
Info: divisor_clock: "procesador" instantiated altera_avalon_pio "divisor_clock"
Info: enable: Starting RTL generation for module 'procesador_enable'
Info: enable:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=procesador_enable --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0007_enable_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0007_enable_gen//procesador_enable_component_configuration.pl  --do_build_sim=0  ]
Info: enable: Done RTL generation for module 'procesador_enable'
Info: enable: "procesador" instantiated altera_avalon_pio "enable"
Info: fifo0_32_bit: Starting RTL generation for module 'procesador_fifo0_32_bit'
Info: fifo0_32_bit:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=procesador_fifo0_32_bit --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0008_fifo0_32_bit_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0008_fifo0_32_bit_gen//procesador_fifo0_32_bit_component_configuration.pl  --do_build_sim=0  ]
Info: fifo0_32_bit: Done RTL generation for module 'procesador_fifo0_32_bit'
Info: fifo0_32_bit: "procesador" instantiated altera_avalon_fifo "fifo0_32_bit"
Info: finalizacion: Starting RTL generation for module 'procesador_finalizacion'
Info: finalizacion:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=procesador_finalizacion --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0009_finalizacion_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0009_finalizacion_gen//procesador_finalizacion_component_configuration.pl  --do_build_sim=0  ]
Info: finalizacion: Done RTL generation for module 'procesador_finalizacion'
Info: finalizacion: "procesador" instantiated altera_avalon_pio "finalizacion"
Info: jtag_uart_0: Starting RTL generation for module 'procesador_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=procesador_jtag_uart_0 --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0010_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0010_jtag_uart_0_gen//procesador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'procesador_jtag_uart_0'
Info: jtag_uart_0: "procesador" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "procesador" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: parameters: "procesador" instantiated slave_template "parameters"
Info: pll: "procesador" instantiated altera_pll "pll"
Warning: quartus_synth: A Duplicate file was overwritten with path: altera_pll_reconfig_top.v
Info: pll_reconfigurar: "procesador" instantiated altera_pll_reconfig "pll_reconfigurar"
Info: program_memory: Starting RTL generation for module 'procesador_program_memory'
Info: program_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=procesador_program_memory --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0014_program_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0014_program_memory_gen//procesador_program_memory_component_configuration.pl  --do_build_sim=0  ]
Info: program_memory: Done RTL generation for module 'procesador_program_memory'
Info: program_memory: "procesador" instantiated altera_avalon_onchip_memory2 "program_memory"
Info: reset: Starting RTL generation for module 'procesador_reset'
Info: reset:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=procesador_reset --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0015_reset_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0015_reset_gen//procesador_reset_component_configuration.pl  --do_build_sim=0  ]
Info: reset: Done RTL generation for module 'procesador_reset'
Info: reset: "procesador" instantiated altera_avalon_pio "reset"
Info: result0_32_bit: Starting RTL generation for module 'procesador_result0_32_bit'
Info: result0_32_bit:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=procesador_result0_32_bit --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0016_result0_32_bit_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0016_result0_32_bit_gen//procesador_result0_32_bit_component_configuration.pl  --do_build_sim=0  ]
Info: result0_32_bit: Done RTL generation for module 'procesador_result0_32_bit'
Info: result0_32_bit: "procesador" instantiated altera_avalon_pio "result0_32_bit"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "procesador" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "procesador" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "procesador" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'procesador_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=procesador_nios2_gen2_0_cpu --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9402_6640770028931470441.dir/0019_cpu_gen//procesador_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.02.14 13:49:32 (*) Starting Nios II generation
Info: cpu: # 2023.02.14 13:49:32 (*)   Checking for plaintext license.
Info: cpu: # 2023.02.14 13:49:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2023.02.14 13:49:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.02.14 13:49:32 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.02.14 13:49:32 (*)   Plaintext license not found.
Info: cpu: # 2023.02.14 13:49:32 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.02.14 13:49:32 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.02.14 13:49:32 (*)   Creating all objects for CPU
Info: cpu: # 2023.02.14 13:49:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.02.14 13:49:33 (*)   Creating plain-text RTL
Info: cpu: # 2023.02.14 13:49:34 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'procesador_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: procesador: Done "procesador" with 37 modules, 58 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
