#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri May 19 10:55:22 2017
# Process ID: 4132
# Current directory: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/synth_1
# Command line: vivado.exe -log main_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_unit.tcl
# Log file: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/synth_1/main_unit.vds
# Journal file: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main_unit.tcl -notrace
Command: synth_design -top main_unit -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 275.602 ; gain = 66.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_unit' [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/main_unit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/debouncer.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/debouncer.vhd:40]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/I2C_Controller.vhd:22]
	Parameter input_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'I2C_Master' [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/I2C_Master.vhd:26]
	Parameter input_frequency bound to: 100000000 - type: integer 
	Parameter output_frequency bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'I2C_Master' (2#1) [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/I2C_Master.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (3#1) [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/I2C_Controller.vhd:22]
INFO: [Synth 8-638] synthesizing module 'baud_rate_generator' [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/baud_rate_generator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'baud_rate_generator' (4#1) [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/baud_rate_generator.vhd:42]
INFO: [Synth 8-638] synthesizing module 'TX_FSM' [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/TX_FSM.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'TX_FSM' (5#1) [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/TX_FSM.vhd:46]
INFO: [Synth 8-638] synthesizing module 'RX_FSM' [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/rx_fsm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'RX_FSM' (6#1) [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/rx_fsm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/Desktop/displ7seg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (7#1) [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/Desktop/displ7seg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'main_unit' (8#1) [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/main_unit.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 312.953 ; gain = 103.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 312.953 ; gain = 103.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_unit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_unit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 627.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 627.707 ; gain = 418.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 627.707 ; gain = 418.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 627.707 ; gain = 418.730
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Rdy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "I2C_RW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "TX_baud_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RX_baud_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "TX_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "bit_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "RX_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "baud_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "baud_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "baud_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bit_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RX_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start_connection" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 627.707 ; gain = 418.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  10 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
	  15 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module I2C_Master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	  15 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module I2C_Controller 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module baud_rate_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TX_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module RX_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module displ7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[4]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[0]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[5]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[1]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[6]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[2]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[3]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[7]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Slv_reg_reg[6]' (FDE) to 'temp_sensor/Slv_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Slv_reg_reg[0]' (FDE) to 'temp_sensor/Slv_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Slv_reg_reg[1]' (FDE) to 'temp_sensor/Slv_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Slv_reg_reg[2]' (FDE) to 'temp_sensor/Slv_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (temp_sensor/\Slv_reg_reg[3] )
INFO: [Synth 8-3886] merging instance 'temp_sensor/Slv_reg_reg[4]' (FDE) to 'temp_sensor/Slv_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp_sensor/\Slv_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'led_reg[1]' (FDE) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_reg[2]' (FDE) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_reg[3]' (FDE) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_reg[4]' (FDE) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_reg[5]' (FDE) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_reg[6]' (FDE) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_reg[7]' (FDE) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_reg[8]' (FDE) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[4]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[0]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[5]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[1]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[6]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[2]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[3]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp_sensor/I2C/\Data_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Addr_RW_reg_reg[7]' (FDE) to 'temp_sensor/I2C/Addr_RW_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Addr_RW_reg_reg[1]' (FDE) to 'temp_sensor/I2C/Addr_RW_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Addr_RW_reg_reg[2]' (FDE) to 'temp_sensor/I2C/Addr_RW_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Addr_RW_reg_reg[3]' (FDE) to 'temp_sensor/I2C/Addr_RW_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Addr_RW_reg_reg[5]' (FDE) to 'temp_sensor/I2C/Addr_RW_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp_sensor/I2C/\Addr_RW_reg_reg[6] )
WARNING: [Synth 8-3332] Sequential element (Addr_RW_reg_reg[6]) is unused and will be removed from module I2C_Master.
WARNING: [Synth 8-3332] Sequential element (Data_reg_reg[7]) is unused and will be removed from module I2C_Master.
WARNING: [Synth 8-3332] Sequential element (Slv_reg_reg[3]) is unused and will be removed from module I2C_Controller.
WARNING: [Synth 8-3332] Sequential element (Slv_reg_reg[5]) is unused and will be removed from module I2C_Controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 627.707 ; gain = 418.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 627.707 ; gain = 418.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 627.707 ; gain = 418.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 627.707 ; gain = 418.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 627.707 ; gain = 418.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 627.707 ; gain = 418.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   112|
|3     |LUT1   |   294|
|4     |LUT2   |   125|
|5     |LUT3   |   110|
|6     |LUT4   |    78|
|7     |LUT5   |    49|
|8     |LUT6   |    71|
|9     |FDCE   |    62|
|10    |FDRE   |   265|
|11    |FDSE   |     4|
|12    |IBUF   |     3|
|13    |IOBUF  |     1|
|14    |OBUF   |    31|
|15    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------------+------+
|      |Instance         |Module              |Cells |
+------+-----------------+--------------------+------+
|1     |top              |                    |  1207|
|2     |  debounce_reset |debouncer           |     4|
|3     |  temp_sensor    |I2C_Controller      |   392|
|4     |    I2C          |I2C_Master          |   359|
|5     |  baud_rate      |baud_rate_generator |    61|
|6     |  tx_fsm         |TX_FSM              |   123|
|7     |  rx_fsm         |RX_FSM              |   222|
|8     |  ssd            |displ7seg           |    92|
+------+-----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 627.707 ; gain = 418.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 627.707 ; gain = 103.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 627.707 ; gain = 418.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 627.707 ; gain = 418.730
INFO: [Common 17-1381] The checkpoint 'C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/synth_1/main_unit.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 627.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 19 10:55:55 2017...
