============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Mar 18 2025  01:07:11 pm
  Module:                 full_adder
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3574 ps) Path Delay Check
     Startpoint: (R) Cin
       Endpoint: (F) S

                   Capture    Launch  
      Path Delay:+    4000         -  
      Drv Adjust:+       0         0  
         Arrival:=    4000            
                                      
   Required Time:=    4000            
       Data Path:-     426            
           Slack:=    3574            

Exceptions/Constraints:
  max_delay             4000            zipped_path_delay_0 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  Cin            -       -     R     (arrival)      1  5.0  1000     0       0    (-,-) 
  g89__2398/S    -       B->S  F     ADDFX2         1 53.9   207   426     426    (-,-) 
  S              <<<     -     F     (port)         -    -     -     0     426    (-,-) 
#---------------------------------------------------------------------------------------

