This is an example of frame buffer reading from DDR3 using Zynq SOc
Xilinx frame Buffer IP is quite helpful and easier to handle than VDMA.
Here, the three unique frame has been saved in the DDR3 memory and 
it was displayed at variable refresh rate. The video output is always fixed to the 
60 fps.

Vivado Version: 2020.2
Zybo board.

Folder repo: belongs to Digilent INc.
