TimeQuest Timing Analyzer report for sdram_ov5640_sobel_vga
Thu May 11 10:27:36 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 12. Slow 1200mV 85C Model Setup: 'reg_config:reg_config_inst|clock_20k'
 13. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CMOS_PCLK'
 15. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK'
 17. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'CMOS_PCLK'
 19. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'reg_config:reg_config_inst|clock_20k'
 21. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'CLOCK'
 24. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Recovery: 'reg_config:reg_config_inst|clock_20k'
 28. Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'
 29. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'reg_config:reg_config_inst|clock_20k'
 32. Slow 1200mV 85C Model Removal: 'CMOS_PCLK'
 33. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Output Enable Times
 49. Minimum Output Enable Times
 50. Output Disable Times
 51. Minimum Output Disable Times
 52. Slow 1200mV 85C Model Metastability Report
 53. Slow 1200mV 0C Model Fmax Summary
 54. Slow 1200mV 0C Model Setup Summary
 55. Slow 1200mV 0C Model Hold Summary
 56. Slow 1200mV 0C Model Recovery Summary
 57. Slow 1200mV 0C Model Removal Summary
 58. Slow 1200mV 0C Model Minimum Pulse Width Summary
 59. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'
 61. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Setup: 'CMOS_PCLK'
 63. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Setup: 'CLOCK'
 65. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 66. Slow 1200mV 0C Model Hold: 'CMOS_PCLK'
 67. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 68. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'
 70. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Hold: 'CLOCK'
 72. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 73. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 75. Slow 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'
 76. Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'
 77. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 78. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'
 80. Slow 1200mV 0C Model Removal: 'CMOS_PCLK'
 81. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 82. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 83. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 84. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. Slow 1200mV 0C Model Metastability Report
101. Fast 1200mV 0C Model Setup Summary
102. Fast 1200mV 0C Model Hold Summary
103. Fast 1200mV 0C Model Recovery Summary
104. Fast 1200mV 0C Model Removal Summary
105. Fast 1200mV 0C Model Minimum Pulse Width Summary
106. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
107. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'
109. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
110. Fast 1200mV 0C Model Setup: 'CMOS_PCLK'
111. Fast 1200mV 0C Model Setup: 'CLOCK'
112. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
113. Fast 1200mV 0C Model Hold: 'CMOS_PCLK'
114. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
115. Fast 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'
116. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
117. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
118. Fast 1200mV 0C Model Hold: 'CLOCK'
119. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
120. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
121. Fast 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'
122. Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'
123. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
124. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
125. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
126. Fast 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'
127. Fast 1200mV 0C Model Removal: 'CMOS_PCLK'
128. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
129. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
130. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
131. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
137. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
138. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
139. Setup Times
140. Hold Times
141. Clock to Output Times
142. Minimum Clock to Output Times
143. Output Enable Times
144. Minimum Output Enable Times
145. Output Disable Times
146. Minimum Output Disable Times
147. Fast 1200mV 0C Model Metastability Report
148. Multicorner Timing Analysis Summary
149. Setup Times
150. Hold Times
151. Clock to Output Times
152. Minimum Clock to Output Times
153. Board Trace Model Assignments
154. Input Transition Times
155. Signal Integrity Metrics (Slow 1200mv 0c Model)
156. Signal Integrity Metrics (Slow 1200mv 85c Model)
157. Signal Integrity Metrics (Fast 1200mv 0c Model)
158. Setup Transfers
159. Hold Transfers
160. Recovery Transfers
161. Removal Transfers
162. Report TCCS
163. Report RSKM
164. Unconstrained Paths
165. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; sdram_ov5640_sobel_vga                            ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; CLOCK                                                                 ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { CLOCK }                                                                 ;
; CMOS_PCLK                                                             ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { CMOS_PCLK }                                                             ;
; reg_config:reg_config_inst|clock_20k                                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { reg_config:reg_config_inst|clock_20k }                                  ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; Generated ; 15.384  ; 65.0 MHz   ; 0.000 ; 7.692  ; 50.00      ; 8         ; 65          ;       ;        ;           ;            ; false    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]    ; { u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] }    ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 41.666  ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 125.000 ; 8.0 MHz    ; 0.000 ; 62.500 ; 50.00      ; 25        ; 4           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] } ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; 62.25 MHz  ; 62.25 MHz       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;                                                ;
; 131.54 MHz ; 131.54 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 147.84 MHz ; 147.84 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 196.5 MHz  ; 196.5 MHz       ; CLOCK                                                                 ;                                                ;
; 197.63 MHz ; 197.63 MHz      ; reg_config:reg_config_inst|clock_20k                                  ;                                                ;
; 293.17 MHz ; 238.04 MHz      ; CMOS_PCLK                                                             ; limit due to minimum period restriction (tmin) ;
; 657.03 MHz ; 402.09 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -4.415  ; -14.287       ;
; reg_config:reg_config_inst|clock_20k                                  ; -4.060  ; -150.499      ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -4.044  ; -14.730       ;
; CMOS_PCLK                                                             ; -2.411  ; -101.843      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.747  ; -0.747        ;
; CLOCK                                                                 ; 14.911  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 123.478 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -1.292 ; -4.182        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.805 ; -1.923        ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.339 ; -4.835        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.151 ; -0.151        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.434  ; 0.000         ;
; CLOCK                                                                 ; 0.454  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.076  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -4.478 ; -2162.711     ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -1.703 ; -3.406        ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.797 ; -10.912       ;
; CMOS_PCLK                                                             ; -0.452 ; -11.473       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.317  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 37.427 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; reg_config:reg_config_inst|clock_20k                                  ; -0.930 ; -14.566       ;
; CMOS_PCLK                                                             ; -0.446 ; -5.117        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.444  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.189  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 2.688  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.673  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.201 ; -115.206      ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.487 ; -66.915       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.693  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.222  ; 0.000         ;
; CLOCK                                                                 ; 9.742  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.551 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 62.222 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -4.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.941     ; 2.415      ;
; -4.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.897     ; 2.310      ;
; -4.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.941     ; 2.149      ;
; -4.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.897     ; 2.176      ;
; -4.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.941     ; 2.113      ;
; -4.060 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.897     ; 2.104      ;
; -4.004 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.941     ; 2.004      ;
; -3.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.897     ; 2.012      ;
; -3.738 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.941     ; 1.738      ;
; -3.724 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.897     ; 1.768      ;
; -3.239 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.297     ; 0.883      ;
; -0.886 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.177      ; 2.740      ;
; -0.879 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.178      ; 2.734      ;
; -0.680 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.177      ; 2.534      ;
; -0.606 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.177      ; 2.460      ;
; -0.602 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.175      ; 2.070      ;
; -0.580 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.175      ; 2.048      ;
; -0.565 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.175      ; 2.033      ;
; -0.536 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.178      ; 2.391      ;
; -0.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.178      ; 2.353      ;
; -0.431 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.175      ; 1.899      ;
; -0.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.178      ; 2.274      ;
; -0.415 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.175      ; 1.883      ;
; -0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.177      ; 2.254      ;
; -0.400 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.175      ; 1.868      ;
; -0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.177      ; 2.115      ;
; -0.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.178      ; 2.081      ;
; -0.215 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.175      ; 1.683      ;
; -0.209 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.175      ; 1.677      ;
; -0.187 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.175      ; 1.655      ;
; -0.097 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.175      ; 1.565      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.098     ; 3.270      ;
; 1.967  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.868      ;
; 1.967  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.868      ;
; 1.967  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.868      ;
; 1.967  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.868      ;
; 1.967  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.868      ;
; 1.967  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.868      ;
; 1.967  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.868      ;
; 1.967  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.868      ;
; 1.967  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.868      ;
; 1.967  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.868      ;
; 1.998  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 2.927      ;
; 1.998  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 2.927      ;
; 2.253  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.162     ; 2.586      ;
; 2.398  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.966      ;
; 2.399  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.965      ;
; 2.409  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.955      ;
; 2.410  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.954      ;
; 2.450  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.914      ;
; 2.451  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.913      ;
; 2.546  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.383      ;
; 2.546  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.383      ;
; 2.546  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.383      ;
; 2.546  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.383      ;
; 2.563  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.371      ;
; 2.564  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.370      ;
; 2.681  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.683      ;
; 2.682  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.682      ;
; 2.730  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.634      ;
; 2.731  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.633      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.176      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.176      ;
; 2.797  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.132      ;
; 2.797  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.132      ;
; 2.797  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.132      ;
; 2.797  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.132      ;
; 2.821  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.543      ;
; 2.823  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.541      ;
; 2.832  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.532      ;
; 2.834  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.530      ;
; 2.873  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.491      ;
; 2.875  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.489      ;
; 2.878  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.056      ;
; 2.878  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.067     ; 7.056      ;
; 2.880  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.049      ;
; 2.880  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.049      ;
; 2.880  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.049      ;
; 2.880  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.049      ;
; 2.888  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.041      ;
; 2.888  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.041      ;
; 2.888  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.041      ;
; 2.888  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.041      ;
; 2.891  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.038      ;
; 2.891  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.038      ;
; 2.891  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.038      ;
; 2.891  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 7.038      ;
; 2.895  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.469      ;
; 2.896  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.363      ; 7.468      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.060 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.094     ; 4.967      ;
; -4.054 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.094     ; 4.961      ;
; -4.019 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.094     ; 4.926      ;
; -3.937 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.843      ;
; -3.935 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.096     ; 4.840      ;
; -3.929 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.837      ;
; -3.925 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.843      ;
; -3.913 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.821      ;
; -3.908 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.816      ;
; -3.904 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.810      ;
; -3.899 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.807      ;
; -3.874 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.780      ;
; -3.872 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.780      ;
; -3.870 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.779      ;
; -3.868 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.094     ; 4.775      ;
; -3.863 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.772      ;
; -3.857 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.776      ;
; -3.847 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.097     ; 4.751      ;
; -3.847 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.753      ;
; -3.845 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.753      ;
; -3.844 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.098     ; 4.747      ;
; -3.842 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.097     ; 4.746      ;
; -3.838 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.096     ; 4.743      ;
; -3.831 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.739      ;
; -3.827 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.096     ; 4.732      ;
; -3.826 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.094     ; 4.733      ;
; -3.820 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.738      ;
; -3.810 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.097     ; 4.714      ;
; -3.809 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.098     ; 4.712      ;
; -3.809 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.094     ; 4.716      ;
; -3.809 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.097     ; 4.713      ;
; -3.806 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.725      ;
; -3.804 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.094     ; 4.711      ;
; -3.802 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.711      ;
; -3.795 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.704      ;
; -3.794 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.700      ;
; -3.794 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.700      ;
; -3.781 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.687      ;
; -3.777 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.683      ;
; -3.776 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.098     ; 4.679      ;
; -3.776 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.695      ;
; -3.772 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.678      ;
; -3.770 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.096     ; 4.675      ;
; -3.769 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.689      ;
; -3.769 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.689      ;
; -3.769 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.689      ;
; -3.767 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.673      ;
; -3.763 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.098     ; 4.666      ;
; -3.759 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.096     ; 4.664      ;
; -3.757 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.675      ;
; -3.756 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.674      ;
; -3.756 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.674      ;
; -3.754 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.672      ;
; -3.750 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.094     ; 4.657      ;
; -3.747 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.655      ;
; -3.743 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.097     ; 4.647      ;
; -3.742 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.097     ; 4.646      ;
; -3.741 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.094     ; 4.648      ;
; -3.736 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.644      ;
; -3.736 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.644      ;
; -3.726 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.632      ;
; -3.722 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.630      ;
; -3.714 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.098     ; 4.617      ;
; -3.709 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.615      ;
; -3.704 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.610      ;
; -3.701 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.621      ;
; -3.701 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.621      ;
; -3.701 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.621      ;
; -3.699 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.605      ;
; -3.694 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.614      ;
; -3.693 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.611      ;
; -3.693 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.602      ;
; -3.688 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.607      ;
; -3.688 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.606      ;
; -3.686 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.595      ;
; -3.671 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.579      ;
; -3.667 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.098     ; 4.570      ;
; -3.661 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.096     ; 4.566      ;
; -3.660 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.568      ;
; -3.650 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.096     ; 4.555      ;
; -3.640 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.094     ; 4.547      ;
; -3.637 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.543      ;
; -3.635 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.553      ;
; -3.633 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.097     ; 4.537      ;
; -3.632 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.094     ; 4.539      ;
; -3.628 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.537      ;
; -3.621 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.527      ;
; -3.621 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.530      ;
; -3.617 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.096     ; 4.522      ;
; -3.617 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.523      ;
; -3.616 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.522      ;
; -3.613 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.533      ;
; -3.611 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.530      ;
; -3.607 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.098     ; 4.510      ;
; -3.606 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.512      ;
; -3.600 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.506      ;
; -3.596 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.096     ; 4.501      ;
; -3.595 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.501      ;
; -3.595 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.095     ; 4.501      ;
; -3.592 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.512      ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -4.044 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.782     ; 2.951      ;
; -3.962 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.782     ; 2.869      ;
; -3.659 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.783     ; 2.565      ;
; -3.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.783     ; 2.483      ;
; -3.451 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.783     ; 2.357      ;
; -3.435 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.782     ; 2.342      ;
; -3.391 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.782     ; 2.298      ;
; -3.383 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.783     ; 2.289      ;
; -3.300 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.782     ; 2.207      ;
; -3.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.783     ; 1.968      ;
; -2.451 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.214     ; 3.046      ;
; -0.681 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.463     ;
; -0.672 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.454     ;
; -0.667 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.399      ; 16.451     ;
; -0.658 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.399      ; 16.442     ;
; -0.512 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 15.821     ;
; -0.503 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 15.812     ;
; -0.413 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.195     ;
; -0.413 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.195     ;
; -0.413 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.195     ;
; -0.413 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.195     ;
; -0.413 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.195     ;
; -0.413 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.195     ;
; -0.404 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.186     ;
; -0.404 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.186     ;
; -0.404 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.186     ;
; -0.404 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.186     ;
; -0.404 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.186     ;
; -0.404 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 16.186     ;
; -0.238 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.358      ; 15.981     ;
; -0.229 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.358      ; 15.972     ;
; 0.006  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 15.817     ;
; 0.015  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 15.808     ;
; 0.082  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.699     ;
; 0.096  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.398      ; 15.687     ;
; 0.133  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.648     ;
; 0.147  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.398      ; 15.636     ;
; 0.160  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 15.622     ;
; 0.169  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 15.613     ;
; 0.169  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 15.613     ;
; 0.178  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 15.604     ;
; 0.251  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 15.057     ;
; 0.302  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 15.006     ;
; 0.350  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.431     ;
; 0.350  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.431     ;
; 0.350  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.431     ;
; 0.350  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.431     ;
; 0.350  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.431     ;
; 0.350  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.431     ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.380     ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.380     ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.380     ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.380     ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.380     ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 15.380     ;
; 0.525  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.357      ; 15.217     ;
; 0.576  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.357      ; 15.166     ;
; 0.769  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.437      ; 15.053     ;
; 0.820  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.437      ; 15.002     ;
; 0.923  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 14.858     ;
; 0.932  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 14.849     ;
; 0.974  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 14.807     ;
; 0.983  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.396      ; 14.798     ;
; 1.887  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.895     ;
; 1.901  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.399      ; 13.883     ;
; 1.923  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.859     ;
; 1.937  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.399      ; 13.847     ;
; 2.056  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 13.253     ;
; 2.092  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 13.217     ;
; 2.155  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.627     ;
; 2.155  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.627     ;
; 2.155  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.627     ;
; 2.155  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.627     ;
; 2.155  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.627     ;
; 2.155  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.627     ;
; 2.191  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.591     ;
; 2.191  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.591     ;
; 2.191  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.591     ;
; 2.191  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.591     ;
; 2.191  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.591     ;
; 2.191  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.591     ;
; 2.330  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.358      ; 13.413     ;
; 2.366  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.358      ; 13.377     ;
; 2.574  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 13.249     ;
; 2.610  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 13.213     ;
; 2.728  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.054     ;
; 2.737  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.045     ;
; 2.764  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.018     ;
; 2.773  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.397      ; 13.009     ;
; 2.962  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.139     ; 12.284     ;
; 2.989  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.096     ; 12.300     ;
; 3.123  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.098     ; 12.164     ;
; 3.224  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.399      ; 12.560     ;
; 3.233  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.399      ; 12.551     ;
; 3.238  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 12.050     ;
; 3.412  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 11.876     ;
; 3.456  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 11.832     ;
; 3.541  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 11.747     ;
; 3.558  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 11.730     ;
; 3.598  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 11.690     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.411 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.159     ; 3.273      ;
; -2.287 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.062     ; 3.246      ;
; -2.273 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 3.233      ;
; -2.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 3.232      ;
; -2.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.186     ; 3.041      ;
; -2.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.159     ; 2.994      ;
; -2.109 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.062     ; 3.068      ;
; -2.095 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 3.055      ;
; -2.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 3.054      ;
; -2.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 3.043      ;
; -2.063 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 3.023      ;
; -2.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.239      ; 3.365      ;
; -2.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.239      ; 3.365      ;
; -2.057 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.246      ; 3.371      ;
; -2.044 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 3.010      ;
; -2.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.186     ; 2.858      ;
; -2.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.158     ; 2.870      ;
; -2.004 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.159     ; 2.866      ;
; -1.983 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.159     ; 2.845      ;
; -1.966 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.199     ; 2.788      ;
; -1.961 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.186     ; 2.796      ;
; -1.916 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.062     ; 2.875      ;
; -1.902 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 2.862      ;
; -1.901 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 2.861      ;
; -1.899 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 2.865      ;
; -1.895 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.158     ; 2.758      ;
; -1.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 2.845      ;
; -1.880 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.239      ; 3.187      ;
; -1.880 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.239      ; 3.187      ;
; -1.879 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.246      ; 3.193      ;
; -1.870 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.062     ; 2.829      ;
; -1.866 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 2.832      ;
; -1.861 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.078     ; 2.804      ;
; -1.860 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.078     ; 2.803      ;
; -1.854 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.078     ; 2.797      ;
; -1.853 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.078     ; 2.796      ;
; -1.847 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 2.807      ;
; -1.847 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 2.807      ;
; -1.834 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 2.794      ;
; -1.808 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.056     ; 2.773      ;
; -1.803 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.186     ; 2.638      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.772      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.772      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.772      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.772      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.772      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.772      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.772      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.772      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.772      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.772      ;
; -1.760 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.186     ; 2.595      ;
; -1.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 2.758      ;
; -1.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 2.758      ;
; -1.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 2.758      ;
; -1.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 2.758      ;
; -1.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 2.758      ;
; -1.752 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.056     ; 2.717      ;
; -1.751 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.056     ; 2.716      ;
; -1.736 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.199     ; 2.558      ;
; -1.720 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 2.686      ;
; -1.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.159     ; 2.560      ;
; -1.692 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 2.652      ;
; -1.692 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.062     ; 2.651      ;
; -1.688 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.186     ; 2.523      ;
; -1.687 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.239      ; 2.994      ;
; -1.687 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.239      ; 2.994      ;
; -1.686 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.246      ; 3.000      ;
; -1.675 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 2.641      ;
; -1.669 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 2.629      ;
; -1.669 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 2.629      ;
; -1.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.061     ; 2.616      ;
; -1.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 2.534      ;
; -1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 2.532      ;
; -1.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.594      ;
; -1.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.594      ;
; -1.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.594      ;
; -1.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.594      ;
; -1.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.594      ;
; -1.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.594      ;
; -1.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.594      ;
; -1.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.594      ;
; -1.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.594      ;
; -1.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.594      ;
; -1.601 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.199     ; 2.423      ;
; -1.581 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 2.580      ;
; -1.581 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 2.580      ;
; -1.581 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 2.580      ;
; -1.581 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 2.580      ;
; -1.581 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 2.580      ;
; -1.563 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 2.465      ;
; -1.562 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 2.464      ;
; -1.561 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 2.527      ;
; -1.559 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 2.525      ;
; -1.549 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.056     ; 2.514      ;
; -1.549 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.123     ; 2.447      ;
; -1.549 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.123     ; 2.447      ;
; -1.549 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.123     ; 2.447      ;
; -1.549 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.123     ; 2.447      ;
; -1.549 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.123     ; 2.447      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.747 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.103     ; 0.858      ;
; -0.707 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.103     ; 0.818      ;
; 34.902 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 6.666      ;
; 35.100 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 6.468      ;
; 35.343 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 6.225      ;
; 35.533 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 6.035      ;
; 35.968 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.600      ;
; 35.975 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.593      ;
; 36.058 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.510      ;
; 36.591 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.977      ;
; 36.593 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.975      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.673 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.913      ;
; 36.787 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.781      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.871 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.715      ;
; 36.873 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.695      ;
; 36.891 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.677      ;
; 36.984 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.584      ;
; 36.999 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.582      ;
; 37.079 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.502      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.114 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.472      ;
; 37.157 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.424      ;
; 37.230 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.338      ;
; 37.231 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.085     ; 4.351      ;
; 37.262 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.319      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.282      ;
; 37.329 ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.239      ;
; 37.351 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.230      ;
; 37.376 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.205      ;
; 37.462 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.119      ;
; 37.509 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.072      ;
; 37.521 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.047      ;
; 37.676 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 3.905      ;
; 37.684 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.082     ; 3.901      ;
; 37.684 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.082     ; 3.901      ;
; 37.684 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.082     ; 3.901      ;
; 37.684 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.082     ; 3.901      ;
; 37.684 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.082     ; 3.901      ;
; 37.684 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.082     ; 3.901      ;
; 37.684 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.082     ; 3.901      ;
; 37.684 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.082     ; 3.901      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK'                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.009      ;
; 14.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.009      ;
; 14.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.009      ;
; 14.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.009      ;
; 14.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.009      ;
; 14.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.009      ;
; 14.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.009      ;
; 14.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.009      ;
; 14.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.009      ;
; 14.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.009      ;
; 14.918 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.002      ;
; 14.918 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.002      ;
; 14.918 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.002      ;
; 14.918 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.002      ;
; 14.918 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.002      ;
; 14.918 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.002      ;
; 14.918 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.002      ;
; 14.918 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.002      ;
; 14.918 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.002      ;
; 14.918 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.002      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.989      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 14.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.982      ;
; 15.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.843      ;
; 15.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.843      ;
; 15.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.843      ;
; 15.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.843      ;
; 15.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.843      ;
; 15.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.843      ;
; 15.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.843      ;
; 15.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.843      ;
; 15.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.843      ;
; 15.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.843      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.823      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.762      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.762      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.762      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.762      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.762      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.762      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.762      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.762      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.762      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.762      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.763      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.763      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.763      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.763      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.763      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.763      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.763      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.763      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.763      ;
; 15.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.763      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.742      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.743      ;
; 15.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.743      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 123.478 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 125.000      ; -0.080     ; 1.443      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.857      ; 1.857      ;
; -1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.857      ; 2.141      ;
; -0.512 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.343      ; 3.123      ;
; -0.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.343      ; 3.136      ;
; -0.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.343      ; 3.136      ;
; -0.497 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.343      ; 3.138      ;
; -0.475 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.343      ; 3.160      ;
; -0.408 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.859      ; 2.743      ;
; -0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.859      ; 2.749      ;
; -0.324 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.857      ; 2.825      ;
; -0.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.857      ; 2.874      ;
; -0.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.857      ; 2.875      ;
; -0.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.857      ; 2.899      ;
; -0.225 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.857      ; 2.924      ;
; -0.208 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.859      ; 2.943      ;
; 0.432  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.937      ; 1.611      ;
; 0.441  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.937      ; 1.620      ;
; 0.441  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.937      ; 1.620      ;
; 0.441  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.937      ; 1.620      ;
; 0.454  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.937      ; 1.633      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.497  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.758      ;
; 0.497  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.758      ;
; 0.519  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 0.787      ;
; 0.524  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.106      ; 0.842      ;
; 0.537  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.379      ; 1.170      ;
; 0.569  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.379      ; 1.202      ;
; 0.572  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.379      ; 1.205      ;
; 0.587  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.326      ; 1.125      ;
; 0.602  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.379      ; 1.235      ;
; 0.639  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.561      ; 1.454      ;
; 0.652  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.109      ; 0.973      ;
; 0.665  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.326      ; 1.203      ;
; 0.665  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.106      ; 0.983      ;
; 0.688  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.561      ; 1.503      ;
; 0.697  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.561      ; 1.512      ;
; 0.706  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.099      ; 1.017      ;
; 0.723  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.561      ; 1.538      ;
; 0.739  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.123      ; 1.074      ;
; 0.749  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 1.017      ;
; 0.753  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 1.021      ;
; 0.759  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 1.027      ;
; 0.769  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.366      ; 1.389      ;
; 0.775  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 1.043      ;
; 0.780  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 1.048      ;
; 0.784  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.056      ; 1.052      ;
; 0.785  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.788      ; 1.827      ;
; 0.787  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 1.054      ;
; 0.801  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.379      ; 1.434      ;
; 0.811  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 1.078      ;
; 0.824  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 1.091      ;
; 0.827  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 1.094      ;
; 0.840  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 1.107      ;
; 0.854  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 1.091      ;
; 0.864  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.119      ; 1.195      ;
; 0.880  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.788      ; 1.922      ;
; 0.889  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.123      ; 1.224      ;
; 0.890  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.122      ; 1.224      ;
; 0.891  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.122      ; 1.225      ;
; 0.909  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.123      ; 1.244      ;
; 0.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.119      ; 1.247      ;
; 0.923  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.122      ; 1.257      ;
; 0.927  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.788      ; 1.969      ;
; 0.943  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.788      ; 1.985      ;
; 0.944  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.109      ; 1.265      ;
; 0.949  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.122      ; 1.283      ;
; 0.953  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.788      ; 1.995      ;
; 0.966  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.119      ; 1.297      ;
; 0.967  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 1.234      ;
; 0.967  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.788      ; 2.009      ;
; 0.969  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.788      ; 2.011      ;
; 0.973  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.366      ; 1.593      ;
; 0.981  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 1.273      ;
; 0.982  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 1.274      ;
; 1.004  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.078      ; 1.294      ;
; 1.006  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.083      ; 1.301      ;
; 1.007  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.108      ; 1.327      ;
; 1.011  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 1.248      ;
; 1.021  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 1.307      ;
; 1.026  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.788      ; 2.068      ;
; 1.026  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 1.293      ;
; 1.030  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 1.316      ;
; 1.033  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 1.319      ;
; 1.035  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.074      ; 1.321      ;
; 1.038  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 1.330      ;
; 1.042  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.788      ; 2.084      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.805 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.782      ; 1.297      ;
; -0.805 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.782      ; 1.297      ;
; -0.313 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.778      ; 1.393      ;
; -0.270 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.782      ; 1.832      ;
; -0.185 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.778      ; 1.521      ;
; -0.182 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.778      ; 1.524      ;
; -0.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.782      ; 1.934      ;
; -0.167 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.782      ; 1.935      ;
; -0.166 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.778      ; 1.540      ;
; -0.165 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.782      ; 1.937      ;
; -0.163 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.782      ; 1.939      ;
; -0.069 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.782      ; 2.033      ;
; -0.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.782      ; 2.055      ;
; 0.044  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.778      ; 1.750      ;
; 0.044  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.778      ; 1.750      ;
; 0.050  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.778      ; 1.756      ;
; 0.198  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.778      ; 1.904      ;
; 0.200  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.778      ; 1.906      ;
; 0.227  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.778      ; 1.933      ;
; 0.349  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.782      ; 2.451      ;
; 0.434  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.461  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.472      ; 1.187      ;
; 0.478  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.472      ; 1.204      ;
; 0.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.785      ;
; 0.498  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.472      ; 1.224      ;
; 0.500  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.509  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.804      ;
; 0.512  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.805      ;
; 0.517  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.810      ;
; 0.524  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.817      ;
; 0.541  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.269      ;
; 0.623  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.917      ;
; 0.624  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.917      ;
; 0.626  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.919      ;
; 0.650  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.943      ;
; 0.659  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.952      ;
; 0.664  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.957      ;
; 0.676  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.970      ;
; 0.680  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.974      ;
; 0.693  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.989      ;
; 0.697  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.991      ;
; 0.697  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.990      ;
; 0.700  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.993      ;
; 0.702  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.996      ;
; 0.710  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.003      ;
; 0.710  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.003      ;
; 0.715  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.008      ;
; 0.723  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.018      ;
; 0.723  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.016      ;
; 0.729  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.022      ;
; 0.732  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.025      ;
; 0.734  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.028      ;
; 0.739  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.034      ;
; 0.742  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.744  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.339 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.512      ; 2.455      ;
; -0.278 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.524      ; 2.528      ;
; -0.278 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.524      ; 2.528      ;
; -0.274 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.533      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.541      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.541      ;
; -0.266 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.541      ;
; -0.250 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.543      ;
; -0.249 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.544      ;
; -0.232 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.561      ;
; -0.223 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.570      ;
; -0.215 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.512      ; 2.579      ;
; -0.212 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.579      ;
; -0.207 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.508      ; 2.583      ;
; -0.201 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.513      ; 2.594      ;
; -0.198 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.510      ; 2.594      ;
; -0.192 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.510      ; 2.600      ;
; -0.180 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.613      ;
; -0.148 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.648      ;
; -0.130 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.666      ;
; -0.127 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.513      ; 2.668      ;
; -0.104 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.514      ; 2.692      ;
; 0.452  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.525  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.818      ;
; 0.795  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.088      ;
; 0.796  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.090      ;
; 0.799  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.092      ;
; 0.803  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.096      ;
; 0.819  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.112      ;
; 0.827  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.121      ;
; 0.828  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.122      ;
; 0.830  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.124      ;
; 0.988  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.281      ;
; 0.989  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.283      ;
; 1.014  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.308      ;
; 1.028  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.321      ;
; 1.041  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.334      ;
; 1.065  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[22]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.359      ;
; 1.081  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.375      ;
; 1.124  ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[15]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.417      ;
; 1.151  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.444      ;
; 1.157  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.451      ;
; 1.158  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.451      ;
; 1.166  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.459      ;
; 1.166  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.460      ;
; 1.167  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.460      ;
; 1.167  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.461      ;
; 1.175  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.468      ;
; 1.176  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.470      ;
; 1.182  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.476      ;
; 1.188  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.482      ;
; 1.191  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.485      ;
; 1.200  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.494      ;
; 1.292  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.585      ;
; 1.295  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.589      ;
; 1.297  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.591      ;
; 1.298  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.591      ;
; 1.303  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[2]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.596      ;
; 1.307  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.600      ;
; 1.307  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.601      ;
; 1.313  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.607      ;
; 1.314  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.095      ; 1.621      ;
; 1.316  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.610      ;
; 1.317  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[15]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.610      ;
; 1.322  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.616      ;
; 1.331  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.625      ;
; 1.340  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.633      ;
; 1.340  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.634      ;
; 1.357  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.650      ;
; 1.368  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.662      ;
; 1.369  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.662      ;
; 1.417  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[12]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.700      ;
; 1.439  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[18]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.722      ;
; 1.441  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.734      ;
; 1.447  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.741      ;
; 1.448  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.741      ;
; 1.453  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.747      ;
; 1.456  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.750      ;
; 1.471  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.765      ;
; 1.480  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.773      ;
; 1.485  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[21]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.779      ;
; 1.490  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.784      ;
; 1.497  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.790      ;
; 1.504  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[22]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.798      ;
; 1.508  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.802      ;
; 1.564  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[13]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.068      ; 1.844      ;
; 1.580  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[19]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.863      ;
; 1.587  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.881      ;
; 1.588  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.881      ;
; 1.630  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.924      ;
; 1.633  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.926      ;
; 1.637  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.930      ;
; 1.641  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[8]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.070      ; 1.923      ;
; 1.648  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.942      ;
; 1.656  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[20]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.067      ; 1.935      ;
; 1.662  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[11]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.065      ; 1.939      ;
; 1.665  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.959      ;
; 1.690  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[10]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.068      ; 1.970      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.151 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.746      ;
; -0.133 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.764      ;
; 0.760  ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761  ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762  ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762  ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763  ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764  ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.785  ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.079      ;
; 0.786  ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 1.115  ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115  ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116  ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116  ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116  ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116  ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117  ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117  ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117  ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118  ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118  ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.123  ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.124  ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124  ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.124  ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125  ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125  ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125  ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126  ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126  ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126  ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.420      ;
; 1.127  ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.132  ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.133  ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.133  ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.133  ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.134  ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.134  ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135  ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.429      ;
; 1.135  ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.429      ;
; 1.135  ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135  ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.429      ;
; 1.136  ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.169  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.463      ;
; 1.246  ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246  ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.247  ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.541      ;
; 1.247  ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247  ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.541      ;
; 1.247  ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.541      ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                  ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.434 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.478 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.212      ;
; 0.478 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.211      ;
; 0.485 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.219      ;
; 0.485 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.218      ;
; 0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.779      ;
; 0.505 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.239      ;
; 0.505 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.238      ;
; 0.507 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.241      ;
; 0.507 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.240      ;
; 0.509 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.513 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.247      ;
; 0.513 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.246      ;
; 0.515 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.249      ;
; 0.515 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.248      ;
; 0.524 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.260      ;
; 0.524 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.259      ;
; 0.527 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.530 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.531 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.267      ;
; 0.531 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.266      ;
; 0.535 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.271      ;
; 0.535 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.271      ;
; 0.535 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.270      ;
; 0.535 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.270      ;
; 0.547 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.281      ;
; 0.547 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.280      ;
; 0.548 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.282      ;
; 0.548 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.281      ;
; 0.551 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.285      ;
; 0.551 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.284      ;
; 0.569 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.305      ;
; 0.569 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.304      ;
; 0.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.917      ;
; 0.648 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.725 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.728 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.020      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.742 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.745 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.761 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.763 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.061      ;
; 0.768 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.768 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][8]                                                                                               ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                                            ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.618      ; 1.598      ;
; 0.769 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.769 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.770 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.770 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.774 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.068      ;
; 0.776 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.070      ;
; 0.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.070      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.790 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.793 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.087      ;
; 0.796 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.090      ;
; 0.797 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.531      ;
; 0.797 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.530      ;
; 0.797 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.091      ;
; 0.806 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.540      ;
; 0.806 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.539      ;
; 0.817 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.551      ;
; 0.820 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[1]                                      ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_datain_reg0              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.201      ;
; 0.831 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.565      ;
; 0.831 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.564      ;
; 0.841 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.581      ;
; 0.842 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.136      ;
; 0.844 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.577      ;
; 0.848 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[8]                                      ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_datain_reg0              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.229      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK'                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 0.746      ;
; 0.510 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 0.802      ;
; 0.745 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.038      ;
; 0.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.040      ;
; 0.752 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.044      ;
; 0.754 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.046      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.770 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.063      ;
; 0.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.251      ;
; 0.962 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.254      ;
; 0.968 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.260      ;
; 0.970 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.262      ;
; 1.100 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.392      ;
; 1.106 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.398      ;
; 1.109 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.401      ;
; 1.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.407      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.410      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.416      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.416      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.417      ;
; 1.131 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.423      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.425      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.426      ;
; 1.140 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.432      ;
; 1.165 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.457      ;
; 1.231 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.523      ;
; 1.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.529      ;
; 1.240 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.532      ;
; 1.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.538      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.539      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.539      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.541      ;
; 1.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.547      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.548      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.550      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.556      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.556      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.557      ;
; 1.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.563      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.566      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.565      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.566      ;
; 1.281 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.572      ;
; 1.295 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.587      ;
; 1.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.600      ;
; 1.314 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.606      ;
; 1.316 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.608      ;
; 1.342 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.634      ;
; 1.371 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.663      ;
; 1.371 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.663      ;
; 1.378 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.669      ;
; 1.380 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.672      ;
; 1.387 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.679      ;
; 1.387 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.678      ;
; 1.388 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.680      ;
; 1.388 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.679      ;
; 1.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.681      ;
; 1.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.681      ;
; 1.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.681      ;
; 1.396 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.688      ;
; 1.396 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.687      ;
; 1.396 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.688      ;
; 1.397 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.689      ;
; 1.397 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.688      ;
; 1.398 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.690      ;
; 1.398 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.080      ; 1.690      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.076 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.368      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -4.478 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.669     ; 4.618      ;
; -4.425 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.785     ; 2.945      ;
; -4.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.800     ; 3.263      ;
; -4.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.350     ; 4.655      ;
; -4.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.350     ; 4.655      ;
; -4.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.350     ; 4.655      ;
; -4.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.350     ; 4.655      ;
; -4.228 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.466     ; 2.982      ;
; -4.228 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.466     ; 2.982      ;
; -4.228 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.466     ; 2.982      ;
; -4.228 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.466     ; 2.982      ;
; -4.206 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.343     ; 4.719      ;
; -4.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.481     ; 3.300      ;
; -4.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.481     ; 3.300      ;
; -4.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.481     ; 3.300      ;
; -4.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.481     ; 3.300      ;
; -4.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.459     ; 3.046      ;
; -4.102 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.474     ; 3.364      ;
; -4.095 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.242      ;
; -4.095 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.242      ;
; -4.095 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.242      ;
; -4.095 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.242      ;
; -4.095 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.242      ;
; -4.043 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.234     ; 4.618      ;
; -4.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.569      ;
; -4.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.569      ;
; -4.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.569      ;
; -4.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.569      ;
; -4.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.569      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -4.024 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.662     ; 4.171      ;
; -3.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.887      ;
; -3.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.887      ;
; -3.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.887      ;
; -3.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.887      ;
; -3.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.887      ;
; -3.990 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.350     ; 2.945      ;
; -3.987 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.661     ; 4.135      ;
; -3.987 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.661     ; 4.135      ;
; -3.987 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.661     ; 4.135      ;
; -3.987 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.661     ; 4.135      ;
; -3.987 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.661     ; 4.135      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 2.498      ;
; -3.949 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.800     ; 2.838      ;
; -3.939 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.365     ; 3.263      ;
; -3.934 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.777     ; 2.462      ;
; -3.934 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.777     ; 2.462      ;
; -3.934 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.777     ; 2.462      ;
; -3.934 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.777     ; 2.462      ;
; -3.934 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.777     ; 2.462      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.920 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.816      ;
; -3.883 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.780      ;
; -3.883 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.780      ;
; -3.883 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.780      ;
; -3.883 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.780      ;
; -3.883 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.780      ;
; -3.752 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.481     ; 2.875      ;
; -3.752 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.481     ; 2.875      ;
; -3.752 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.481     ; 2.875      ;
; -3.752 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.481     ; 2.875      ;
; -3.677 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.474     ; 2.939      ;
; -3.648 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.225     ; 4.232      ;
; -3.595 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.341     ; 2.559      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.462      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.462      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.703 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.967      ;
; -1.703 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.967      ;
; -1.535 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.799      ;
; -1.535 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.799      ;
; -1.484 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.747      ;
; -1.484 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.747      ;
; -1.480 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.744      ;
; -1.480 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.744      ;
; -1.468 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.732      ;
; -1.468 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.732      ;
; -1.361 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.625      ;
; -1.361 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.625      ;
; -1.338 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.601      ;
; -1.338 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.601      ;
; -1.333 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.597      ;
; -1.333 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.597      ;
; -1.280 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.543      ;
; -1.280 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.543      ;
; -1.223 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.487      ;
; -1.223 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.487      ;
; -1.215 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.479      ;
; -1.215 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.479      ;
; -1.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.467      ;
; -1.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.467      ;
; -1.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.418      ;
; -1.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.418      ;
; -1.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.408      ;
; -1.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.408      ;
; -1.139 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.402      ;
; -1.139 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.402      ;
; -1.098 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.361      ;
; -1.098 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.361      ;
; -1.092 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.355      ;
; -1.092 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.355      ;
; -0.968 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.231      ;
; -0.968 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.231      ;
; -0.968 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.231      ;
; -0.968 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.231      ;
; -0.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.111      ;
; -0.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.111      ;
; -0.786 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.049      ;
; -0.786 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 3.049      ;
; -0.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.049      ;
; -0.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.687     ; 3.049      ;
; -0.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 2.946      ;
; -0.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.688     ; 2.946      ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.978      ; 2.698      ;
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.978      ; 2.698      ;
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.978      ; 2.698      ;
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.978      ; 2.698      ;
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.978      ; 2.698      ;
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.978      ; 2.698      ;
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.978      ; 2.698      ;
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.978      ; 2.698      ;
; -0.765 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.967      ; 2.655      ;
; -0.727 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.976      ; 2.626      ;
; -0.287 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.173      ;
; -0.287 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.173      ;
; -0.287 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.173      ;
; -0.287 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.173      ;
; -0.287 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.173      ;
; -0.287 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.173      ;
; -0.287 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.173      ;
; -0.287 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.173      ;
; -0.196 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.978      ; 2.097      ;
; -0.138 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.977      ; 2.038      ;
; -0.138 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.977      ; 2.038      ;
; -0.138 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.977      ; 2.038      ;
; -0.138 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.977      ; 2.038      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.452 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.023      ; 3.386      ;
; -0.452 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.023      ; 3.386      ;
; -0.452 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.023      ; 3.386      ;
; -0.452 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.023      ; 3.386      ;
; -0.452 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.023      ; 3.386      ;
; -0.452 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.023      ; 3.386      ;
; -0.452 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.023      ; 3.386      ;
; -0.452 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.023      ; 3.386      ;
; -0.452 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.023      ; 3.386      ;
; -0.452 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.023      ; 3.386      ;
; -0.452 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.023      ; 3.386      ;
; -0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.028      ; 3.370      ;
; -0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.028      ; 3.370      ;
; -0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.028      ; 3.370      ;
; -0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.028      ; 3.370      ;
; -0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.028      ; 3.370      ;
; -0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.028      ; 3.370      ;
; -0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.028      ; 3.370      ;
; -0.431 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.028      ; 3.370      ;
; -0.394 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.065      ; 3.370      ;
; -0.209 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.250      ; 3.370      ;
; -0.209 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.250      ; 3.370      ;
; -0.209 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.250      ; 3.370      ;
; -0.209 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.250      ; 3.370      ;
; -0.209 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.250      ; 3.370      ;
; -0.104 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.351      ; 3.366      ;
; -0.104 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.351      ; 3.366      ;
; -0.104 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.351      ; 3.366      ;
; -0.065 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.396      ; 3.372      ;
; -0.065 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.396      ; 3.372      ;
; -0.065 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.396      ; 3.372      ;
; -0.065 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.396      ; 3.372      ;
; -0.065 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.396      ; 3.372      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.398      ; 3.365      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.398      ; 3.365      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.398      ; 3.365      ;
; -0.054 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.399      ; 3.364      ;
; -0.054 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.399      ; 3.364      ;
; -0.054 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.399      ; 3.364      ;
; -0.054 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.399      ; 3.364      ;
; -0.054 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.399      ; 3.364      ;
; -0.054 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.399      ; 3.364      ;
; -0.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.425      ; 3.365      ;
; -0.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.425      ; 3.365      ;
; -0.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.425      ; 3.365      ;
; -0.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.425      ; 3.365      ;
; -0.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.425      ; 3.365      ;
; -0.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.425      ; 3.365      ;
; -0.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.425      ; 3.365      ;
; -0.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.425      ; 3.365      ;
; -0.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.425      ; 3.365      ;
; -0.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.425      ; 3.365      ;
; -0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.437      ; 3.371      ;
; -0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.437      ; 3.371      ;
; -0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.437      ; 3.371      ;
; -0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.437      ; 3.371      ;
; -0.023 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.437      ; 3.371      ;
; -0.016 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.438      ; 3.365      ;
; -0.016 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.438      ; 3.365      ;
; -0.016 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.438      ; 3.365      ;
; -0.016 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.438      ; 3.365      ;
; -0.016 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.438      ; 3.365      ;
; 0.307  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.771      ; 3.375      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.798      ; 3.376      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.798      ; 3.376      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.798      ; 3.376      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.798      ; 3.376      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.798      ; 3.376      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.798      ; 3.376      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.317 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.141     ; 4.543      ;
; 0.521 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.141     ; 4.339      ;
; 0.521 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.141     ; 4.339      ;
; 0.521 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.141     ; 4.339      ;
; 0.603 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.156     ; 4.242      ;
; 0.603 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.156     ; 4.242      ;
; 0.603 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.156     ; 4.242      ;
; 0.603 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.156     ; 4.242      ;
; 0.603 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.156     ; 4.242      ;
; 0.603 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.156     ; 4.242      ;
; 0.638 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.152     ; 4.211      ;
; 0.638 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.152     ; 4.211      ;
; 0.638 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.152     ; 4.211      ;
; 0.638 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.152     ; 4.211      ;
; 0.638 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.152     ; 4.211      ;
; 0.638 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.152     ; 4.211      ;
; 0.638 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.152     ; 4.211      ;
; 0.638 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.152     ; 4.211      ;
; 0.638 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.152     ; 4.211      ;
; 0.638 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.152     ; 4.211      ;
; 0.660 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.142     ; 4.199      ;
; 0.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 4.172      ;
; 0.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 4.172      ;
; 0.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 4.172      ;
; 0.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 4.172      ;
; 0.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 4.172      ;
; 0.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 4.172      ;
; 0.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 4.172      ;
; 0.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 4.172      ;
; 0.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 4.172      ;
; 0.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 4.172      ;
; 0.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.144     ; 4.172      ;
; 0.711 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.155     ; 4.135      ;
; 0.711 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.155     ; 4.135      ;
; 0.711 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.155     ; 4.135      ;
; 0.711 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.155     ; 4.135      ;
; 0.711 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.155     ; 4.135      ;
; 0.711 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.155     ; 4.135      ;
; 0.711 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.155     ; 4.135      ;
; 0.728 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 4.128      ;
; 0.728 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 4.128      ;
; 0.728 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 4.128      ;
; 0.728 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 4.128      ;
; 0.728 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 4.128      ;
; 0.728 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 4.128      ;
; 0.728 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 4.128      ;
; 0.793 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.335      ; 4.543      ;
; 0.793 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.335      ; 4.543      ;
; 0.793 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.335      ; 4.543      ;
; 0.966 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.146     ; 3.889      ;
; 0.997 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.335      ; 4.339      ;
; 0.997 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.335      ; 4.339      ;
; 0.997 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.335      ; 4.339      ;
; 0.997 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.335      ; 4.339      ;
; 0.997 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.335      ; 4.339      ;
; 0.997 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.335      ; 4.339      ;
; 1.121 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.292      ; 4.172      ;
; 1.121 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.292      ; 4.172      ;
; 1.121 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.292      ; 4.172      ;
; 1.121 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.292      ; 4.172      ;
; 1.121 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.292      ; 4.172      ;
; 1.138 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.369      ; 4.232      ;
; 1.138 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.369      ; 4.232      ;
; 1.140 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.338      ; 4.199      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.159      ; 3.878      ;
; 1.309 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.166      ; 3.905      ;
; 1.470 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.159     ; 3.372      ;
; 1.471 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 3.361      ;
; 1.472 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.154     ; 3.375      ;
; 1.473 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 3.362      ;
; 1.473 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 3.362      ;
; 1.473 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 3.362      ;
; 1.473 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 3.362      ;
; 1.473 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 3.362      ;
; 1.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.158     ; 3.360      ;
; 1.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 3.348      ;
; 1.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 3.348      ;
; 1.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 3.348      ;
; 1.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 3.348      ;
; 1.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 3.348      ;
; 1.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 3.348      ;
; 1.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 3.348      ;
; 1.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 3.348      ;
; 1.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 3.348      ;
; 1.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 3.348      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 37.427 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.143      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
; 38.862 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.726      ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.930 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.524      ; 1.876      ;
; -0.930 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.524      ; 1.876      ;
; -0.930 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.524      ; 1.876      ;
; -0.930 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.524      ; 1.876      ;
; -0.865 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 1.942      ;
; -0.773 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.018      ;
; -0.773 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.018      ;
; -0.773 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.018      ;
; -0.773 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.018      ;
; -0.773 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.018      ;
; -0.773 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.018      ;
; -0.773 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.018      ;
; -0.773 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.018      ;
; -0.385 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.422      ;
; -0.385 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.422      ;
; -0.385 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.422      ;
; -0.385 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.422      ;
; -0.385 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.422      ;
; -0.385 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.422      ;
; -0.385 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.422      ;
; -0.385 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.525      ; 2.422      ;
; -0.375 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.523      ; 2.430      ;
; -0.342 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.513      ; 2.453      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.446 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.352      ; 3.198      ;
; -0.446 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.352      ; 3.198      ;
; -0.446 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.352      ; 3.198      ;
; -0.446 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.352      ; 3.198      ;
; -0.446 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.352      ; 3.198      ;
; -0.446 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.352      ; 3.198      ;
; -0.417 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.323      ; 3.198      ;
; -0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.976      ; 3.184      ;
; -0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.976      ; 3.184      ;
; -0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.976      ; 3.184      ;
; -0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.976      ; 3.184      ;
; -0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.976      ; 3.184      ;
; -0.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.975      ; 3.194      ;
; -0.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.975      ; 3.194      ;
; -0.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.975      ; 3.194      ;
; -0.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.975      ; 3.194      ;
; -0.073 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.975      ; 3.194      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.963      ; 3.186      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.963      ; 3.186      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.963      ; 3.186      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.963      ; 3.186      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.963      ; 3.186      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.963      ; 3.186      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.963      ; 3.186      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.963      ; 3.186      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.963      ; 3.186      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.963      ; 3.186      ;
; -0.045 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.936      ; 3.183      ;
; -0.045 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.936      ; 3.183      ;
; -0.045 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.936      ; 3.183      ;
; -0.045 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.936      ; 3.183      ;
; -0.045 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.936      ; 3.183      ;
; -0.045 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.936      ; 3.183      ;
; -0.043 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.935      ; 3.184      ;
; -0.043 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.935      ; 3.184      ;
; -0.043 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.935      ; 3.184      ;
; -0.030 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.933      ; 3.195      ;
; -0.030 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.933      ; 3.195      ;
; -0.030 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.933      ; 3.195      ;
; -0.030 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.933      ; 3.195      ;
; -0.030 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.933      ; 3.195      ;
; 0.008  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.886      ; 3.186      ;
; 0.008  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.886      ; 3.186      ;
; 0.008  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.886      ; 3.186      ;
; 0.117  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.780      ; 3.189      ;
; 0.117  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.780      ; 3.189      ;
; 0.117  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.780      ; 3.189      ;
; 0.117  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.780      ; 3.189      ;
; 0.117  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.780      ; 3.189      ;
; 0.309  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.588      ; 3.189      ;
; 0.348  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.549      ; 3.189      ;
; 0.348  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.549      ; 3.189      ;
; 0.348  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.549      ; 3.189      ;
; 0.348  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.549      ; 3.189      ;
; 0.348  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.549      ; 3.189      ;
; 0.348  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.549      ; 3.189      ;
; 0.348  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.549      ; 3.189      ;
; 0.348  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.549      ; 3.189      ;
; 0.371  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.544      ; 3.207      ;
; 0.371  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.544      ; 3.207      ;
; 0.371  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.544      ; 3.207      ;
; 0.371  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.544      ; 3.207      ;
; 0.371  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.544      ; 3.207      ;
; 0.371  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.544      ; 3.207      ;
; 0.371  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.544      ; 3.207      ;
; 0.371  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.544      ; 3.207      ;
; 0.371  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.544      ; 3.207      ;
; 0.371  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.544      ; 3.207      ;
; 0.371  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.544      ; 3.207      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.623      ; 2.279      ;
; 1.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.623      ; 2.279      ;
; 1.457 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.585      ; 2.254      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 2.226      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 2.226      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 2.226      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 2.226      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 2.226      ;
; 1.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.397      ;
; 1.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.397      ;
; 1.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.397      ;
; 1.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.397      ;
; 1.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.397      ;
; 1.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.397      ;
; 1.679 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.972      ;
; 1.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.546      ;
; 1.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.546      ;
; 1.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.546      ;
; 1.815 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.623      ; 2.650      ;
; 1.815 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.623      ; 2.650      ;
; 1.828 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.585      ; 2.625      ;
; 1.848 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 2.597      ;
; 1.848 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 2.597      ;
; 1.848 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 2.597      ;
; 1.848 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 2.597      ;
; 1.848 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 2.597      ;
; 1.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.171      ;
; 1.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.171      ;
; 1.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.171      ;
; 1.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.171      ;
; 1.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.171      ;
; 1.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.171      ;
; 1.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.171      ;
; 1.904 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.188      ;
; 1.904 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.188      ;
; 1.904 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.188      ;
; 1.904 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.188      ;
; 1.904 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.188      ;
; 1.904 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.188      ;
; 1.904 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.188      ;
; 1.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.226      ;
; 1.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.226      ;
; 1.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.226      ;
; 1.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.226      ;
; 1.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.226      ;
; 1.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.226      ;
; 1.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.226      ;
; 1.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.226      ;
; 1.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.226      ;
; 1.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.226      ;
; 1.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.226      ;
; 1.957 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.254      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.768      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.768      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.768      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.768      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.768      ;
; 1.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.768      ;
; 1.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.258      ;
; 1.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.258      ;
; 1.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.258      ;
; 1.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.258      ;
; 1.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.258      ;
; 1.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.258      ;
; 1.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.258      ;
; 1.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.258      ;
; 1.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.258      ;
; 1.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.258      ;
; 1.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.281      ;
; 1.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.281      ;
; 1.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.281      ;
; 1.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.281      ;
; 1.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.281      ;
; 1.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.281      ;
; 2.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.343      ;
; 2.093 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.397      ;
; 2.093 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.397      ;
; 2.093 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.397      ;
; 2.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.917      ;
; 2.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.917      ;
; 2.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 2.917      ;
; 2.196 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.752      ; 3.180      ;
; 2.196 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.752      ; 3.180      ;
; 2.196 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.752      ; 3.180      ;
; 2.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.546      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.542      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.542      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.542      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.542      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.542      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.542      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.542      ;
; 2.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.559      ;
; 2.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.597      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 2.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.484      ;
; 3.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.859      ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.688 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.733     ; 2.279      ;
; 3.022 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.742     ; 2.604      ;
; 3.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.187     ; 2.188      ;
; 3.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.187     ; 2.188      ;
; 3.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.187     ; 2.188      ;
; 3.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.187     ; 2.188      ;
; 3.051 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.187     ; 2.188      ;
; 3.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.733     ; 2.650      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.209      ;
; 3.097 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.875     ; 2.588      ;
; 3.119 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.719     ; 2.340      ;
; 3.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.880     ; 2.586      ;
; 3.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.880     ; 2.586      ;
; 3.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.880     ; 2.586      ;
; 3.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.880     ; 2.586      ;
; 3.146 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.281      ;
; 3.146 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.281      ;
; 3.146 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.281      ;
; 3.146 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.281      ;
; 3.146 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.281      ;
; 3.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.742     ; 2.975      ;
; 3.422 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.187     ; 2.559      ;
; 3.422 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.187     ; 2.559      ;
; 3.422 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.187     ; 2.559      ;
; 3.422 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.187     ; 2.559      ;
; 3.422 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.187     ; 2.559      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.580      ;
; 3.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.728     ; 2.665      ;
; 3.468 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.875     ; 2.959      ;
; 3.476 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.196     ; 2.604      ;
; 3.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.173     ; 2.249      ;
; 3.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.173     ; 2.249      ;
; 3.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.173     ; 2.249      ;
; 3.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.173     ; 2.249      ;
; 3.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.173     ; 2.249      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.174     ; 2.270      ;
; 3.514 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.880     ; 2.957      ;
; 3.514 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.880     ; 2.957      ;
; 3.514 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.880     ; 2.957      ;
; 3.514 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.880     ; 2.957      ;
; 3.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.652      ;
; 3.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.652      ;
; 3.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.652      ;
; 3.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.652      ;
; 3.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.652      ;
; 3.528 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.861     ; 2.649      ;
; 3.574 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.866     ; 2.647      ;
; 3.574 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.866     ; 2.647      ;
; 3.574 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.866     ; 2.647      ;
; 3.574 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.866     ; 2.647      ;
; 3.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.175     ; 2.342      ;
; 3.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.175     ; 2.342      ;
; 3.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.175     ; 2.342      ;
; 3.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.175     ; 2.342      ;
; 3.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.175     ; 2.342      ;
; 3.847 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.196     ; 2.975      ;
; 3.907 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.182     ; 2.665      ;
; 4.149 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.244     ; 3.197      ;
; 4.149 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.244     ; 3.197      ;
; 4.149 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.244     ; 3.197      ;
; 4.149 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.244     ; 3.197      ;
; 4.149 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.244     ; 3.197      ;
; 4.149 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.244     ; 3.197      ;
; 4.149 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.244     ; 3.197      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.673 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 2.818      ;
; 4.673 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 2.818      ;
; 4.759 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 2.904      ;
; 4.759 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 2.904      ;
; 4.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 2.923      ;
; 4.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 2.923      ;
; 4.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 2.933      ;
; 4.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 2.933      ;
; 4.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.046      ;
; 4.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.046      ;
; 4.925 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.070      ;
; 4.925 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.070      ;
; 4.980 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.125      ;
; 4.980 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.125      ;
; 5.037 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.182      ;
; 5.037 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.182      ;
; 5.081 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.226      ;
; 5.081 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.226      ;
; 5.082 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.227      ;
; 5.082 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.227      ;
; 5.088 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.234      ;
; 5.088 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.234      ;
; 5.113 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.258      ;
; 5.113 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.258      ;
; 5.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.297      ;
; 5.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.297      ;
; 5.152 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.298      ;
; 5.152 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.298      ;
; 5.228 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.374      ;
; 5.228 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.374      ;
; 5.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.399      ;
; 5.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.399      ;
; 5.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.420      ;
; 5.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.420      ;
; 5.328 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.474      ;
; 5.328 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.474      ;
; 5.398 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.544      ;
; 5.398 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.544      ;
; 5.418 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.563      ;
; 5.418 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.167     ; 3.563      ;
; 5.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.577      ;
; 5.431 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.577      ;
; 5.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.579      ;
; 5.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.579      ;
; 5.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.735      ;
; 5.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.735      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; 0.181  ; 0.401        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; 0.181  ; 0.401        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; 0.181  ; 0.401        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; 0.181  ; 0.401        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; 0.181  ; 0.401        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; 0.187  ; 0.407        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; 0.213  ; 0.433        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; 0.213  ; 0.433        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; 0.213  ; 0.433        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; 0.213  ; 0.433        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; 0.213  ; 0.433        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; 0.213  ; 0.433        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]               ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                               ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                               ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                              ; Clock Edge ; Target                                                                                                                                   ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1               ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_1  ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4               ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_1  ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58              ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58~_Duplicate_1 ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7               ;
; 7.222 ; 7.623        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_1  ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_2  ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_3  ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_2  ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_3  ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_2 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_3 ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_2  ;
; 7.226 ; 7.627        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_3  ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1               ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4               ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52              ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55~_Duplicate_1 ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58~_Duplicate_1 ;
; 7.227 ; 7.628        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7               ;
; 7.229 ; 7.630        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_1 ;
; 7.229 ; 7.630        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_1 ;
; 7.229 ; 7.630        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_1 ;
; 7.229 ; 7.630        ; 0.401          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_1 ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.742  ; 9.930        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.850  ; 10.070       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.881  ; 9.881        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.118 ; 10.118       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.703 ; 20.891       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[5]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[6]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[7]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[8]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[9]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k|clk                                                               ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk                                                     ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk                                                        ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk                                                       ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk                                                        ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk                                                        ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                            ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 62.222  ; 62.442       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.222  ; 62.442       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.369  ; 62.557       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.369  ; 62.557       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.460  ; 62.460       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.460  ; 62.460       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 62.467  ; 62.467       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.467  ; 62.467       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.491  ; 62.491       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.491  ; 62.491       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.498  ; 62.498       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.509  ; 62.509       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.509  ; 62.509       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.531  ; 62.531       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.531  ; 62.531       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.540  ; 62.540       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.540  ; 62.540       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 4.045  ; 4.105  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 4.045  ; 4.105  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.996  ; 3.286  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 2.823  ; 3.091  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.287 ; -0.085 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.554  ; 2.870  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 3.240  ; 3.456  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.727  ; 3.025  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 2.521  ; 2.774  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 4.143  ; 4.509  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 3.808  ; 4.147  ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 5.191  ; 5.468  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 5.191  ; 5.468  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 4.792  ; 5.065  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 4.988  ; 5.272  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 4.808  ; 5.090  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 0.693  ; 0.491  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.907 ; -2.112 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -2.124 ; -2.363 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -1.180 ; -1.482 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.693  ; 0.491  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -2.059 ; -2.314 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -2.498 ; -2.772 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -2.012 ; -2.249 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -1.769 ; -2.069 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.879 ; -2.167 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.586 ; -1.864 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -3.993 ; -4.242 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -4.376 ; -4.630 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -3.993 ; -4.242 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -4.198 ; -4.469 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -4.008 ; -4.266 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 9.659  ; 9.465  ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 10.568 ; 10.517 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 8.650  ;        ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 5.987  ; 5.827  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 5.980  ; 5.789  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 15.329 ; 15.022 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 12.322 ; 11.827 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 12.552 ; 12.016 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 14.028 ; 13.377 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 15.329 ; 15.022 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 12.582 ; 12.046 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 10.987 ; 10.538 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 11.391 ; 10.920 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 11.299 ; 10.779 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 14.201 ; 13.417 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 14.027 ; 13.379 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 12.154 ; 11.642 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 11.329 ; 10.803 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 10.997 ; 10.548 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 11.319 ; 10.793 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 10.987 ; 10.538 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 11.309 ; 10.789 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 3.215  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 4.450  ; 4.365  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 5.265  ; 5.121  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;        ; 3.181  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 8.046  ; 7.931  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 4.849  ; 4.932  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 5.080  ; 5.209  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 5.045  ; 5.168  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 5.396  ; 5.535  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 5.472  ; 5.632  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 5.103  ; 5.230  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 4.988  ; 5.115  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 5.505  ; 5.636  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 5.519  ; 5.670  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 5.200  ; 5.312  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 8.046  ; 7.931  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 5.170  ; 5.274  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 5.362  ; 5.522  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 5.362  ; 5.522  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 5.261  ; 5.463  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 4.280  ; 4.269  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 8.678  ; 8.750  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 6.151  ; 5.912  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 5.743  ; 5.569  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 5.828  ; 5.677  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 6.019  ; 5.836  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 5.618  ; 5.546  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 8.678  ; 8.750  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 6.175  ; 5.937  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 5.815  ; 5.659  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 5.551  ; 5.373  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 5.492  ; 5.346  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 5.397  ; 5.338  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 5.931  ; 5.734  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.947  ; 5.765  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 6.001  ; 5.781  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 5.692  ; 5.571  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.680  ; 5.570  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 5.271  ; 5.372  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 4.287  ; 4.378  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 5.367  ; 5.509  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 5.060  ; 5.169  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 3.218  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;        ; 3.116  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 8.599  ; 8.308  ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 10.266 ; 10.209 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 8.308  ;        ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 3.936  ; 3.816  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 4.523  ; 4.393  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 4.340  ; 4.163  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 5.629  ; 5.408  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 5.842  ; 5.582  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 7.265  ; 6.894  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 8.620  ; 8.588  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 5.872  ; 5.612  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 4.340  ; 4.163  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 4.728  ; 4.530  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 4.646  ; 4.400  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 7.433  ; 6.933  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 7.265  ; 6.896  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 5.461  ; 5.223  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 4.675  ; 4.424  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 4.350  ; 4.173  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 4.665  ; 4.414  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 4.340  ; 4.163  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 4.656  ; 4.410  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 2.717  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 3.890  ; 3.807  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 4.671  ; 4.531  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;        ; 2.684  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 4.271  ; 4.352  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 4.271  ; 4.352  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 4.491  ; 4.616  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 4.458  ; 4.578  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 4.795  ; 4.931  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 4.869  ; 5.024  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 4.515  ; 4.640  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 4.400  ; 4.524  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 4.903  ; 5.030  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 4.917  ; 5.062  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 4.611  ; 4.719  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 7.453  ; 7.335  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 4.582  ; 4.682  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 4.661  ; 4.856  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 4.758  ; 4.912  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 4.661  ; 4.856  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 3.727  ; 3.716  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 4.799  ; 4.741  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 5.521  ; 5.290  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 5.123  ; 4.955  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 5.205  ; 5.059  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 5.388  ; 5.211  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 5.003  ; 4.933  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 8.051  ; 8.129  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 5.544  ; 5.314  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 5.193  ; 5.042  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 4.946  ; 4.775  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 4.882  ; 4.741  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 4.799  ; 4.742  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 5.310  ; 5.121  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.327  ; 5.151  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 5.378  ; 5.166  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 5.082  ; 4.965  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.070  ; 4.964  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 4.677  ; 4.775  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 3.731  ; 3.820  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 4.762  ; 4.899  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 4.467  ; 4.572  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 2.719  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;        ; 2.620  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 5.042 ; 4.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.042 ; 4.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.144 ; 5.052 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.143 ; 5.051 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.466 ; 5.374 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.506 ; 5.414 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.929 ; 8.065 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.042 ; 4.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.466 ; 5.374 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 5.060 ; 4.985 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.155 ; 5.063 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.336 ; 5.261 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.703 ; 5.628 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.336 ; 5.261 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.336 ; 5.261 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.687 ; 5.612 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.687 ; 5.612 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.431 ; 4.318 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.431 ; 4.318 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.564 ; 4.472 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.564 ; 4.472 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.874 ; 4.782 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.912 ; 4.820 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.349 ; 7.485 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 4.431 ; 4.318 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.874 ; 4.782 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.491 ; 4.416 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.575 ; 4.483 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 4.756 ; 4.681 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.108 ; 5.033 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.756 ; 4.681 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.756 ; 4.681 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.093 ; 5.018 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.093 ; 5.018 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.895     ; 4.970     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.913     ; 5.026     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.986     ; 5.078     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.983     ; 5.075     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.299     ; 5.391     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.312     ; 5.404     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 8.004     ; 7.868     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 4.913     ; 5.026     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.299     ; 5.391     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.895     ; 4.970     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.996     ; 5.088     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.194     ; 5.269     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.551     ; 5.626     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.194     ; 5.269     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.194     ; 5.269     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.510     ; 5.585     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.510     ; 5.585     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.303     ; 4.405     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.303     ; 4.416     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.409     ; 4.501     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.406     ; 4.498     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.709     ; 4.801     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.722     ; 4.814     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.426     ; 7.290     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 4.303     ; 4.416     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.709     ; 4.801     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.330     ; 4.405     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.419     ; 4.511     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 4.617     ; 4.692     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 4.960     ; 5.035     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.617     ; 4.692     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.617     ; 4.692     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.920     ; 4.995     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.920     ; 4.995     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; 69.23 MHz  ; 69.23 MHz       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;                                                ;
; 138.08 MHz ; 138.08 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 155.93 MHz ; 155.93 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 208.81 MHz ; 208.81 MHz      ; CLOCK                                                                 ;                                                ;
; 211.19 MHz ; 211.19 MHz      ; reg_config:reg_config_inst|clock_20k                                  ;                                                ;
; 315.46 MHz ; 238.04 MHz      ; CMOS_PCLK                                                             ; limit due to minimum period restriction (tmin) ;
; 694.93 MHz ; 402.09 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -3.894  ; -12.757       ;
; reg_config:reg_config_inst|clock_20k                                  ; -3.735  ; -137.305      ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -3.681  ; -9.138        ;
; CMOS_PCLK                                                             ; -2.170  ; -90.250       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.535  ; -0.535        ;
; CLOCK                                                                 ; 15.211  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 123.561 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -1.184 ; -4.171        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.705 ; -1.605        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.281 ; -0.281        ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.181 ; -1.842        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.384  ; 0.000         ;
; CLOCK                                                                 ; 0.402  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.976  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -4.001 ; -1845.986     ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -1.118 ; -2.236        ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.965 ; -14.692       ;
; CMOS_PCLK                                                             ; -0.378 ; -8.131        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.710  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 37.643 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                           ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; reg_config:reg_config_inst|clock_20k                                  ; -0.742 ; -10.968       ;
; CMOS_PCLK                                                             ; -0.456 ; -5.804        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.268  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.951  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 2.370  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.144  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.201 ; -115.206      ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.487 ; -66.915       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.661  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.242  ; 0.000         ;
; CLOCK                                                                 ; 9.751  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.549 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 62.219 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -3.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.655     ; 2.181      ;
; -3.785 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.613     ; 2.114      ;
; -3.714 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.655     ; 2.001      ;
; -3.684 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.613     ; 2.013      ;
; -3.683 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.655     ; 1.970      ;
; -3.635 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.613     ; 1.964      ;
; -3.582 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.655     ; 1.869      ;
; -3.535 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.613     ; 1.864      ;
; -3.300 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.655     ; 1.587      ;
; -3.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.613     ; 1.625      ;
; -2.849 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.994     ; 0.797      ;
; -0.847 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.567      ;
; -0.805 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.525      ;
; -0.611 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.331      ;
; -0.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.303      ;
; -0.577 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.025      ; 1.896      ;
; -0.566 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.025      ; 1.885      ;
; -0.559 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.025      ; 1.878      ;
; -0.469 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.025      ; 1.788      ;
; -0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.172      ;
; -0.441 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.161      ;
; -0.431 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.025      ; 1.750      ;
; -0.427 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.147      ;
; -0.425 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.145      ;
; -0.408 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.025      ; 1.727      ;
; -0.286 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.025      ; 1.605      ;
; -0.253 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.025      ; 1.572      ;
; -0.249 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.025      ; 1.568      ;
; -0.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 1.961      ;
; -0.173 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 1.893      ;
; -0.136 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 1.025      ; 1.455      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 3.063      ;
; 2.122  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 2.731      ;
; 2.122  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 2.731      ;
; 2.122  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 2.731      ;
; 2.122  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 2.731      ;
; 2.122  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 2.731      ;
; 2.122  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 2.731      ;
; 2.122  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 2.731      ;
; 2.122  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 2.731      ;
; 2.122  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 2.731      ;
; 2.122  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 2.731      ;
; 2.222  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.049     ; 2.731      ;
; 2.222  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.049     ; 2.731      ;
; 2.387  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.143     ; 2.472      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.588      ;
; 2.759  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.587      ;
; 2.768  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.578      ;
; 2.769  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.577      ;
; 2.798  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.548      ;
; 2.799  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.547      ;
; 3.017  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.924      ;
; 3.017  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.924      ;
; 3.017  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.924      ;
; 3.017  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.924      ;
; 3.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.306      ;
; 3.041  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.305      ;
; 3.049  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.297      ;
; 3.050  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.296      ;
; 3.068  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.056     ; 6.878      ;
; 3.069  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.056     ; 6.877      ;
; 3.152  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.048     ; 1.802      ;
; 3.159  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.187      ;
; 3.160  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.186      ;
; 3.169  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.177      ;
; 3.170  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.176      ;
; 3.199  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.147      ;
; 3.200  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.146      ;
; 3.202  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.739      ;
; 3.202  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.739      ;
; 3.202  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.739      ;
; 3.202  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.739      ;
; 3.214  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.727      ;
; 3.214  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.727      ;
; 3.214  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.727      ;
; 3.214  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.727      ;
; 3.216  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.725      ;
; 3.216  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.725      ;
; 3.216  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.725      ;
; 3.216  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.725      ;
; 3.224  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.122      ;
; 3.225  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.344      ; 7.121      ;
; 3.253  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.056     ; 6.693      ;
; 3.254  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.056     ; 6.692      ;
; 3.265  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.056     ; 6.681      ;
; 3.266  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.056     ; 6.680      ;
; 3.267  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.056     ; 6.679      ;
; 3.268  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.056     ; 6.678      ;
; 3.316  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 6.625      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.735 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.653      ;
; -3.730 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.649      ;
; -3.710 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.628      ;
; -3.693 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.612      ;
; -3.666 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.585      ;
; -3.662 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.581      ;
; -3.655 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.572      ;
; -3.639 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.568      ;
; -3.624 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.543      ;
; -3.582 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.512      ;
; -3.561 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.479      ;
; -3.558 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.476      ;
; -3.554 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.473      ;
; -3.554 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.472      ;
; -3.551 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.467      ;
; -3.540 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.459      ;
; -3.538 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.457      ;
; -3.537 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.453      ;
; -3.527 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.457      ;
; -3.526 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.456      ;
; -3.525 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.444      ;
; -3.521 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.439      ;
; -3.521 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.439      ;
; -3.520 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.449      ;
; -3.512 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.441      ;
; -3.507 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.087     ; 4.422      ;
; -3.506 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.425      ;
; -3.495 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.415      ;
; -3.493 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.410      ;
; -3.489 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.409      ;
; -3.485 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.404      ;
; -3.477 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.087     ; 4.392      ;
; -3.475 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.404      ;
; -3.472 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.391      ;
; -3.468 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.385      ;
; -3.465 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.087     ; 4.380      ;
; -3.460 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.376      ;
; -3.457 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.376      ;
; -3.452 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.370      ;
; -3.449 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.367      ;
; -3.447 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.363      ;
; -3.446 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.376      ;
; -3.442 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.362      ;
; -3.438 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.354      ;
; -3.436 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.356      ;
; -3.430 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.348      ;
; -3.423 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.087     ; 4.338      ;
; -3.420 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.350      ;
; -3.420 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.350      ;
; -3.420 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.350      ;
; -3.419 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.338      ;
; -3.416 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.333      ;
; -3.415 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.332      ;
; -3.410 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.327      ;
; -3.406 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.324      ;
; -3.406 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.324      ;
; -3.405 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.334      ;
; -3.405 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.334      ;
; -3.401 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.319      ;
; -3.400 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.330      ;
; -3.400 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.319      ;
; -3.396 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.314      ;
; -3.394 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.310      ;
; -3.375 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.293      ;
; -3.372 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.291      ;
; -3.371 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.087     ; 4.286      ;
; -3.371 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.301      ;
; -3.367 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.297      ;
; -3.367 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.297      ;
; -3.367 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.297      ;
; -3.363 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.280      ;
; -3.359 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.278      ;
; -3.353 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.271      ;
; -3.352 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.281      ;
; -3.350 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.267      ;
; -3.348 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.277      ;
; -3.348 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.266      ;
; -3.334 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.264      ;
; -3.330 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.250      ;
; -3.330 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.249      ;
; -3.329 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.258      ;
; -3.329 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.249      ;
; -3.329 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.247      ;
; -3.323 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.243      ;
; -3.322 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.239      ;
; -3.316 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.234      ;
; -3.313 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.087     ; 4.228      ;
; -3.310 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.087     ; 4.225      ;
; -3.306 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.225      ;
; -3.306 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.224      ;
; -3.302 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.219      ;
; -3.299 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.229      ;
; -3.297 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.214      ;
; -3.295 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.225      ;
; -3.287 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.207      ;
; -3.285 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.203      ;
; -3.283 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.201      ;
; -3.281 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.197      ;
; -3.274 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.191      ;
; -3.273 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.191      ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -3.681 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.574     ; 2.797      ;
; -3.604 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.574     ; 2.720      ;
; -3.293 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.575     ; 2.408      ;
; -3.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.575     ; 2.331      ;
; -3.092 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.575     ; 2.207      ;
; -3.064 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.574     ; 2.180      ;
; -3.037 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.575     ; 2.152      ;
; -3.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.574     ; 2.139      ;
; -2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.574     ; 2.064      ;
; -2.697 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.575     ; 1.812      ;
; -2.164 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.046     ; 2.928      ;
; 0.940  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.375      ; 14.821     ;
; 0.957  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.381      ; 14.810     ;
; 1.001  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.375      ; 14.760     ;
; 1.018  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.381      ; 14.749     ;
; 1.094  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 14.225     ;
; 1.155  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 14.164     ;
; 1.204  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.558     ;
; 1.204  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.558     ;
; 1.204  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.558     ;
; 1.204  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.558     ;
; 1.204  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.558     ;
; 1.204  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.558     ;
; 1.265  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.497     ;
; 1.265  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.497     ;
; 1.265  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.497     ;
; 1.265  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.497     ;
; 1.265  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.497     ;
; 1.265  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.497     ;
; 1.378  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.337      ; 14.345     ;
; 1.439  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.337      ; 14.284     ;
; 1.580  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.415      ; 14.221     ;
; 1.641  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.415      ; 14.160     ;
; 1.667  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.375      ; 14.094     ;
; 1.674  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.375      ; 14.087     ;
; 1.684  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.381      ; 14.083     ;
; 1.691  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.381      ; 14.076     ;
; 1.726  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.036     ;
; 1.741  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 14.021     ;
; 1.787  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.975     ;
; 1.802  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.960     ;
; 1.821  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 13.498     ;
; 1.828  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 13.491     ;
; 1.931  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.831     ;
; 1.931  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.831     ;
; 1.931  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.831     ;
; 1.931  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.831     ;
; 1.931  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.831     ;
; 1.931  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.831     ;
; 1.938  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.824     ;
; 1.938  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.824     ;
; 1.938  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.824     ;
; 1.938  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.824     ;
; 1.938  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.824     ;
; 1.938  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.824     ;
; 2.105  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.337      ; 13.618     ;
; 2.112  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.337      ; 13.611     ;
; 2.307  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.415      ; 13.494     ;
; 2.314  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.415      ; 13.487     ;
; 2.453  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.309     ;
; 2.460  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.302     ;
; 2.468  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.294     ;
; 2.475  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 13.287     ;
; 3.263  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.375      ; 12.498     ;
; 3.280  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.381      ; 12.487     ;
; 3.328  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.375      ; 12.433     ;
; 3.345  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.381      ; 12.422     ;
; 3.417  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 11.902     ;
; 3.482  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 11.837     ;
; 3.527  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.235     ;
; 3.527  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.235     ;
; 3.527  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.235     ;
; 3.527  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.235     ;
; 3.527  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.235     ;
; 3.527  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.235     ;
; 3.592  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.170     ;
; 3.592  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.170     ;
; 3.592  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.170     ;
; 3.592  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.170     ;
; 3.592  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.170     ;
; 3.592  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 12.170     ;
; 3.701  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.337      ; 12.022     ;
; 3.766  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.337      ; 11.957     ;
; 3.903  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.415      ; 11.898     ;
; 3.968  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.415      ; 11.833     ;
; 4.040  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.122     ; 11.224     ;
; 4.049  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 11.713     ;
; 4.064  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 11.698     ;
; 4.064  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 11.242     ;
; 4.089  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 11.210     ;
; 4.114  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 11.648     ;
; 4.129  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.376      ; 11.633     ;
; 4.211  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 11.093     ;
; 4.435  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 10.869     ;
; 4.478  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 10.826     ;
; 4.487  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.381      ; 11.280     ;
; 4.548  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.381      ; 11.219     ;
; 4.551  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 10.753     ;
; 4.559  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 10.745     ;
; 4.596  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 10.708     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.140     ; 3.052      ;
; -2.087 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 3.041      ;
; -2.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 3.031      ;
; -2.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 3.030      ;
; -1.949 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.140     ; 2.831      ;
; -1.947 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.173     ; 2.796      ;
; -1.936 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.890      ;
; -1.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.880      ;
; -1.922 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.879      ;
; -1.886 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.843      ;
; -1.840 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.140     ; 2.722      ;
; -1.838 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.203      ; 3.100      ;
; -1.837 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.198      ; 3.094      ;
; -1.837 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.198      ; 3.094      ;
; -1.836 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.136     ; 2.722      ;
; -1.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.173     ; 2.682      ;
; -1.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.179     ; 2.675      ;
; -1.826 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.140     ; 2.708      ;
; -1.815 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 2.789      ;
; -1.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 2.760      ;
; -1.775 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.729      ;
; -1.762 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.719      ;
; -1.761 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.718      ;
; -1.735 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.692      ;
; -1.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.644      ;
; -1.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.173     ; 2.539      ;
; -1.687 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.203      ; 2.949      ;
; -1.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.198      ; 2.943      ;
; -1.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.198      ; 2.943      ;
; -1.669 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.626      ;
; -1.669 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.626      ;
; -1.669 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.136     ; 2.555      ;
; -1.664 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 2.638      ;
; -1.664 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.618      ;
; -1.663 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.617      ;
; -1.661 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.618      ;
; -1.657 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.611      ;
; -1.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.610      ;
; -1.635 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 2.609      ;
; -1.600 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.179     ; 2.443      ;
; -1.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.587      ;
; -1.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.587      ;
; -1.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.587      ;
; -1.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.587      ;
; -1.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.587      ;
; -1.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.587      ;
; -1.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.587      ;
; -1.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.587      ;
; -1.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.587      ;
; -1.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.587      ;
; -1.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.173     ; 2.429      ;
; -1.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 2.574      ;
; -1.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 2.574      ;
; -1.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 2.574      ;
; -1.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 2.574      ;
; -1.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 2.574      ;
; -1.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.140     ; 2.458      ;
; -1.574 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.531      ;
; -1.541 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.173     ; 2.390      ;
; -1.539 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 2.493      ;
; -1.537 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.173     ; 2.386      ;
; -1.526 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.203      ; 2.788      ;
; -1.525 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.198      ; 2.782      ;
; -1.525 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.198      ; 2.782      ;
; -1.523 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 2.497      ;
; -1.518 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.475      ;
; -1.518 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.475      ;
; -1.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 2.467      ;
; -1.503 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 2.477      ;
; -1.480 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 2.391      ;
; -1.479 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 2.390      ;
; -1.474 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 2.448      ;
; -1.474 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.179     ; 2.317      ;
; -1.471 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 2.445      ;
; -1.471 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 2.445      ;
; -1.447 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.436      ;
; -1.447 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.436      ;
; -1.447 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.436      ;
; -1.447 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.436      ;
; -1.447 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.436      ;
; -1.447 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.436      ;
; -1.447 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.436      ;
; -1.447 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.436      ;
; -1.447 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.436      ;
; -1.447 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 2.436      ;
; -1.428 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 2.423      ;
; -1.428 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 2.423      ;
; -1.428 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 2.423      ;
; -1.428 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 2.423      ;
; -1.428 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 2.423      ;
; -1.407 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 2.318      ;
; -1.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 2.317      ;
; -1.396 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.047     ; 2.371      ;
; -1.394 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.047     ; 2.369      ;
; -1.387 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.122     ; 2.287      ;
; -1.387 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.122     ; 2.287      ;
; -1.387 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.122     ; 2.287      ;
; -1.387 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.122     ; 2.287      ;
; -1.387 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.122     ; 2.287      ;
; -1.387 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.122     ; 2.287      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.535 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 0.770      ;
; -0.501 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 0.736      ;
; 35.253 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 6.325      ;
; 35.450 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 6.128      ;
; 35.680 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.898      ;
; 35.862 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.716      ;
; 36.211 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.367      ;
; 36.242 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.336      ;
; 36.317 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.261      ;
; 36.816 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.762      ;
; 36.820 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.758      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 36.972 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.623      ;
; 37.003 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.575      ;
; 37.088 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.490      ;
; 37.121 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.457      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.169 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.426      ;
; 37.189 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.389      ;
; 37.279 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.313      ;
; 37.336 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.256      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.399 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.196      ;
; 37.419 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.173      ;
; 37.436 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.142      ;
; 37.511 ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.067      ;
; 37.518 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.074      ;
; 37.536 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.056      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.581 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.014      ;
; 37.591 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.001      ;
; 37.617 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 3.975      ;
; 37.700 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 3.878      ;
; 37.705 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 3.887      ;
; 37.751 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 3.841      ;
; 37.907 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 3.685      ;
; 37.930 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.665      ;
; 37.930 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.665      ;
; 37.930 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.665      ;
; 37.930 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.665      ;
; 37.930 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.665      ;
; 37.930 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.665      ;
; 37.930 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.665      ;
; 37.930 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.665      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.211 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.718      ;
; 15.211 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.718      ;
; 15.211 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.718      ;
; 15.211 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.718      ;
; 15.211 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.718      ;
; 15.211 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.718      ;
; 15.211 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.718      ;
; 15.211 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.718      ;
; 15.211 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.718      ;
; 15.211 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.718      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.714      ;
; 15.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.708      ;
; 15.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.708      ;
; 15.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.708      ;
; 15.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.708      ;
; 15.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.708      ;
; 15.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.708      ;
; 15.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.708      ;
; 15.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.708      ;
; 15.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.708      ;
; 15.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.708      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.704      ;
; 15.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.535      ;
; 15.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.535      ;
; 15.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.535      ;
; 15.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.535      ;
; 15.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.535      ;
; 15.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.535      ;
; 15.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.535      ;
; 15.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.535      ;
; 15.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.535      ;
; 15.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.535      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.400 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.531      ;
; 15.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.508      ;
; 15.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.508      ;
; 15.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.508      ;
; 15.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.508      ;
; 15.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.508      ;
; 15.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.508      ;
; 15.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.508      ;
; 15.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.508      ;
; 15.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.508      ;
; 15.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.508      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.504      ;
; 15.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.472      ;
; 15.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.472      ;
; 15.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.472      ;
; 15.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.472      ;
; 15.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.472      ;
; 15.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.472      ;
; 15.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.472      ;
; 15.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.472      ;
; 15.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.472      ;
; 15.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 4.472      ;
; 15.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.468      ;
; 15.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.468      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 123.561 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 125.000      ; -0.072     ; 1.369      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.579      ; 1.670      ;
; -0.930 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.579      ; 1.924      ;
; -0.528 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.048      ; 2.795      ;
; -0.518 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.048      ; 2.805      ;
; -0.518 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.048      ; 2.805      ;
; -0.513 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.048      ; 2.810      ;
; -0.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.048      ; 2.825      ;
; -0.412 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.583      ; 2.446      ;
; -0.408 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.583      ; 2.450      ;
; -0.329 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.579      ; 2.525      ;
; -0.277 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.579      ; 2.577      ;
; -0.273 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.579      ; 2.581      ;
; -0.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.579      ; 2.606      ;
; -0.244 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.583      ; 2.614      ;
; -0.239 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.579      ; 2.615      ;
; 0.278  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.996      ; 1.499      ;
; 0.287  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.996      ; 1.508      ;
; 0.287  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.996      ; 1.508      ;
; 0.287  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.996      ; 1.508      ;
; 0.303  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.996      ; 1.524      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.445  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.684      ;
; 0.445  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.684      ;
; 0.481  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.100      ; 0.776      ;
; 0.484  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 0.727      ;
; 0.511  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.327      ; 1.068      ;
; 0.527  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.315      ; 1.037      ;
; 0.540  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.327      ; 1.097      ;
; 0.541  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.327      ; 1.098      ;
; 0.567  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.327      ; 1.124      ;
; 0.567  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.315      ; 1.077      ;
; 0.585  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.095      ; 0.875      ;
; 0.597  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.490      ; 1.317      ;
; 0.613  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.100      ; 0.908      ;
; 0.632  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 0.908      ;
; 0.644  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.490      ; 1.364      ;
; 0.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.124      ; 0.965      ;
; 0.650  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.490      ; 1.370      ;
; 0.669  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.490      ; 1.389      ;
; 0.677  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 0.920      ;
; 0.677  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 0.920      ;
; 0.681  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 0.924      ;
; 0.706  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.720      ; 1.656      ;
; 0.708  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.321      ; 1.259      ;
; 0.720  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 0.963      ;
; 0.728  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 0.971      ;
; 0.732  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 0.975      ;
; 0.736  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.980      ;
; 0.742  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.327      ; 1.299      ;
; 0.755  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.047      ; 0.997      ;
; 0.767  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.047      ; 1.009      ;
; 0.771  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.047      ; 1.013      ;
; 0.775  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.121      ; 1.091      ;
; 0.775  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.121      ; 1.091      ;
; 0.782  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.720      ; 1.732      ;
; 0.786  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.047      ; 1.028      ;
; 0.802  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.016      ; 1.013      ;
; 0.805  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.121      ; 1.121      ;
; 0.806  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.124      ; 1.125      ;
; 0.807  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.111      ; 1.113      ;
; 0.831  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.121      ; 1.147      ;
; 0.833  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.111      ; 1.139      ;
; 0.836  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.720      ; 1.786      ;
; 0.837  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.124      ; 1.156      ;
; 0.839  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.095      ; 1.129      ;
; 0.844  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.720      ; 1.794      ;
; 0.846  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.720      ; 1.796      ;
; 0.860  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.720      ; 1.810      ;
; 0.869  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.720      ; 1.819      ;
; 0.886  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.083      ; 1.164      ;
; 0.886  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.075      ; 1.156      ;
; 0.889  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.111      ; 1.195      ;
; 0.891  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.099      ; 1.185      ;
; 0.894  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.321      ; 1.445      ;
; 0.900  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.075      ; 1.170      ;
; 0.901  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.048      ; 1.144      ;
; 0.906  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.720      ; 1.856      ;
; 0.916  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.061      ; 1.172      ;
; 0.918  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.075      ; 1.188      ;
; 0.923  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.061      ; 1.179      ;
; 0.925  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.720      ; 1.875      ;
; 0.925  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.061      ; 1.181      ;
; 0.926  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.061      ; 1.182      ;
; 0.927  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.016      ; 1.138      ;
; 0.931  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.068      ; 1.194      ;
; 0.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.178      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.705 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.575      ; 1.173      ;
; -0.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.574      ; 1.173      ;
; -0.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.574      ; 1.643      ;
; -0.196 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.554      ; 1.269      ;
; -0.146 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.575      ; 1.732      ;
; -0.115 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.574      ; 1.762      ;
; -0.109 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.574      ; 1.768      ;
; -0.108 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.575      ; 1.770      ;
; -0.105 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.554      ; 1.360      ;
; -0.094 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.554      ; 1.371      ;
; -0.075 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.554      ; 1.390      ;
; -0.019 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.574      ; 1.858      ;
; -0.013 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.575      ; 1.865      ;
; 0.106  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.554      ; 1.571      ;
; 0.141  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.554      ; 1.606      ;
; 0.146  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.554      ; 1.611      ;
; 0.256  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.554      ; 1.721      ;
; 0.275  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.554      ; 1.740      ;
; 0.320  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 1.554      ; 1.785      ;
; 0.355  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.575      ; 2.233      ;
; 0.384  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.437  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.084      ;
; 0.451  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.098      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.723      ;
; 0.461  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.729      ;
; 0.462  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.730      ;
; 0.463  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.731      ;
; 0.463  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.731      ;
; 0.470  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.117      ;
; 0.471  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.740      ;
; 0.481  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.749      ;
; 0.483  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.751      ;
; 0.492  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.759      ;
; 0.506  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.155      ;
; 0.577  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.578  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.579  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.600  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.868      ;
; 0.608  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.877      ;
; 0.619  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.886      ;
; 0.619  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.887      ;
; 0.621  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.889      ;
; 0.623  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.890      ;
; 0.625  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.896      ;
; 0.628  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.896      ;
; 0.628  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.896      ;
; 0.633  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.901      ;
; 0.634  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.902      ;
; 0.641  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.906      ;
; 0.642  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.913      ;
; 0.644  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.911      ;
; 0.649  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.916      ;
; 0.660  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.928      ;
; 0.660  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.928      ;
; 0.671  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.939      ;
; 0.678  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.946      ;
; 0.679  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.947      ;
; 0.686  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.954      ;
; 0.688  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.956      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.281 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.669      ;
; -0.257 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.693      ;
; 0.705  ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706  ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707  ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708  ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.710  ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710  ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712  ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712  ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.733  ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.733  ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 1.026  ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026  ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028  ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029  ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030  ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.032  ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.041  ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.041  ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.043  ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.043  ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.044  ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.044  ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045  ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046  ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046  ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078  ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.120  ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.388      ;
; 1.120  ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.388      ;
; 1.121  ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                        ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.181 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.231      ;
; -0.137 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 2.286      ;
; -0.135 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 2.288      ;
; -0.135 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 2.288      ;
; -0.134 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.159      ; 2.290      ;
; -0.134 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.159      ; 2.290      ;
; -0.134 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.159      ; 2.290      ;
; -0.112 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.299      ;
; -0.108 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.303      ;
; -0.091 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.319      ;
; -0.085 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.326      ;
; -0.080 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.330      ;
; -0.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 2.335      ;
; -0.065 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.143      ; 2.343      ;
; -0.063 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.347      ;
; -0.062 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.350      ;
; -0.053 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.357      ;
; -0.044 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.366      ;
; -0.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.148      ; 2.398      ;
; 0.003  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.148      ; 2.416      ;
; 0.004  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.416      ;
; 0.029  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.441      ;
; 0.401  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.487  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.754      ;
; 0.739  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.006      ;
; 0.743  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.010      ;
; 0.745  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.012      ;
; 0.746  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.013      ;
; 0.768  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.035      ;
; 0.770  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.037      ;
; 0.776  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.043      ;
; 0.776  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.043      ;
; 0.892  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.159      ;
; 0.906  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.173      ;
; 0.923  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.190      ;
; 0.944  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.211      ;
; 0.949  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[22]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.073      ; 1.217      ;
; 0.965  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.232      ;
; 0.969  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.236      ;
; 1.028  ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[15]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.295      ;
; 1.061  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.328      ;
; 1.062  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.329      ;
; 1.066  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.333      ;
; 1.067  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.334      ;
; 1.072  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.339      ;
; 1.076  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.343      ;
; 1.077  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.344      ;
; 1.081  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.348      ;
; 1.087  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.354      ;
; 1.094  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.361      ;
; 1.095  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.362      ;
; 1.095  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.362      ;
; 1.110  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.377      ;
; 1.147  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.414      ;
; 1.149  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.416      ;
; 1.161  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[2]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.428      ;
; 1.170  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.085      ; 1.450      ;
; 1.172  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[15]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.439      ;
; 1.183  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.450      ;
; 1.184  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.451      ;
; 1.194  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.461      ;
; 1.198  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.465      ;
; 1.201  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.468      ;
; 1.209  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.476      ;
; 1.216  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.483      ;
; 1.217  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.484      ;
; 1.232  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.499      ;
; 1.260  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.527      ;
; 1.269  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.536      ;
; 1.271  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.538      ;
; 1.279  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.546      ;
; 1.286  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.553      ;
; 1.290  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[12]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.062      ; 1.547      ;
; 1.294  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.561      ;
; 1.301  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[18]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.062      ; 1.558      ;
; 1.316  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.583      ;
; 1.323  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.590      ;
; 1.331  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.598      ;
; 1.331  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.598      ;
; 1.339  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.606      ;
; 1.374  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[22]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.073      ; 1.642      ;
; 1.382  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.649      ;
; 1.393  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.660      ;
; 1.398  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[21]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.073      ; 1.666      ;
; 1.399  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[13]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.060      ; 1.654      ;
; 1.401  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.668      ;
; 1.416  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.683      ;
; 1.421  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[19]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.061      ; 1.677      ;
; 1.438  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.705      ;
; 1.453  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.720      ;
; 1.463  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[8]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.061      ; 1.719      ;
; 1.474  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[20]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.059      ; 1.728      ;
; 1.477  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.744      ;
; 1.485  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[11]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.057      ; 1.737      ;
; 1.509  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.776      ;
; 1.512  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[10]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.059      ; 1.766      ;
; 1.515  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.782      ;
; 1.523  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.790      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                  ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.384 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.450 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.718      ;
; 0.456 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.110      ;
; 0.456 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.110      ;
; 0.467 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.121      ;
; 0.467 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.121      ;
; 0.469 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.475 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.129      ;
; 0.475 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.129      ;
; 0.477 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.131      ;
; 0.477 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.131      ;
; 0.480 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.134      ;
; 0.480 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.134      ;
; 0.483 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.137      ;
; 0.483 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.137      ;
; 0.491 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.495 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.497 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.155      ;
; 0.497 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.155      ;
; 0.498 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.156      ;
; 0.498 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.156      ;
; 0.503 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.161      ;
; 0.503 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.161      ;
; 0.503 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.161      ;
; 0.503 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.161      ;
; 0.511 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.165      ;
; 0.511 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.165      ;
; 0.513 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.167      ;
; 0.513 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.167      ;
; 0.516 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.170      ;
; 0.516 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.170      ;
; 0.534 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.192      ;
; 0.534 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.192      ;
; 0.578 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.638 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.906      ;
; 0.658 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][8]                                                                                               ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                                            ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.576      ; 1.429      ;
; 0.666 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.667 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.670 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.688 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.696 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.705 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.716 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.718 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.718 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.721 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.723 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.991      ;
; 0.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.731 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.418      ;
; 0.736 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.390      ;
; 0.736 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.390      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.008      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.008      ;
; 0.741 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.009      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.397      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.397      ;
; 0.744 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[1]                                      ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_datain_reg0              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 1.088      ;
; 0.753 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.407      ;
; 0.766 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.420      ;
; 0.766 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.420      ;
; 0.769 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[8]                                      ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_datain_reg0              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 1.113      ;
; 0.778 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.432      ;
; 0.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.049      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.737      ;
; 0.693 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.960      ;
; 0.695 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.965      ;
; 0.701 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.968      ;
; 0.701 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.968      ;
; 0.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.714 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.982      ;
; 0.862 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.129      ;
; 0.869 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.136      ;
; 0.874 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.141      ;
; 0.878 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.145      ;
; 1.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.284      ;
; 1.019 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.287      ;
; 1.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.292      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.292      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.293      ;
; 1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.295      ;
; 1.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.300      ;
; 1.035 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.302      ;
; 1.039 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.306      ;
; 1.041 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.308      ;
; 1.041 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.307      ;
; 1.044 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.311      ;
; 1.048 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.315      ;
; 1.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.328      ;
; 1.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.378      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.383      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.392      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.392      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.393      ;
; 1.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.395      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.403      ;
; 1.137 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.404      ;
; 1.137 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.406      ;
; 1.141 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.408      ;
; 1.142 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.409      ;
; 1.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.414      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.414      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.417      ;
; 1.152 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.419      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.420      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.420      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.420      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.421      ;
; 1.156 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.424      ;
; 1.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.425      ;
; 1.161 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.428      ;
; 1.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.430      ;
; 1.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.429      ;
; 1.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.433      ;
; 1.171 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.437      ;
; 1.173 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.440      ;
; 1.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.493      ;
; 1.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.499      ;
; 1.233 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.500      ;
; 1.238 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.505      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.514      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.515      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.514      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.515      ;
; 1.253 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.520      ;
; 1.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.521      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.525      ;
; 1.259 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.526      ;
; 1.259 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.526      ;
; 1.260 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.527      ;
; 1.261 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.528      ;
; 1.261 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.528      ;
; 1.263 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.530      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.531      ;
; 1.270 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.536      ;
; 1.270 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.536      ;
; 1.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 1.539      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.976 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.243      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -4.001 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.561     ; 2.746      ;
; -3.929 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.593     ; 3.026      ;
; -3.903 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.479     ; 4.234      ;
; -3.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.278     ; 2.736      ;
; -3.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.278     ; 2.736      ;
; -3.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.278     ; 2.736      ;
; -3.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.278     ; 2.736      ;
; -3.747 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.196     ; 4.283      ;
; -3.747 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.196     ; 4.283      ;
; -3.747 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.196     ; 4.283      ;
; -3.747 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.196     ; 4.283      ;
; -3.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.272     ; 2.797      ;
; -3.714 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.310     ; 3.016      ;
; -3.714 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.310     ; 3.016      ;
; -3.714 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.310     ; 3.016      ;
; -3.714 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.310     ; 3.016      ;
; -3.654 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.304     ; 3.077      ;
; -3.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 2.383      ;
; -3.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 2.383      ;
; -3.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 2.383      ;
; -3.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 2.383      ;
; -3.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 2.383      ;
; -3.630 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.190     ; 4.287      ;
; -3.595 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.155     ; 2.746      ;
; -3.589 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.473     ; 3.926      ;
; -3.589 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.473     ; 3.926      ;
; -3.589 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.473     ; 3.926      ;
; -3.589 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.473     ; 3.926      ;
; -3.589 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.473     ; 3.926      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.554     ; 2.323      ;
; -3.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.663      ;
; -3.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.663      ;
; -3.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.663      ;
; -3.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.663      ;
; -3.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.663      ;
; -3.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.593     ; 2.647      ;
; -3.537 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.553     ; 2.290      ;
; -3.537 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.553     ; 2.290      ;
; -3.537 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.553     ; 2.290      ;
; -3.537 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.553     ; 2.290      ;
; -3.537 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.553     ; 2.290      ;
; -3.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.187     ; 3.026      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.472     ; 3.850      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.603      ;
; -3.497 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.073     ; 4.234      ;
; -3.492 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.471     ; 3.831      ;
; -3.492 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.471     ; 3.831      ;
; -3.492 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.471     ; 3.831      ;
; -3.492 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.471     ; 3.831      ;
; -3.492 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -1.471     ; 3.831      ;
; -3.465 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.570      ;
; -3.465 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.570      ;
; -3.465 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.570      ;
; -3.465 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.570      ;
; -3.465 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.585     ; 2.570      ;
; -3.335 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.310     ; 2.637      ;
; -3.335 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.310     ; 2.637      ;
; -3.335 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.310     ; 2.637      ;
; -3.335 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.310     ; 2.637      ;
; -3.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.304     ; 2.698      ;
; -3.202 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.145     ; 2.363      ;
; -3.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.284      ;
; -3.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.284      ;
; -3.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.284      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.738      ;
; -1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.738      ;
; -0.963 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.583      ;
; -0.963 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.583      ;
; -0.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.520      ;
; -0.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.520      ;
; -0.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.468      ;
; -0.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.468      ;
; -0.844 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.464      ;
; -0.844 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.464      ;
; -0.749 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.369      ;
; -0.749 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.369      ;
; -0.745 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.365      ;
; -0.745 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.365      ;
; -0.719 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.338      ;
; -0.719 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.338      ;
; -0.696 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.315      ;
; -0.696 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.315      ;
; -0.624 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.244      ;
; -0.624 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.244      ;
; -0.617 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.237      ;
; -0.617 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.237      ;
; -0.616 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.236      ;
; -0.616 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 3.236      ;
; -0.566 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.185      ;
; -0.566 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.185      ;
; -0.548 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.167      ;
; -0.548 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.167      ;
; -0.548 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.167      ;
; -0.548 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.167      ;
; -0.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.131      ;
; -0.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.131      ;
; -0.495 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.114      ;
; -0.495 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.114      ;
; -0.416 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.035      ;
; -0.416 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 3.035      ;
; -0.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 2.991      ;
; -0.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 2.991      ;
; -0.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 2.873      ;
; -0.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 2.873      ;
; -0.236 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 2.855      ;
; -0.236 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 2.855      ;
; -0.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 2.852      ;
; -0.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.332     ; 2.852      ;
; -0.103 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 2.722      ;
; -0.103 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.333     ; 2.722      ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.965 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.676      ; 2.565      ;
; -0.965 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.676      ; 2.565      ;
; -0.965 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.676      ; 2.565      ;
; -0.965 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.676      ; 2.565      ;
; -0.965 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.676      ; 2.565      ;
; -0.965 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.676      ; 2.565      ;
; -0.965 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.676      ; 2.565      ;
; -0.965 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.676      ; 2.565      ;
; -0.908 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.665      ; 2.497      ;
; -0.866 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.674      ; 2.464      ;
; -0.446 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.662      ; 2.032      ;
; -0.446 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.662      ; 2.032      ;
; -0.446 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.662      ; 2.032      ;
; -0.446 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.662      ; 2.032      ;
; -0.446 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.662      ; 2.032      ;
; -0.446 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.662      ; 2.032      ;
; -0.446 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.662      ; 2.032      ;
; -0.446 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.662      ; 2.032      ;
; -0.374 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.676      ; 1.974      ;
; -0.314 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.675      ; 1.913      ;
; -0.314 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.675      ; 1.913      ;
; -0.314 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.675      ; 1.913      ;
; -0.314 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.675      ; 1.913      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 3.102      ;
; -0.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 3.102      ;
; -0.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 3.102      ;
; -0.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 3.102      ;
; -0.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 3.102      ;
; -0.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 3.102      ;
; -0.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 3.102      ;
; -0.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 3.102      ;
; -0.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 3.102      ;
; -0.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 3.102      ;
; -0.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 3.102      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.825      ; 3.087      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.825      ; 3.087      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.825      ; 3.087      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.825      ; 3.087      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.825      ; 3.087      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.825      ; 3.087      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.825      ; 3.087      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.825      ; 3.087      ;
; -0.316 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.859      ; 3.087      ;
; -0.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.042      ; 3.087      ;
; -0.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.042      ; 3.087      ;
; -0.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.042      ; 3.087      ;
; -0.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.042      ; 3.087      ;
; -0.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.042      ; 3.087      ;
; -0.042 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.130      ; 3.084      ;
; -0.042 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.130      ; 3.084      ;
; -0.042 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.130      ; 3.084      ;
; -0.009 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.170      ; 3.091      ;
; -0.009 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.170      ; 3.091      ;
; -0.009 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.170      ; 3.091      ;
; -0.009 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.170      ; 3.091      ;
; -0.009 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.170      ; 3.091      ;
; -0.005 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.164      ; 3.081      ;
; -0.005 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.164      ; 3.081      ;
; -0.005 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.164      ; 3.081      ;
; -0.001 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.080      ;
; -0.001 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.080      ;
; -0.001 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.080      ;
; -0.001 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.080      ;
; -0.001 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.080      ;
; -0.001 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.167      ; 3.080      ;
; 0.027  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.199      ; 3.084      ;
; 0.027  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.199      ; 3.084      ;
; 0.027  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.199      ; 3.084      ;
; 0.027  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.199      ; 3.084      ;
; 0.027  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.199      ; 3.084      ;
; 0.027  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.199      ; 3.084      ;
; 0.027  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.199      ; 3.084      ;
; 0.027  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.199      ; 3.084      ;
; 0.027  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.199      ; 3.084      ;
; 0.027  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.199      ; 3.084      ;
; 0.030  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.208      ; 3.090      ;
; 0.030  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.208      ; 3.090      ;
; 0.030  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.208      ; 3.090      ;
; 0.030  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.208      ; 3.090      ;
; 0.030  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.208      ; 3.090      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.205      ; 3.081      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.205      ; 3.081      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.205      ; 3.081      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.205      ; 3.081      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.205      ; 3.081      ;
; 0.346  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.526      ; 3.092      ;
; 0.382  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.563      ; 3.093      ;
; 0.382  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.563      ; 3.093      ;
; 0.382  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.563      ; 3.093      ;
; 0.382  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.563      ; 3.093      ;
; 0.382  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.563      ; 3.093      ;
; 0.382  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.563      ; 3.093      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.710 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 4.168      ;
; 0.847 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 4.030      ;
; 0.847 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 4.030      ;
; 0.847 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 4.030      ;
; 0.936 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.140     ; 3.926      ;
; 0.936 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.140     ; 3.926      ;
; 0.936 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.140     ; 3.926      ;
; 0.936 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.140     ; 3.926      ;
; 0.936 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.140     ; 3.926      ;
; 0.936 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.140     ; 3.926      ;
; 0.963 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.135     ; 3.904      ;
; 0.963 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.135     ; 3.904      ;
; 0.963 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.135     ; 3.904      ;
; 0.963 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.135     ; 3.904      ;
; 0.963 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.135     ; 3.904      ;
; 0.963 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.135     ; 3.904      ;
; 0.963 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.135     ; 3.904      ;
; 0.963 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.135     ; 3.904      ;
; 0.963 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.135     ; 3.904      ;
; 0.963 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.135     ; 3.904      ;
; 0.984 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.894      ;
; 1.010 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.865      ;
; 1.010 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.865      ;
; 1.010 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.865      ;
; 1.010 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.865      ;
; 1.010 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.865      ;
; 1.010 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.865      ;
; 1.010 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.865      ;
; 1.010 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.865      ;
; 1.010 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.865      ;
; 1.010 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.865      ;
; 1.010 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 3.865      ;
; 1.032 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.139     ; 3.831      ;
; 1.032 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.139     ; 3.831      ;
; 1.032 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.139     ; 3.831      ;
; 1.032 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.139     ; 3.831      ;
; 1.032 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.139     ; 3.831      ;
; 1.032 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.139     ; 3.831      ;
; 1.032 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.139     ; 3.831      ;
; 1.059 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.815      ;
; 1.059 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.815      ;
; 1.059 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.815      ;
; 1.059 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.815      ;
; 1.059 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.815      ;
; 1.059 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.815      ;
; 1.059 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.128     ; 3.815      ;
; 1.161 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.327      ; 4.168      ;
; 1.161 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.327      ; 4.168      ;
; 1.161 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.327      ; 4.168      ;
; 1.238 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.129     ; 3.635      ;
; 1.298 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.326      ; 4.030      ;
; 1.298 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.326      ; 4.030      ;
; 1.298 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.326      ; 4.030      ;
; 1.298 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.326      ; 4.030      ;
; 1.298 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.326      ; 4.030      ;
; 1.298 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.326      ; 4.030      ;
; 1.416 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.279      ; 3.865      ;
; 1.416 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.279      ; 3.865      ;
; 1.416 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.279      ; 3.865      ;
; 1.416 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.279      ; 3.865      ;
; 1.416 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.279      ; 3.865      ;
; 1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.329      ; 3.894      ;
; 1.438 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.359      ; 3.923      ;
; 1.438 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.359      ; 3.923      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.531 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.140      ; 3.533      ;
; 1.648 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.146      ; 3.537      ;
; 1.757 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.157     ; 3.088      ;
; 1.774 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 3.079      ;
; 1.774 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 3.079      ;
; 1.774 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 3.079      ;
; 1.774 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 3.079      ;
; 1.774 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.149     ; 3.079      ;
; 1.775 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.135     ; 3.092      ;
; 1.775 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.148     ; 3.079      ;
; 1.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.093      ;
; 1.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.093      ;
; 1.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.093      ;
; 1.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.093      ;
; 1.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.093      ;
; 1.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.093      ;
; 1.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.093      ;
; 1.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.093      ;
; 1.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.093      ;
; 1.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.093      ;
; 1.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.124     ; 3.093      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 37.643 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.089     ; 3.936      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
; 39.007 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 2.589      ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.742 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.157      ; 1.680      ;
; -0.742 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.157      ; 1.680      ;
; -0.742 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.157      ; 1.680      ;
; -0.742 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.157      ; 1.680      ;
; -0.684 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 1.739      ;
; -0.596 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 1.813      ;
; -0.596 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 1.813      ;
; -0.596 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 1.813      ;
; -0.596 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 1.813      ;
; -0.596 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 1.813      ;
; -0.596 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 1.813      ;
; -0.596 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 1.813      ;
; -0.596 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 1.813      ;
; -0.263 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 2.160      ;
; -0.263 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 2.160      ;
; -0.263 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 2.160      ;
; -0.263 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 2.160      ;
; -0.263 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 2.160      ;
; -0.263 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 2.160      ;
; -0.263 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 2.160      ;
; -0.263 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.158      ; 2.160      ;
; -0.236 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.157      ; 2.186      ;
; -0.208 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.204      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.456 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.056      ; 2.875      ;
; -0.456 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.056      ; 2.875      ;
; -0.456 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.056      ; 2.875      ;
; -0.456 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.056      ; 2.875      ;
; -0.456 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.056      ; 2.875      ;
; -0.456 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.056      ; 2.875      ;
; -0.419 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.874      ;
; -0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.683      ; 2.861      ;
; -0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.683      ; 2.861      ;
; -0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.683      ; 2.861      ;
; -0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.683      ; 2.861      ;
; -0.097 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.683      ; 2.861      ;
; -0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.687      ; 2.871      ;
; -0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.687      ; 2.871      ;
; -0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.687      ; 2.871      ;
; -0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.687      ; 2.871      ;
; -0.091 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.687      ; 2.871      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.677      ; 2.862      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.677      ; 2.862      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.677      ; 2.862      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.677      ; 2.862      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.677      ; 2.862      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.677      ; 2.862      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.677      ; 2.862      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.677      ; 2.862      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.677      ; 2.862      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.677      ; 2.862      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.644      ; 2.861      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.644      ; 2.861      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.644      ; 2.861      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.644      ; 2.861      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.644      ; 2.861      ;
; -0.058 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.644      ; 2.861      ;
; -0.054 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.640      ; 2.861      ;
; -0.054 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.640      ; 2.861      ;
; -0.054 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.640      ; 2.861      ;
; -0.049 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.647      ; 2.873      ;
; -0.049 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.647      ; 2.873      ;
; -0.049 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.647      ; 2.873      ;
; -0.049 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.647      ; 2.873      ;
; -0.049 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.647      ; 2.873      ;
; -0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.606      ; 2.863      ;
; -0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.606      ; 2.863      ;
; -0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.606      ; 2.863      ;
; 0.077  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.514      ; 2.866      ;
; 0.077  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.514      ; 2.866      ;
; 0.077  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.514      ; 2.866      ;
; 0.077  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.514      ; 2.866      ;
; 0.077  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.514      ; 2.866      ;
; 0.268  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.323      ; 2.866      ;
; 0.303  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.288      ; 2.866      ;
; 0.303  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.288      ; 2.866      ;
; 0.303  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.288      ; 2.866      ;
; 0.303  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.288      ; 2.866      ;
; 0.303  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.288      ; 2.866      ;
; 0.303  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.288      ; 2.866      ;
; 0.303  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.288      ; 2.866      ;
; 0.303  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.288      ; 2.866      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.275      ; 2.883      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.275      ; 2.883      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.275      ; 2.883      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.275      ; 2.883      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.275      ; 2.883      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.275      ; 2.883      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.275      ; 2.883      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.275      ; 2.883      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.275      ; 2.883      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.275      ; 2.883      ;
; 0.333  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.275      ; 2.883      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.268 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 2.049      ;
; 1.268 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 2.049      ;
; 1.277 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.550      ; 2.022      ;
; 1.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.497      ; 1.994      ;
; 1.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.497      ; 1.994      ;
; 1.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.497      ; 1.994      ;
; 1.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.497      ; 1.994      ;
; 1.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.497      ; 1.994      ;
; 1.405 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.152      ;
; 1.405 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.152      ;
; 1.405 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.152      ;
; 1.405 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.152      ;
; 1.405 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.152      ;
; 1.405 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.152      ;
; 1.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.772      ;
; 1.537 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.284      ;
; 1.537 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.284      ;
; 1.537 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.284      ;
; 1.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 2.413      ;
; 1.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 2.413      ;
; 1.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.550      ; 2.386      ;
; 1.666 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.497      ; 2.358      ;
; 1.666 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.497      ; 2.358      ;
; 1.666 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.497      ; 2.358      ;
; 1.666 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.497      ; 2.358      ;
; 1.666 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.497      ; 2.358      ;
; 1.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.946      ;
; 1.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.946      ;
; 1.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.946      ;
; 1.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.946      ;
; 1.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.946      ;
; 1.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.946      ;
; 1.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.946      ;
; 1.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.961      ;
; 1.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.961      ;
; 1.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.961      ;
; 1.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.961      ;
; 1.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.961      ;
; 1.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.961      ;
; 1.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.961      ;
; 1.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.994      ;
; 1.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.994      ;
; 1.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.994      ;
; 1.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.994      ;
; 1.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.994      ;
; 1.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.994      ;
; 1.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.994      ;
; 1.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.994      ;
; 1.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.994      ;
; 1.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.994      ;
; 1.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.994      ;
; 1.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.022      ;
; 1.769 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.516      ;
; 1.769 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.516      ;
; 1.769 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.516      ;
; 1.769 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.516      ;
; 1.769 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.516      ;
; 1.769 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.516      ;
; 1.770 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.031      ;
; 1.770 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.031      ;
; 1.770 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.031      ;
; 1.770 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.031      ;
; 1.770 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.031      ;
; 1.770 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.031      ;
; 1.770 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.031      ;
; 1.770 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.031      ;
; 1.770 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.031      ;
; 1.770 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.031      ;
; 1.796 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.052      ;
; 1.796 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.052      ;
; 1.796 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.052      ;
; 1.796 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.052      ;
; 1.796 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.052      ;
; 1.796 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.052      ;
; 1.868 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.136      ;
; 1.875 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.152      ;
; 1.875 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.152      ;
; 1.875 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.152      ;
; 1.901 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.648      ;
; 1.901 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.648      ;
; 1.901 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.552      ; 2.648      ;
; 1.945 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.699      ; 2.859      ;
; 1.945 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.699      ; 2.859      ;
; 1.945 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.699      ; 2.859      ;
; 2.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.284      ;
; 2.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.310      ;
; 2.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.310      ;
; 2.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.310      ;
; 2.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.310      ;
; 2.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.310      ;
; 2.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.310      ;
; 2.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.310      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 2.325      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 2.325      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 2.325      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 2.325      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 2.325      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 2.325      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 2.325      ;
; 2.089 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.358      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 1.951 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.220      ;
; 3.206 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.467      ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.370 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.628     ; 2.049      ;
; 2.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.638     ; 2.340      ;
; 2.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.053     ; 1.961      ;
; 2.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.053     ; 1.961      ;
; 2.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.053     ; 1.961      ;
; 2.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.053     ; 1.961      ;
; 2.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.053     ; 1.961      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 1.979      ;
; 2.734 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.628     ; 2.413      ;
; 2.772 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.780     ; 2.334      ;
; 2.797 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.599     ; 2.121      ;
; 2.799 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.052      ;
; 2.799 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.052      ;
; 2.799 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.052      ;
; 2.799 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.052      ;
; 2.799 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.052      ;
; 2.816 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.787     ; 2.331      ;
; 2.816 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.787     ; 2.331      ;
; 2.816 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.787     ; 2.331      ;
; 2.816 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.787     ; 2.331      ;
; 3.035 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.638     ; 2.704      ;
; 3.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.053     ; 2.325      ;
; 3.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.053     ; 2.325      ;
; 3.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.053     ; 2.325      ;
; 3.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.053     ; 2.325      ;
; 3.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.053     ; 2.325      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.090 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.343      ;
; 3.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.061     ; 2.340      ;
; 3.098 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.609     ; 2.412      ;
; 3.134 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.024     ; 2.033      ;
; 3.134 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.024     ; 2.033      ;
; 3.134 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.024     ; 2.033      ;
; 3.134 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.024     ; 2.033      ;
; 3.134 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.024     ; 2.033      ;
; 3.136 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.780     ; 2.698      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.051      ;
; 3.163 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.416      ;
; 3.163 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.416      ;
; 3.163 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.416      ;
; 3.163 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.416      ;
; 3.163 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.054     ; 2.416      ;
; 3.180 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.787     ; 2.695      ;
; 3.180 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.787     ; 2.695      ;
; 3.180 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.787     ; 2.695      ;
; 3.180 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.787     ; 2.695      ;
; 3.199 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.751     ; 2.406      ;
; 3.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.124      ;
; 3.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.124      ;
; 3.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.124      ;
; 3.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.124      ;
; 3.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.025     ; 2.124      ;
; 3.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.758     ; 2.403      ;
; 3.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.758     ; 2.403      ;
; 3.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.758     ; 2.403      ;
; 3.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.758     ; 2.403      ;
; 3.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.061     ; 2.704      ;
; 3.521 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -1.032     ; 2.412      ;
; 3.699 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.136     ; 2.838      ;
; 3.699 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.136     ; 2.838      ;
; 3.699 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.136     ; 2.838      ;
; 3.699 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.136     ; 2.838      ;
; 3.699 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.136     ; 2.838      ;
; 3.699 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.136     ; 2.838      ;
; 3.699 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.136     ; 2.838      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.144 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.565      ;
; 4.144 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.565      ;
; 4.197 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.618      ;
; 4.197 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.618      ;
; 4.214 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.636      ;
; 4.214 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.636      ;
; 4.250 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.671      ;
; 4.250 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.671      ;
; 4.337 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.758      ;
; 4.337 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.758      ;
; 4.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.779      ;
; 4.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.779      ;
; 4.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.847      ;
; 4.426 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.847      ;
; 4.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.875      ;
; 4.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.875      ;
; 4.510 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.931      ;
; 4.510 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.931      ;
; 4.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.938      ;
; 4.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.938      ;
; 4.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.938      ;
; 4.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 2.938      ;
; 4.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.950      ;
; 4.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.950      ;
; 4.568 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.990      ;
; 4.568 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.990      ;
; 4.585 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.007      ;
; 4.585 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.007      ;
; 4.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.051      ;
; 4.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.051      ;
; 4.641 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 3.062      ;
; 4.641 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 3.062      ;
; 4.685 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 3.106      ;
; 4.685 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 3.106      ;
; 4.749 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.171      ;
; 4.749 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.171      ;
; 4.759 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.181      ;
; 4.759 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.181      ;
; 4.780 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 3.201      ;
; 4.780 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.874     ; 3.201      ;
; 4.840 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.262      ;
; 4.840 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.262      ;
; 4.852 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.274      ;
; 4.852 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.274      ;
; 4.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.356      ;
; 4.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.356      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; 0.083  ; 0.299        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; 0.084  ; 0.300        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; 0.084  ; 0.300        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; 0.084  ; 0.300        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; 0.084  ; 0.300        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; 0.084  ; 0.300        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; 0.084  ; 0.300        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; 0.086  ; 0.302        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; 0.086  ; 0.302        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; 0.086  ; 0.302        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; 0.086  ; 0.302        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; 0.086  ; 0.302        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ;
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                               ;
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                 ;
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ;
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                               ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                               ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                               ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                               ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                               ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6]   ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                               ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                              ; Clock Edge ; Target                                                                                                                                   ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1               ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_1  ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4               ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_1  ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58              ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58~_Duplicate_1 ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7               ;
; 7.242 ; 7.624        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_1  ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_2  ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_3  ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_2  ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_3  ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_2 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_3 ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_2  ;
; 7.243 ; 7.625        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_3  ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1               ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10              ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_1 ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13              ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_1 ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16              ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_1 ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19              ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_1 ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_1  ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22              ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_1 ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25              ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_1 ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28              ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_1 ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31              ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_1 ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34              ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_1 ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37              ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_1 ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4               ;
; 7.245 ; 7.627        ; 0.382          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40              ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.751  ; 9.935        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.752  ; 9.936        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.846  ; 10.062       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.847  ; 10.063       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.550 ; 20.766       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.710 ; 20.894       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.712 ; 20.896       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.798 ; 20.798       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.798 ; 20.798       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk                                                     ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk                                                        ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk                                                       ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk                                                       ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk                                                       ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk                                                       ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk                                                       ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk                                                       ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk                                                        ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk                                                        ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk                                                        ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[4]|clk                                                        ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[5]|clk                                                        ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[6]|clk                                                        ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[7]|clk                                                        ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[8]|clk                                                        ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[9]|clk                                                        ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k|clk                                                               ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk                                                     ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                                                             ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                                                            ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                                                            ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                                                            ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                                                            ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                                                            ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                                                            ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                                                             ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                             ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 62.219  ; 62.435       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.219  ; 62.435       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.377  ; 62.561       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.377  ; 62.561       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.462  ; 62.462       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.462  ; 62.462       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 62.465  ; 62.465       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.465  ; 62.465       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.489  ; 62.489       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.489  ; 62.489       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.498  ; 62.498       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.510  ; 62.510       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.510  ; 62.510       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.533  ; 62.533       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.533  ; 62.533       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.538  ; 62.538       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.538  ; 62.538       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 3.655  ; 3.475  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 3.655  ; 3.475  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.646  ; 2.712  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 2.445  ; 2.563  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.322 ; -0.064 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.185  ; 2.363  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 2.894  ; 2.871  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.354  ; 2.502  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 2.178  ; 2.279  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 3.635  ; 3.922  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 3.399  ; 3.486  ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 4.579  ; 4.681  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 4.579  ; 4.681  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 4.200  ; 4.321  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 4.376  ; 4.530  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 4.215  ; 4.342  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 0.696  ; 0.456  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.604 ; -1.661 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -1.831 ; -1.867 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.915 ; -1.116 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.696  ; 0.456  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.729 ; -1.864 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -2.195 ; -2.256 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.714 ; -1.809 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -1.462 ; -1.646 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.569 ; -1.731 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.297 ; -1.409 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -3.489 ; -3.596 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -3.853 ; -3.942 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -3.489 ; -3.596 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -3.673 ; -3.822 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -3.503 ; -3.617 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 8.835  ; 8.554  ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 9.264  ; 9.459  ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 7.886  ;        ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 5.722  ; 5.305  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 5.725  ; 5.290  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 14.177 ; 13.546 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 11.615 ; 10.864 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 11.836 ; 11.033 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 13.261 ; 12.257 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 14.177 ; 13.546 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 11.866 ; 11.063 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 10.352 ; 9.687  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 10.736 ; 10.032 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 10.664 ; 9.908  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 13.434 ; 12.293 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 13.260 ; 12.261 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 11.463 ; 10.701 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 10.694 ; 9.931  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 10.362 ; 9.697  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 10.684 ; 9.921  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 10.352 ; 9.687  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 10.674 ; 9.918  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 2.972  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 4.142  ; 4.003  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 4.928  ; 4.683  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;        ; 2.905  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 7.101  ; 7.158  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 4.430  ; 4.606  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 4.636  ; 4.865  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 4.601  ; 4.829  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 4.925  ; 5.189  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 4.985  ; 5.275  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 4.656  ; 4.902  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 4.557  ; 4.775  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 5.018  ; 5.268  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 5.034  ; 5.302  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 4.747  ; 4.960  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 7.101  ; 7.158  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 4.719  ; 4.923  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 4.891  ; 5.172  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 4.891  ; 5.172  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 4.795  ; 5.115  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 3.965  ; 3.913  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 7.876  ; 7.737  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 5.802  ; 5.380  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 5.392  ; 5.066  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 5.465  ; 5.167  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 5.674  ; 5.298  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 5.268  ; 5.048  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 7.876  ; 7.737  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 5.818  ; 5.402  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 5.455  ; 5.150  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 5.185  ; 4.897  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 5.143  ; 4.877  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 5.047  ; 4.863  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 5.561  ; 5.221  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.574  ; 5.246  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 5.628  ; 5.263  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 5.328  ; 5.072  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.319  ; 5.070  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 4.796  ; 5.016  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 3.929  ; 4.076  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 4.884  ; 5.152  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 4.604  ; 4.832  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 3.000  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;        ; 2.858  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 7.856 ; 7.580 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 8.974 ; 9.156 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 7.556 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 3.801 ; 3.506 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 4.339 ; 4.038 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 4.207 ; 3.828 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 5.427 ; 4.965 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 5.632 ; 5.120 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 7.004 ; 6.299 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 7.973 ; 7.633 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 5.662 ; 5.150 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 4.207 ; 3.828 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 4.576 ; 4.160 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 4.512 ; 4.044 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 7.171 ; 6.334 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 7.003 ; 6.303 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 5.275 ; 4.802 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 4.540 ; 4.066 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 4.217 ; 3.838 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 4.530 ; 4.056 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 4.207 ; 3.828 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 4.522 ; 4.054 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 2.514 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 3.625 ; 3.489 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 4.378 ; 4.141 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 2.450 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 3.899 ; 4.070 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 3.899 ; 4.070 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 4.096 ; 4.317 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 4.062 ; 4.283 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 4.373 ; 4.629 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 4.431 ; 4.712 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 4.117 ; 4.355 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 4.019 ; 4.230 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 4.467 ; 4.708 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 4.484 ; 4.742 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 4.207 ; 4.413 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 6.559 ; 6.608 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 4.181 ; 4.378 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 4.246 ; 4.555 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 4.338 ; 4.609 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 4.246 ; 4.555 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 3.457 ; 3.406 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 4.496 ; 4.318 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 5.218 ; 4.811 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 4.820 ; 4.506 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 4.891 ; 4.603 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 5.090 ; 4.728 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 4.701 ; 4.488 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 7.297 ; 7.170 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 5.233 ; 4.831 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 4.881 ; 4.587 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 4.628 ; 4.351 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 4.581 ; 4.324 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 4.496 ; 4.318 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 4.989 ; 4.662 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.002 ; 4.686 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 5.053 ; 4.701 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 4.765 ; 4.519 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 4.757 ; 4.517 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 4.254 ; 4.466 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 3.418 ; 3.561 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 4.331 ; 4.590 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 4.062 ; 4.282 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 2.539 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 2.402 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.689 ; 4.582 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.689 ; 4.582 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.800 ; 4.703 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.799 ; 4.702 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.107 ; 5.010 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.149 ; 5.052 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.143 ; 7.214 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 4.689 ; 4.582 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.107 ; 5.010 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.693 ; 4.604 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.811 ; 4.714 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 4.974 ; 4.885 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.324 ; 5.235 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.974 ; 4.885 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.974 ; 4.885 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.312 ; 5.223 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.312 ; 5.223 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.135 ; 4.028 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.135 ; 4.028 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.283 ; 4.186 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.282 ; 4.185 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.578 ; 4.481 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.618 ; 4.521 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 6.626 ; 6.697 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 4.135 ; 4.028 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.578 ; 4.481 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.187 ; 4.098 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.294 ; 4.197 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 4.457 ; 4.368 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 4.793 ; 4.704 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.457 ; 4.368 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.457 ; 4.368 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.781 ; 4.692 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.781 ; 4.692 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.446     ; 4.535     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.483     ; 4.590     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.529     ; 4.626     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.522     ; 4.619     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.809     ; 4.906     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.817     ; 4.914     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.045     ; 6.974     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 4.483     ; 4.590     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.809     ; 4.906     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.446     ; 4.535     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.532     ; 4.629     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 4.703     ; 4.792     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.028     ; 5.117     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.703     ; 4.792     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.703     ; 4.792     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.988     ; 5.077     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.988     ; 5.077     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 3.932     ; 4.035     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 3.932     ; 4.039     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.020     ; 4.117     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.013     ; 4.110     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.288     ; 4.385     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.296     ; 4.393     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 6.535     ; 6.464     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 3.932     ; 4.039     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.288     ; 4.385     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 3.946     ; 4.035     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.022     ; 4.119     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 4.193     ; 4.282     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 4.505     ; 4.594     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.193     ; 4.282     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.193     ; 4.282     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.467     ; 4.556     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.467     ; 4.556     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -1.463  ; -3.835        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -1.373  ; -2.793        ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.245  ; -40.066       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.571  ; -0.571        ;
; CMOS_PCLK                                                             ; -0.473  ; -7.198        ;
; CLOCK                                                                 ; 17.805  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 124.358 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -0.733 ; -2.981        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.520 ; -1.139        ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.479 ; -8.837        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.068  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.164  ; 0.000         ;
; CLOCK                                                                 ; 0.187  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.406  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -1.876 ; -423.255      ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.237 ; -2.018        ;
; CMOS_PCLK                                                             ; 0.243  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.851  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 2.859  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.608 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                           ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; reg_config:reg_config_inst|clock_20k                                  ; -0.719 ; -13.584       ;
; CMOS_PCLK                                                             ; -0.282 ; -6.110        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.629  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.926  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 1.163  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.081  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.000 ; -102.633      ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.000 ; -45.000       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.734  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.427  ; 0.000         ;
; CLOCK                                                                 ; 9.263  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.630 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 62.297 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.463 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.352     ; 1.038      ;
; -1.387 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.334     ; 0.980      ;
; -1.329 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.352     ; 0.904      ;
; -1.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.334     ; 0.919      ;
; -1.290 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.352     ; 0.865      ;
; -1.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.334     ; 0.882      ;
; -1.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.352     ; 0.834      ;
; -1.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.334     ; 0.852      ;
; -1.170 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.334     ; 0.763      ;
; -1.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.352     ; 0.737      ;
; -0.966 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                           ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.518     ; 0.375      ;
; -0.019 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 0.601      ; 0.899      ;
; -0.002 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 0.601      ; 0.882      ;
; 0.021  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 0.601      ; 0.859      ;
; 0.041  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.559      ; 1.181      ;
; 0.042  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.560      ; 1.181      ;
; 0.070  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 0.601      ; 0.810      ;
; 0.073  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 0.601      ; 0.807      ;
; 0.096  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 0.601      ; 0.784      ;
; 0.139  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.560      ; 1.084      ;
; 0.150  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.560      ; 1.073      ;
; 0.162  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 0.601      ; 0.718      ;
; 0.173  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 0.601      ; 0.707      ;
; 0.199  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.559      ; 1.023      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.559      ; 1.021      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 0.601      ; 0.679      ;
; 0.244  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.392        ; 0.601      ; 0.636      ;
; 0.251  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.559      ; 0.971      ;
; 0.268  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.560      ; 0.955      ;
; 0.307  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.559      ; 0.915      ;
; 0.310  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.560      ; 0.913      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 1.360      ;
; 3.570  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.332      ;
; 3.570  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.332      ;
; 3.570  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.332      ;
; 3.570  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.332      ;
; 3.570  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.332      ;
; 3.570  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.332      ;
; 3.570  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.332      ;
; 3.570  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.332      ;
; 3.570  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.332      ;
; 3.570  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.332      ;
; 3.688  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.083     ; 1.216      ;
; 3.688  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.083     ; 1.216      ;
; 3.697  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 1.210      ;
; 4.065  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.082     ; 0.840      ;
; 4.296  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.124      ; 0.815      ;
; 6.660  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.475      ;
; 6.661  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.474      ;
; 6.662  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.473      ;
; 6.663  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.472      ;
; 6.673  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.462      ;
; 6.675  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.460      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.381      ;
; 6.756  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.379      ;
; 6.776  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.184      ;
; 6.776  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.184      ;
; 6.791  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.169      ;
; 6.791  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.169      ;
; 6.794  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.166      ;
; 6.794  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.166      ;
; 6.796  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.161      ;
; 6.796  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.161      ;
; 6.796  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.161      ;
; 6.796  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.161      ;
; 6.802  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.333      ;
; 6.802  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.158      ;
; 6.802  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.027     ; 3.158      ;
; 6.804  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.331      ;
; 6.811  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.146      ;
; 6.811  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.146      ;
; 6.811  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.146      ;
; 6.811  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.146      ;
; 6.814  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.143      ;
; 6.814  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.143      ;
; 6.814  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.143      ;
; 6.814  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.143      ;
; 6.822  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.135      ;
; 6.822  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.135      ;
; 6.822  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.135      ;
; 6.822  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.030     ; 3.135      ;
; 6.839  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.296      ;
; 6.840  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.295      ;
; 6.840  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.295      ;
; 6.841  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.294      ;
; 6.852  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.283      ;
; 6.853  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.282      ;
; 6.860  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.275      ;
; 6.862  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.148      ; 3.273      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.373 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.846     ; 1.202      ;
; -1.354 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.846     ; 1.183      ;
; -1.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.847     ; 1.063      ;
; -1.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.847     ; 1.044      ;
; -1.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.847     ; 1.015      ;
; -1.178 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.846     ; 1.007      ;
; -1.120 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.847     ; 0.948      ;
; -1.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.846     ; 0.939      ;
; -1.109 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.846     ; 0.938      ;
; -0.980 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.847     ; 0.808      ;
; -0.185 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -0.614     ; 1.366      ;
; 8.298  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 7.233      ;
; 8.301  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.161      ; 7.231      ;
; 8.352  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 6.988      ;
; 8.374  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 7.157      ;
; 8.377  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.161      ; 7.155      ;
; 8.400  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.130      ;
; 8.400  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.130      ;
; 8.400  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.130      ;
; 8.400  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.130      ;
; 8.400  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.130      ;
; 8.400  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.130      ;
; 8.428  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 6.912      ;
; 8.457  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.145      ; 7.059      ;
; 8.476  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.054      ;
; 8.476  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.054      ;
; 8.476  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.054      ;
; 8.476  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.054      ;
; 8.476  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.054      ;
; 8.476  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 7.054      ;
; 8.533  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.145      ; 6.983      ;
; 8.561  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.172      ; 6.982      ;
; 8.627  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 6.903      ;
; 8.629  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 6.901      ;
; 8.637  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.172      ; 6.906      ;
; 8.655  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 6.875      ;
; 8.658  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 6.873      ;
; 8.679  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 6.851      ;
; 8.682  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 6.849      ;
; 8.703  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 6.827      ;
; 8.705  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 6.825      ;
; 8.709  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 6.630      ;
; 8.733  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 6.606      ;
; 8.757  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.772      ;
; 8.757  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.772      ;
; 8.757  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.772      ;
; 8.757  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.772      ;
; 8.757  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.772      ;
; 8.757  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.772      ;
; 8.781  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.748      ;
; 8.781  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.748      ;
; 8.781  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.748      ;
; 8.781  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.748      ;
; 8.781  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.748      ;
; 8.781  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.748      ;
; 8.814  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.144      ; 6.701      ;
; 8.838  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.144      ; 6.677      ;
; 8.918  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 6.624      ;
; 8.942  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 6.600      ;
; 8.984  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.545      ;
; 8.986  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.543      ;
; 9.008  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.521      ;
; 9.010  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.158      ; 6.519      ;
; 9.436  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 6.095      ;
; 9.439  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.161      ; 6.093      ;
; 9.463  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 6.068      ;
; 9.466  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.161      ; 6.066      ;
; 9.490  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 5.850      ;
; 9.517  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 5.823      ;
; 9.538  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.992      ;
; 9.538  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.992      ;
; 9.538  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.992      ;
; 9.538  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.992      ;
; 9.538  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.992      ;
; 9.538  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.992      ;
; 9.565  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.965      ;
; 9.565  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10]                                                                     ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.965      ;
; 9.565  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.965      ;
; 9.565  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.965      ;
; 9.565  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.965      ;
; 9.565  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.965      ;
; 9.595  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.145      ; 5.921      ;
; 9.622  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.145      ; 5.894      ;
; 9.699  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.172      ; 5.844      ;
; 9.726  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.172      ; 5.817      ;
; 9.765  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.765      ;
; 9.767  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.763      ;
; 9.792  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.738      ;
; 9.794  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.159      ; 5.736      ;
; 9.969  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.161      ; 5.563      ;
; 9.999  ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 5.320      ;
; 10.006 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 5.325      ;
; 10.026 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 5.305      ;
; 10.045 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18]                                                                     ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.161      ; 5.487      ;
; 10.110 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 5.220      ;
; 10.206 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 5.125      ;
; 10.221 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 5.110      ;
; 10.261 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 5.070      ;
; 10.280 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 5.051      ;
; 10.293 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]                                                                   ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 5.038      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.245 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.188      ;
; -1.226 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.171      ;
; -1.226 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.171      ;
; -1.195 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.140      ;
; -1.191 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.135      ;
; -1.183 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.127      ;
; -1.180 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.124      ;
; -1.179 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.129      ;
; -1.178 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.045     ; 2.120      ;
; -1.168 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.112      ;
; -1.164 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.114      ;
; -1.155 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.100      ;
; -1.154 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.045     ; 2.096      ;
; -1.152 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.102      ;
; -1.152 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.102      ;
; -1.148 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.045     ; 2.090      ;
; -1.148 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.093      ;
; -1.137 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.082      ;
; -1.136 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.080      ;
; -1.130 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.074      ;
; -1.128 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.073      ;
; -1.128 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.072      ;
; -1.120 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.061      ;
; -1.120 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.061      ;
; -1.113 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.063      ;
; -1.108 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.049      ;
; -1.107 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.052      ;
; -1.107 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.052      ;
; -1.103 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.048      ;
; -1.102 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.052      ;
; -1.101 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.045     ; 2.043      ;
; -1.097 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 2.043      ;
; -1.096 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.039      ;
; -1.090 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.040      ;
; -1.090 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.040      ;
; -1.087 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.031      ;
; -1.087 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.037      ;
; -1.084 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.029      ;
; -1.079 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 2.025      ;
; -1.077 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.022      ;
; -1.077 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.027      ;
; -1.076 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.017      ;
; -1.075 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.019      ;
; -1.068 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.045     ; 2.010      ;
; -1.065 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.008      ;
; -1.064 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.008      ;
; -1.063 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.008      ;
; -1.061 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.011      ;
; -1.059 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.003      ;
; -1.055 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 2.000      ;
; -1.054 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 1.998      ;
; -1.053 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 1.997      ;
; -1.053 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 1.999      ;
; -1.048 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 1.991      ;
; -1.046 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 1.992      ;
; -1.046 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 1.991      ;
; -1.039 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 1.982      ;
; -1.039 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 1.980      ;
; -1.036 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[0]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 1.980      ;
; -1.035 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 1.981      ;
; -1.033 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 1.978      ;
; -1.033 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 1.977      ;
; -1.031 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.045     ; 1.973      ;
; -1.031 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 1.975      ;
; -1.030 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 1.974      ;
; -1.030 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 1.971      ;
; -1.026 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 1.969      ;
; -1.025 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.975      ;
; -1.025 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[21] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.975      ;
; -1.025 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.975      ;
; -1.024 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 1.968      ;
; -1.023 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 1.968      ;
; -1.023 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 1.966      ;
; -1.022 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.972      ;
; -1.021 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 1.964      ;
; -1.020 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[15] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.970      ;
; -1.020 ; reg_config:reg_config_inst|reg_index[2] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.970      ;
; -1.020 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 1.963      ;
; -1.019 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[7]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 1.964      ;
; -1.018 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[11] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 1.959      ;
; -1.016 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[3]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 1.961      ;
; -1.015 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 1.960      ;
; -1.015 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 1.959      ;
; -1.013 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 1.959      ;
; -1.013 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[16] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.962      ;
; -1.012 ; reg_config:reg_config_inst|reg_index[4] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 1.955      ;
; -1.011 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[13] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 1.956      ;
; -1.009 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[1]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 1.953      ;
; -1.004 ; reg_config:reg_config_inst|reg_index[3] ; reg_config:reg_config_inst|i2c_data[17] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 1.947      ;
; -0.997 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[9]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.947      ;
; -0.996 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[10] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 1.939      ;
; -0.995 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[12] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 1.941      ;
; -0.994 ; reg_config:reg_config_inst|reg_index[0] ; reg_config:reg_config_inst|i2c_data[18] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.041     ; 1.940      ;
; -0.991 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 1.935      ;
; -0.986 ; reg_config:reg_config_inst|reg_index[6] ; reg_config:reg_config_inst|i2c_data[5]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.045     ; 1.928      ;
; -0.986 ; reg_config:reg_config_inst|reg_index[7] ; reg_config:reg_config_inst|i2c_data[6]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 1.929      ;
; -0.986 ; reg_config:reg_config_inst|reg_index[8] ; reg_config:reg_config_inst|i2c_data[2]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.936      ;
; -0.985 ; reg_config:reg_config_inst|reg_index[5] ; reg_config:reg_config_inst|i2c_data[4]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 1.929      ;
; -0.983 ; reg_config:reg_config_inst|reg_index[1] ; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.042     ; 1.928      ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.571 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.256     ; 0.359      ;
; -0.562 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.256     ; 0.350      ;
; 38.697 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.907      ;
; 38.780 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.824      ;
; 38.880 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.724      ;
; 38.948 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.656      ;
; 39.104 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.500      ;
; 39.125 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.479      ;
; 39.150 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.454      ;
; 39.369 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.235      ;
; 39.406 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.198      ;
; 39.464 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.140      ;
; 39.523 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.081      ;
; 39.527 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.077      ;
; 39.552 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 2.052      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.601 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.015      ;
; 39.605 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 2.008      ;
; 39.658 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 1.946      ;
; 39.679 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 1.934      ;
; 39.680 ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 1.924      ;
; 39.680 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 1.933      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.684 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.932      ;
; 39.740 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 1.873      ;
; 39.763 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 1.841      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.832      ;
; 39.787 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 1.826      ;
; 39.789 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 1.824      ;
; 39.803 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 1.810      ;
; 39.829 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 1.784      ;
; 39.831 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 1.782      ;
; 39.831 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 1.750      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.852 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.764      ;
; 39.924 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 1.689      ;
; 39.970 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.646      ;
; 39.970 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.646      ;
; 39.970 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.646      ;
; 39.970 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.646      ;
; 39.970 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.646      ;
; 39.970 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.646      ;
; 39.970 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.646      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.473 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 1.414      ;
; -0.379 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 1.318      ;
; -0.355 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.329      ;
; -0.354 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.328      ;
; -0.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 1.294      ;
; -0.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.031     ; 1.327      ;
; -0.300 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.281      ;
; -0.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 1.237      ;
; -0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.067     ; 1.234      ;
; -0.286 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.260      ;
; -0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.259      ;
; -0.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 1.225      ;
; -0.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.265      ;
; -0.282 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.031     ; 1.258      ;
; -0.277 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.110      ; 1.416      ;
; -0.277 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.113      ; 1.419      ;
; -0.277 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.110      ; 1.416      ;
; -0.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 1.211      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 1.190      ;
; -0.262 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.236      ;
; -0.261 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.235      ;
; -0.258 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.031     ; 1.234      ;
; -0.251 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.225      ;
; -0.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 1.187      ;
; -0.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.067     ; 1.177      ;
; -0.225 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.207      ;
; -0.208 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.189      ;
; -0.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 1.145      ;
; -0.197 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.179      ;
; -0.196 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.178      ;
; -0.192 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 1.131      ;
; -0.192 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.173      ;
; -0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.110      ; 1.324      ;
; -0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.113      ; 1.327      ;
; -0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.110      ; 1.324      ;
; -0.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.156      ;
; -0.176 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.031     ; 1.152      ;
; -0.173 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.147      ;
; -0.173 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.147      ;
; -0.168 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.142      ;
; -0.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.141      ;
; -0.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.141      ;
; -0.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.141      ;
; -0.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.141      ;
; -0.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.141      ;
; -0.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.141      ;
; -0.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.141      ;
; -0.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.141      ;
; -0.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.141      ;
; -0.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.141      ;
; -0.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.134      ;
; -0.161 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.110      ; 1.300      ;
; -0.161 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.110      ; 1.300      ;
; -0.161 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.133      ;
; -0.160 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.132      ;
; -0.160 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 1.132      ;
; -0.159 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.113      ; 1.301      ;
; -0.158 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.139      ;
; -0.158 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.132      ;
; -0.157 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 1.081      ;
; -0.152 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 1.093      ;
; -0.146 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.016     ; 1.137      ;
; -0.146 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.016     ; 1.137      ;
; -0.146 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.016     ; 1.137      ;
; -0.146 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.016     ; 1.137      ;
; -0.146 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.016     ; 1.137      ;
; -0.141 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 1.122      ;
; -0.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.051     ; 1.093      ;
; -0.136 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.051     ; 1.092      ;
; -0.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.068     ; 1.049      ;
; -0.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.031     ; 1.083      ;
; -0.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.078      ;
; -0.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.078      ;
; -0.099 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.073      ;
; -0.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.063      ;
; -0.087 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.069      ;
; -0.087 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.083     ; 1.011      ;
; -0.084 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 1.053      ;
; -0.083 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.031     ; 1.059      ;
; -0.080 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.054      ;
; -0.080 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.054      ;
; -0.079 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.235     ; 0.851      ;
; -0.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 1.060      ;
; -0.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 1.058      ;
; -0.075 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.033     ; 1.049      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.050      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.050      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.050      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.050      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.050      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.050      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.050      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.050      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.050      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.030     ; 1.050      ;
; -0.059 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.041      ;
; -0.055 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 1.040      ;
; -0.054 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.016     ; 1.045      ;
; -0.054 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.016     ; 1.045      ;
; -0.054 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.016     ; 1.045      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.805 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.144      ;
; 17.805 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.144      ;
; 17.805 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.144      ;
; 17.805 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.144      ;
; 17.805 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.144      ;
; 17.805 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.144      ;
; 17.805 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.144      ;
; 17.805 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.144      ;
; 17.805 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.144      ;
; 17.805 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.144      ;
; 17.811 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.138      ;
; 17.811 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.138      ;
; 17.811 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.138      ;
; 17.811 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.138      ;
; 17.811 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.138      ;
; 17.811 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.138      ;
; 17.811 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.138      ;
; 17.811 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.138      ;
; 17.811 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.138      ;
; 17.811 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.138      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.842 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.108      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.848 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.102      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.039      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.039      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.039      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.039      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.039      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.039      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.039      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.039      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.039      ;
; 17.910 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 2.039      ;
; 17.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.031      ;
; 17.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.031      ;
; 17.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.031      ;
; 17.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.031      ;
; 17.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.031      ;
; 17.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.031      ;
; 17.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.031      ;
; 17.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.031      ;
; 17.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.031      ;
; 17.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.031      ;
; 17.924 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.026      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.947 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.003      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.000      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.000      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.000      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.000      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.000      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.000      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.000      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.000      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.000      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.000      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.995      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.988      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 124.358 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 125.000      ; -0.036     ; 0.593      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.733 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.322      ; 0.753      ;
; -0.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.322      ; 0.854      ;
; -0.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.324      ; 1.106      ;
; -0.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.319      ;
; -0.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.322      ;
; -0.373 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.323      ;
; -0.373 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.323      ;
; -0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.327      ;
; -0.356 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.321      ; 1.129      ;
; -0.348 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.322      ; 1.138      ;
; -0.323 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.324      ; 1.165      ;
; -0.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.322      ; 1.167      ;
; -0.316 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.321      ; 1.169      ;
; -0.298 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.324      ; 1.190      ;
; -0.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.321      ; 1.214      ;
; 0.183  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.196      ; 0.483      ;
; 0.194  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.196      ; 0.494      ;
; 0.196  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.196      ; 0.496      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.205  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.196      ; 0.505      ;
; 0.208  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.314      ;
; 0.212  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.321      ;
; 0.219  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.043      ; 0.346      ;
; 0.224  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.281      ; 0.609      ;
; 0.230  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.124      ; 0.438      ;
; 0.241  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 0.380      ;
; 0.244  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.281      ; 0.629      ;
; 0.251  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.281      ; 0.636      ;
; 0.257  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.053      ; 0.394      ;
; 0.258  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.281      ; 0.643      ;
; 0.271  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.124      ; 0.479      ;
; 0.279  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.043      ; 0.406      ;
; 0.291  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.400      ;
; 0.291  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.400      ;
; 0.292  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.182      ; 0.578      ;
; 0.295  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.240      ; 0.649      ;
; 0.295  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.404      ;
; 0.295  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.196      ; 0.595      ;
; 0.295  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.041      ; 0.420      ;
; 0.298  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.240      ; 0.652      ;
; 0.299  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.240      ; 0.653      ;
; 0.299  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.240      ; 0.653      ;
; 0.303  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.240      ; 0.657      ;
; 0.311  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.420      ;
; 0.313  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.365      ; 0.782      ;
; 0.313  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.421      ;
; 0.315  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.424      ;
; 0.318  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.427      ;
; 0.329  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.437      ;
; 0.336  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.444      ;
; 0.336  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.051      ; 0.471      ;
; 0.338  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.446      ;
; 0.340  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.448      ;
; 0.344  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.012      ; 0.440      ;
; 0.350  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.041      ; 0.475      ;
; 0.350  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.051      ; 0.485      ;
; 0.354  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.041      ; 0.479      ;
; 0.355  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.365      ; 0.824      ;
; 0.356  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.365      ; 0.825      ;
; 0.361  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 0.500      ;
; 0.362  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.043      ; 0.489      ;
; 0.362  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.043      ; 0.489      ;
; 0.376  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.043      ; 0.503      ;
; 0.379  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.182      ; 0.665      ;
; 0.381  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.051      ; 0.516      ;
; 0.384  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.281      ; 0.769      ;
; 0.384  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.365      ; 0.853      ;
; 0.385  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.495      ;
; 0.387  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.032      ; 0.503      ;
; 0.388  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.032      ; 0.504      ;
; 0.389  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.043      ; 0.516      ;
; 0.394  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 0.533      ;
; 0.395  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.365      ; 0.864      ;
; 0.395  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.514      ;
; 0.397  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.365      ; 0.866      ;
; 0.400  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.365      ; 0.869      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.512      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.510      ;
; 0.410  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.032      ; 0.526      ;
; 0.413  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.029      ; 0.526      ;
; 0.415  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.029      ; 0.528      ;
; 0.415  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.029      ; 0.528      ;
; 0.420  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.365      ; 0.889      ;
; 0.421  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.029      ; 0.534      ;
; 0.421  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.012      ; 0.517      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.520 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.847      ; 0.519      ;
; -0.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.846      ; 0.519      ;
; -0.299 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.846      ; 0.739      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.846      ; 0.772      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.847      ; 0.773      ;
; -0.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.846      ; 0.774      ;
; -0.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.847      ; 0.779      ;
; -0.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.846      ; 0.814      ;
; -0.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.847      ; 0.825      ;
; -0.100 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 0.892      ; 0.592      ;
; -0.080 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 0.892      ; 0.612      ;
; -0.078 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 0.892      ; 0.614      ;
; -0.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.847      ; 0.966      ;
; -0.051 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 0.892      ; 0.641      ;
; -0.012 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 0.892      ; 0.680      ;
; -0.008 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 0.892      ; 0.684      ;
; 0.038  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 0.892      ; 0.730      ;
; 0.056  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 0.892      ; 0.748      ;
; 0.058  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 0.892      ; 0.750      ;
; 0.098  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.384       ; 0.892      ; 0.790      ;
; 0.167  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.489      ;
; 0.173  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.495      ;
; 0.178  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.181  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.503      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.195  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.518      ;
; 0.197  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.318      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.321      ;
; 0.203  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.323      ;
; 0.205  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.329      ;
; 0.251  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.259  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.380      ;
; 0.263  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.386      ;
; 0.264  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.266  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.271  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.394      ;
; 0.275  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.275  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.397      ;
; 0.277  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.397      ;
; 0.279  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.281  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.284  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.405      ;
; 0.286  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.407      ;
; 0.294  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                        ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.479 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.013      ;
; -0.437 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.061      ;
; -0.435 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.343      ; 1.062      ;
; -0.435 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.343      ; 1.062      ;
; -0.432 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.066      ;
; -0.432 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.066      ;
; -0.432 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.066      ;
; -0.408 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.083      ;
; -0.404 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.088      ;
; -0.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.091      ;
; -0.398 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.094      ;
; -0.392 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.099      ;
; -0.391 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.100      ;
; -0.390 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 1.100      ;
; -0.384 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.335      ; 1.105      ;
; -0.382 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.109      ;
; -0.381 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.339      ; 1.112      ;
; -0.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.339      ; 1.115      ;
; -0.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.114      ;
; -0.360 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.339      ; 1.133      ;
; -0.356 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.339      ; 1.137      ;
; -0.352 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.339      ; 1.141      ;
; 0.186  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.212  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.333      ;
; 0.322  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.443      ;
; 0.323  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.444      ;
; 0.325  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.446      ;
; 0.325  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.446      ;
; 0.333  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.454      ;
; 0.339  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.460      ;
; 0.342  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.463      ;
; 0.343  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.464      ;
; 0.384  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.505      ;
; 0.386  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.507      ;
; 0.402  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.523      ;
; 0.403  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.524      ;
; 0.411  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[22]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.532      ;
; 0.414  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.535      ;
; 0.426  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.547      ;
; 0.448  ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[15]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.568      ;
; 0.473  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.594      ;
; 0.481  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.602      ;
; 0.481  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.602      ;
; 0.484  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.605      ;
; 0.484  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.605      ;
; 0.484  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.605      ;
; 0.487  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.608      ;
; 0.488  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.609      ;
; 0.489  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.610      ;
; 0.492  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.613      ;
; 0.500  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.621      ;
; 0.501  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.622      ;
; 0.503  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.624      ;
; 0.504  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.625      ;
; 0.509  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.630      ;
; 0.515  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[2]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.635      ;
; 0.525  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.044      ; 0.653      ;
; 0.531  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[15]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.651      ;
; 0.534  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.655      ;
; 0.540  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.661      ;
; 0.542  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.663      ;
; 0.547  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.668      ;
; 0.547  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.668      ;
; 0.550  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.671      ;
; 0.551  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.672      ;
; 0.551  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.672      ;
; 0.554  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.675      ;
; 0.555  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.676      ;
; 0.557  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[12]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.032      ; 0.673      ;
; 0.558  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.679      ;
; 0.566  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.687      ;
; 0.569  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.690      ;
; 0.583  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[18]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.032      ; 0.699      ;
; 0.593  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[22]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.714      ;
; 0.595  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[21]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.716      ;
; 0.597  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.718      ;
; 0.600  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.721      ;
; 0.603  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.724      ;
; 0.606  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.727      ;
; 0.614  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.735      ;
; 0.617  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.738      ;
; 0.617  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.738      ;
; 0.621  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.742      ;
; 0.624  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.745      ;
; 0.632  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.753      ;
; 0.640  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[13]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.031      ; 0.755      ;
; 0.644  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[19]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.032      ; 0.760      ;
; 0.653  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.774      ;
; 0.653  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.774      ;
; 0.669  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.790      ;
; 0.672  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.793      ;
; 0.676  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[8]             ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.032      ; 0.792      ;
; 0.680  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.801      ;
; 0.682  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[11]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.028      ; 0.794      ;
; 0.683  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.804      ;
; 0.686  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.807      ;
; 0.687  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[20]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.030      ; 0.801      ;
; 0.687  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.808      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.068 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.050     ; 0.307      ;
; 0.075 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.050     ; 0.314      ;
; 0.303 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.316 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.453 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.463 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.516 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.164 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.495      ;
; 0.165 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.494      ;
; 0.170 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.501      ;
; 0.170 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.501      ;
; 0.171 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.502      ;
; 0.171 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.500      ;
; 0.171 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.500      ;
; 0.172 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.503      ;
; 0.172 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.501      ;
; 0.173 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.502      ;
; 0.177 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.508      ;
; 0.178 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.507      ;
; 0.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.184 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.515      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.516      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.514      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.521      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.517      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.515      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.520      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.516      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.523      ;
; 0.189 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.522      ;
; 0.190 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.525      ;
; 0.190 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.525      ;
; 0.191 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.524      ;
; 0.191 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.524      ;
; 0.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.201 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.536      ;
; 0.202 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.535      ;
; 0.205 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.251 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.272 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.278 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                                         ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.635      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.634      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.639      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.638      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][8]                                                                                               ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.643      ;
; 0.310 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.315 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.646      ;
; 0.315 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.320 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.651      ;
; 0.321 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.650      ;
; 0.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.326 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.655      ;
; 0.328 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.617      ;
; 0.341 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.672      ;
; 0.341 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.672      ;
; 0.342 ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.677      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.307      ;
; 0.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.325      ;
; 0.297 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.419      ;
; 0.302 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.429      ;
; 0.369 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.490      ;
; 0.371 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.492      ;
; 0.373 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.495      ;
; 0.446 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.568      ;
; 0.451 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.456 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.584      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.587      ;
; 0.469 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.590      ;
; 0.509 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.647      ;
; 0.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.650      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.535 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.656      ;
; 0.575 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.696      ;
; 0.576 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.697      ;
; 0.578 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.699      ;
; 0.579 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.700      ;
; 0.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.702      ;
; 0.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.702      ;
; 0.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.701      ;
; 0.582 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.704      ;
; 0.584 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.706      ;
; 0.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.709      ;
; 0.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.710      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.406 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.526      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.876 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.899     ; 1.268      ;
; -1.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.750     ; 1.259      ;
; -1.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.750     ; 1.259      ;
; -1.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.750     ; 1.259      ;
; -1.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.750     ; 1.259      ;
; -1.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.750     ; 1.276      ;
; -1.699 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.722     ; 1.268      ;
; -1.692 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.892     ; 1.091      ;
; -1.692 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.892     ; 1.091      ;
; -1.692 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.892     ; 1.091      ;
; -1.692 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.892     ; 1.091      ;
; -1.692 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.892     ; 1.091      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.891     ; 1.046      ;
; -1.636 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.037      ;
; -1.636 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.037      ;
; -1.636 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.037      ;
; -1.636 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.037      ;
; -1.636 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.037      ;
; -1.589 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.862     ; 1.402      ;
; -1.520 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.715     ; 1.096      ;
; -1.479 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.713     ; 1.409      ;
; -1.479 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.713     ; 1.409      ;
; -1.479 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.713     ; 1.409      ;
; -1.479 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.713     ; 1.409      ;
; -1.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.862     ; 1.265      ;
; -1.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.713     ; 1.426      ;
; -1.412 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.685     ; 1.402      ;
; -1.412 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.232      ;
; -1.412 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.232      ;
; -1.412 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.232      ;
; -1.412 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.232      ;
; -1.412 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.232      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.188      ;
; -1.359 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.181      ;
; -1.359 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.181      ;
; -1.359 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.181      ;
; -1.359 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.181      ;
; -1.359 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.181      ;
; -1.324 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.713     ; 1.254      ;
; -1.324 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.713     ; 1.254      ;
; -1.324 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.713     ; 1.254      ;
; -1.324 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.713     ; 1.254      ;
; -1.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.685     ; 1.265      ;
; -1.268 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.088      ;
; -1.268 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.088      ;
; -1.268 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.088      ;
; -1.268 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.088      ;
; -1.268 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.088      ;
; -1.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.713     ; 1.245      ;
; -1.236 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.678     ; 1.233      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.043      ;
; -1.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.034      ;
; -1.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.034      ;
; -1.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.034      ;
; -1.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.034      ;
; -1.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.853     ; 1.034      ;
; -1.099 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -0.799     ; 2.095      ;
; -1.096 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.678     ; 1.093      ;
; -1.002 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -0.650     ; 2.115      ;
; -1.002 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -0.650     ; 2.115      ;
; -1.002 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -0.650     ; 2.115      ;
; -1.002 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -0.650     ; 2.115      ;
; -0.965 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -0.650     ; 2.132      ;
; -0.935 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 1.888        ; -0.792     ; 1.938      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.237 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.224      ;
; -0.229 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.083      ; 1.221      ;
; -0.193 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.186      ;
; -0.193 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.186      ;
; -0.193 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.186      ;
; -0.193 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.186      ;
; -0.193 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.186      ;
; -0.193 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.186      ;
; -0.193 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.186      ;
; -0.193 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 1.186      ;
; -0.001 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.076      ; 0.986      ;
; -0.001 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.076      ; 0.986      ;
; -0.001 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.076      ; 0.986      ;
; -0.001 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.076      ; 0.986      ;
; -0.001 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.076      ; 0.986      ;
; -0.001 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.076      ; 0.986      ;
; -0.001 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.076      ; 0.986      ;
; -0.001 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.076      ; 0.986      ;
; 0.054  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.084      ; 0.939      ;
; 0.091  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.083      ; 0.901      ;
; 0.091  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.083      ; 0.901      ;
; 0.091  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.083      ; 0.901      ;
; 0.091  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.083      ; 0.901      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.931      ; 1.585      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.931      ; 1.585      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.931      ; 1.585      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.931      ; 1.585      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.931      ; 1.585      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.931      ; 1.585      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.931      ; 1.585      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.931      ; 1.585      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.931      ; 1.585      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.931      ; 1.585      ;
; 0.243 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.931      ; 1.585      ;
; 0.258 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.936      ; 1.575      ;
; 0.258 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.936      ; 1.575      ;
; 0.258 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.936      ; 1.575      ;
; 0.258 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.936      ; 1.575      ;
; 0.258 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.936      ; 1.575      ;
; 0.258 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.936      ; 1.575      ;
; 0.258 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.936      ; 1.575      ;
; 0.258 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.936      ; 1.575      ;
; 0.268 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 0.946      ; 1.575      ;
; 0.338 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.015      ; 1.574      ;
; 0.338 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.015      ; 1.574      ;
; 0.338 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.015      ; 1.574      ;
; 0.338 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.015      ; 1.574      ;
; 0.338 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.015      ; 1.574      ;
; 0.405 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.079      ; 1.571      ;
; 0.405 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.079      ; 1.571      ;
; 0.405 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.079      ; 1.571      ;
; 0.416 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.096      ; 1.577      ;
; 0.416 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.096      ; 1.577      ;
; 0.416 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.096      ; 1.577      ;
; 0.416 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.096      ; 1.577      ;
; 0.416 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.096      ; 1.577      ;
; 0.423 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.095      ; 1.569      ;
; 0.423 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.095      ; 1.569      ;
; 0.423 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.095      ; 1.569      ;
; 0.423 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.095      ; 1.569      ;
; 0.423 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.095      ; 1.569      ;
; 0.423 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.095      ; 1.569      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.097      ; 1.570      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.097      ; 1.570      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.097      ; 1.570      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.098      ; 1.571      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.098      ; 1.571      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.098      ; 1.571      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.098      ; 1.571      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.098      ; 1.571      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.098      ; 1.571      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.098      ; 1.571      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.098      ; 1.571      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.098      ; 1.571      ;
; 0.424 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.098      ; 1.571      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.112      ; 1.576      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.112      ; 1.576      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.112      ; 1.576      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.112      ; 1.576      ;
; 0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.112      ; 1.576      ;
; 0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.112      ; 1.570      ;
; 0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.112      ; 1.570      ;
; 0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.112      ; 1.570      ;
; 0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.112      ; 1.570      ;
; 0.439 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.112      ; 1.570      ;
; 0.586 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.580      ;
; 0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.581      ;
; 0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.581      ;
; 0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.581      ;
; 0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.581      ;
; 0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.581      ;
; 0.588 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.272      ; 1.581      ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.851 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.736      ;
; 1.851 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.736      ;
; 1.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.653      ;
; 1.934 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.653      ;
; 1.952 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.634      ;
; 1.952 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.634      ;
; 1.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.627      ;
; 1.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.627      ;
; 1.963 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.624      ;
; 1.963 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.624      ;
; 1.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.587      ;
; 1.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.587      ;
; 2.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.561      ;
; 2.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.561      ;
; 2.034 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.552      ;
; 2.034 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.552      ;
; 2.048 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.539      ;
; 2.048 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.539      ;
; 2.077 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.510      ;
; 2.077 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.510      ;
; 2.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.508      ;
; 2.078 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.508      ;
; 2.082 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.504      ;
; 2.082 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.504      ;
; 2.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.492      ;
; 2.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.492      ;
; 2.098 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.489      ;
; 2.098 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.489      ;
; 2.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.462      ;
; 2.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.462      ;
; 2.144 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.442      ;
; 2.144 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.442      ;
; 2.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.423      ;
; 2.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.423      ;
; 2.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.407      ;
; 2.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.407      ;
; 2.180 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.406      ;
; 2.180 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.406      ;
; 2.227 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.360      ;
; 2.227 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.350     ; 1.360      ;
; 2.235 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.351      ;
; 2.235 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.351      ;
; 2.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.312      ;
; 2.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.312      ;
; 2.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.278      ;
; 2.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.278      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.859 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 2.060      ;
; 2.944 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.975      ;
; 2.944 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.975      ;
; 2.944 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.975      ;
; 2.973 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.938      ;
; 2.973 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.938      ;
; 2.973 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.938      ;
; 2.973 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.938      ;
; 2.973 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.938      ;
; 2.973 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.938      ;
; 2.976 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.935      ;
; 2.976 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.935      ;
; 2.976 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.935      ;
; 2.976 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.935      ;
; 2.976 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.935      ;
; 2.976 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.935      ;
; 2.976 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.935      ;
; 2.976 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.935      ;
; 2.976 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.935      ;
; 2.976 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.935      ;
; 3.006 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.067     ; 1.914      ;
; 3.017 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.902      ;
; 3.017 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.902      ;
; 3.017 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.902      ;
; 3.017 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.902      ;
; 3.017 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.902      ;
; 3.017 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.902      ;
; 3.017 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.902      ;
; 3.017 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.902      ;
; 3.017 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.902      ;
; 3.017 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.902      ;
; 3.017 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.902      ;
; 3.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.887      ;
; 3.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.887      ;
; 3.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.887      ;
; 3.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.887      ;
; 3.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.887      ;
; 3.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.887      ;
; 3.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.074     ; 1.887      ;
; 3.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.883      ;
; 3.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.883      ;
; 3.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.883      ;
; 3.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.883      ;
; 3.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.883      ;
; 3.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.883      ;
; 3.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.883      ;
; 3.052 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.125      ; 2.060      ;
; 3.052 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.125      ; 2.060      ;
; 3.052 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.125      ; 2.060      ;
; 3.131 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.069     ; 1.787      ;
; 3.136 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.124      ; 1.975      ;
; 3.136 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.124      ; 1.975      ;
; 3.136 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.124      ; 1.975      ;
; 3.136 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.124      ; 1.975      ;
; 3.136 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.124      ; 1.975      ;
; 3.136 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.124      ; 1.975      ;
; 3.182 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.134      ; 1.939      ;
; 3.182 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.134      ; 1.939      ;
; 3.195 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.110      ; 1.902      ;
; 3.195 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.110      ; 1.902      ;
; 3.195 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.110      ; 1.902      ;
; 3.195 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.110      ; 1.902      ;
; 3.195 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.110      ; 1.902      ;
; 3.200 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.127      ; 1.914      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.759      ;
; 3.298 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.066      ; 1.777      ;
; 3.334 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.073     ; 1.580      ;
; 3.334 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.568      ;
; 3.334 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.568      ;
; 3.334 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.568      ;
; 3.334 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.568      ;
; 3.334 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 1.568      ;
; 3.334 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 1.573      ;
; 3.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 1.576      ;
; 3.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 1.576      ;
; 3.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 1.576      ;
; 3.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 1.576      ;
; 3.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 1.576      ;
; 3.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 1.576      ;
; 3.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 1.576      ;
; 3.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 1.576      ;
; 3.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 1.576      ;
; 3.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 1.576      ;
; 3.340 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.071     ; 1.576      ;
; 3.341 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.082     ; 1.564      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 39.608 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 1.997      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
; 40.393 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.224      ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.719 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.343      ; 0.778      ;
; -0.719 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.343      ; 0.778      ;
; -0.719 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.343      ; 0.778      ;
; -0.719 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.343      ; 0.778      ;
; -0.695 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 0.803      ;
; -0.653 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 0.837      ;
; -0.653 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 0.837      ;
; -0.653 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 0.837      ;
; -0.653 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 0.837      ;
; -0.653 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 0.837      ;
; -0.653 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 0.837      ;
; -0.653 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 0.837      ;
; -0.653 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 0.837      ;
; -0.483 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.015      ;
; -0.483 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.015      ;
; -0.483 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.015      ;
; -0.483 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.015      ;
; -0.483 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.015      ;
; -0.483 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.015      ;
; -0.483 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.015      ;
; -0.483 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.344      ; 1.015      ;
; -0.464 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.343      ; 1.033      ;
; -0.461 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.031      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.282 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.534      ; 1.416      ;
; -0.282 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.534      ; 1.416      ;
; -0.282 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.534      ; 1.416      ;
; -0.282 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.534      ; 1.416      ;
; -0.282 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.534      ; 1.416      ;
; -0.282 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.534      ; 1.416      ;
; -0.279 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.530      ; 1.415      ;
; -0.124 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.407      ;
; -0.124 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.407      ;
; -0.124 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.407      ;
; -0.124 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.407      ;
; -0.124 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.407      ;
; -0.119 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.412      ;
; -0.119 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.412      ;
; -0.119 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.412      ;
; -0.119 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.412      ;
; -0.119 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.367      ; 1.412      ;
; -0.109 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.407      ;
; -0.109 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.407      ;
; -0.109 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.407      ;
; -0.109 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.407      ;
; -0.109 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.407      ;
; -0.109 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.407      ;
; -0.109 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.407      ;
; -0.109 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.407      ;
; -0.109 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.407      ;
; -0.109 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.407      ;
; -0.108 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.407      ;
; -0.108 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.406      ;
; -0.108 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.407      ;
; -0.108 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.406      ;
; -0.108 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.407      ;
; -0.108 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.406      ;
; -0.108 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.406      ;
; -0.108 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.406      ;
; -0.108 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.406      ;
; -0.101 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.413      ;
; -0.101 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.413      ;
; -0.101 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.413      ;
; -0.101 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.413      ;
; -0.101 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.413      ;
; -0.089 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.333      ; 1.408      ;
; -0.089 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.333      ; 1.408      ;
; -0.089 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.333      ; 1.408      ;
; -0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.265      ; 1.411      ;
; -0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.265      ; 1.411      ;
; -0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.265      ; 1.411      ;
; -0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.265      ; 1.411      ;
; -0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.265      ; 1.411      ;
; 0.053  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.194      ; 1.411      ;
; 0.063  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.184      ; 1.411      ;
; 0.063  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.184      ; 1.411      ;
; 0.063  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.184      ; 1.411      ;
; 0.063  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.184      ; 1.411      ;
; 0.063  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.184      ; 1.411      ;
; 0.063  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.184      ; 1.411      ;
; 0.063  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.184      ; 1.411      ;
; 0.063  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.184      ; 1.411      ;
; 0.076  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.179      ; 1.419      ;
; 0.076  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.179      ; 1.419      ;
; 0.076  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.179      ; 1.419      ;
; 0.076  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.179      ; 1.419      ;
; 0.076  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.179      ; 1.419      ;
; 0.076  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.179      ; 1.419      ;
; 0.076  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.179      ; 1.419      ;
; 0.076  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.179      ; 1.419      ;
; 0.076  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.179      ; 1.419      ;
; 0.076  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.179      ; 1.419      ;
; 0.076  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.179      ; 1.419      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.629 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.240      ; 0.953      ;
; 0.635 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.942      ;
; 0.635 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.942      ;
; 0.635 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.942      ;
; 0.635 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.942      ;
; 0.635 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.942      ;
; 0.642 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.251      ; 0.977      ;
; 0.642 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.251      ; 0.977      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.011      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.011      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.011      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.011      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.011      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.011      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.831      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.242      ; 1.093      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.242      ; 1.093      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.242      ; 1.093      ;
; 0.803 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.924      ;
; 0.813 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.927      ;
; 0.813 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.927      ;
; 0.813 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.927      ;
; 0.813 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.927      ;
; 0.813 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.927      ;
; 0.813 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.927      ;
; 0.813 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.927      ;
; 0.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.942      ;
; 0.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.953      ;
; 0.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.240      ; 1.156      ;
; 0.835 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.142      ;
; 0.835 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.142      ;
; 0.835 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.142      ;
; 0.835 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.142      ;
; 0.835 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.142      ;
; 0.841 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.251      ; 1.176      ;
; 0.841 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.251      ; 1.176      ;
; 0.862 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.974      ;
; 0.862 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.974      ;
; 0.862 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.974      ;
; 0.862 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.974      ;
; 0.862 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.974      ;
; 0.862 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.974      ;
; 0.862 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.974      ;
; 0.862 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.974      ;
; 0.862 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.974      ;
; 0.862 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.974      ;
; 0.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.976      ;
; 0.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.976      ;
; 0.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.976      ;
; 0.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.976      ;
; 0.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.976      ;
; 0.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.976      ;
; 0.886 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.011      ;
; 0.886 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.011      ;
; 0.886 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.011      ;
; 0.893 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.218      ;
; 0.893 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.218      ;
; 0.893 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.218      ;
; 0.893 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.218      ;
; 0.893 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.218      ;
; 0.893 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 1.218      ;
; 0.896 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.016      ;
; 0.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.093      ;
; 0.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.242      ; 1.300      ;
; 0.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.242      ; 1.300      ;
; 0.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.242      ; 1.300      ;
; 0.988 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 1.405      ;
; 0.988 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 1.405      ;
; 0.988 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 1.405      ;
; 0.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.112      ;
; 0.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.112      ;
; 0.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.112      ;
; 0.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.112      ;
; 0.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.112      ;
; 0.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.112      ;
; 0.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.112      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.120      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.120      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.120      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.120      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.120      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.120      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.120      ;
; 1.021 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.142      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 1.561 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.679      ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.163 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.382     ; 0.977      ;
; 1.297 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.927      ;
; 1.297 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.927      ;
; 1.297 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.927      ;
; 1.297 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.927      ;
; 1.297 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.927      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 0.934      ;
; 1.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.390     ; 1.126      ;
; 1.339 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.427     ; 1.114      ;
; 1.339 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.427     ; 1.114      ;
; 1.339 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.427     ; 1.114      ;
; 1.339 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.427     ; 1.114      ;
; 1.342 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.426     ; 1.132      ;
; 1.347 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.976      ;
; 1.347 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.976      ;
; 1.347 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.976      ;
; 1.347 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.976      ;
; 1.347 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.976      ;
; 1.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.382     ; 1.176      ;
; 1.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.120      ;
; 1.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.120      ;
; 1.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.120      ;
; 1.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.120      ;
; 1.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.120      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.566     ; 1.128      ;
; 1.500 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.426     ; 1.290      ;
; 1.505 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.575     ; 1.126      ;
; 1.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.427     ; 1.298      ;
; 1.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.427     ; 1.298      ;
; 1.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.427     ; 1.298      ;
; 1.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.427     ; 1.298      ;
; 1.527 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.390     ; 1.333      ;
; 1.542 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.171      ;
; 1.542 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.171      ;
; 1.542 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.171      ;
; 1.542 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.171      ;
; 1.542 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 1.171      ;
; 1.643 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.416     ; 1.039      ;
; 1.712 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.575     ; 1.333      ;
; 1.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.989      ;
; 1.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.989      ;
; 1.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.989      ;
; 1.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.989      ;
; 1.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.989      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.600     ; 0.996      ;
; 1.790 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.460     ; 1.162      ;
; 1.800 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.424     ; 1.188      ;
; 1.813 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.461     ; 1.170      ;
; 1.813 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.461     ; 1.170      ;
; 1.813 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.461     ; 1.170      ;
; 1.813 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.461     ; 1.170      ;
; 1.827 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.601     ; 1.038      ;
; 1.827 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.601     ; 1.038      ;
; 1.827 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.601     ; 1.038      ;
; 1.827 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.601     ; 1.038      ;
; 1.827 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; -0.601     ; 1.038      ;
; 1.843 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.595     ; 1.412      ;
; 1.843 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.595     ; 1.412      ;
; 1.843 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.595     ; 1.412      ;
; 1.843 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.595     ; 1.412      ;
; 1.843 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.595     ; 1.412      ;
; 1.843 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.595     ; 1.412      ;
; 1.843 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.595     ; 1.412      ;
; 1.843 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.595     ; 1.412      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.081 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.164      ;
; 2.081 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.164      ;
; 2.098 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.181      ;
; 2.098 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.181      ;
; 2.110 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.194      ;
; 2.110 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.194      ;
; 2.156 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.239      ;
; 2.156 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.239      ;
; 2.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.246      ;
; 2.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.246      ;
; 2.168 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.251      ;
; 2.168 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.251      ;
; 2.234 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.317      ;
; 2.234 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.317      ;
; 2.234 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.317      ;
; 2.234 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.317      ;
; 2.235 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.318      ;
; 2.235 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.318      ;
; 2.236 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.319      ;
; 2.236 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.319      ;
; 2.251 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.334      ;
; 2.251 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.334      ;
; 2.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.370      ;
; 2.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.370      ;
; 2.300 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.384      ;
; 2.300 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.384      ;
; 2.302 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.384      ;
; 2.302 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.384      ;
; 2.303 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.387      ;
; 2.303 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.387      ;
; 2.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.391      ;
; 2.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.391      ;
; 2.316 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.400      ;
; 2.316 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.400      ;
; 2.362 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.446      ;
; 2.362 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.446      ;
; 2.367 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.450      ;
; 2.367 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.101     ; 1.450      ;
; 2.379 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.463      ;
; 2.379 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.463      ;
; 2.404 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.488      ;
; 2.404 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.488      ;
; 2.406 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.490      ;
; 2.406 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.490      ;
; 2.446 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.530      ;
; 2.446 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.100     ; 1.530      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; -0.324 ; -0.094       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -0.324 ; -0.094       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -0.322 ; -0.092       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -0.316 ; -0.132       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -0.298 ; -0.114       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -0.298 ; -0.114       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -0.298 ; -0.114       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -0.298 ; -0.114       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -0.298 ; -0.114       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -0.294 ; -0.110       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -0.294 ; -0.110       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -0.294 ; -0.110       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -0.294 ; -0.110       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -0.294 ; -0.110       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -0.289 ; -0.105       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -0.289 ; -0.105       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -0.289 ; -0.105       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -0.289 ; -0.105       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -0.289 ; -0.105       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -0.289 ; -0.105       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -0.289 ; -0.105       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_we_reg        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~porta_datain_reg0   ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.756 ; 4.972        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                 ;
; 4.784 ; 4.968        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ;
; 4.784 ; 4.968        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ;
; 4.784 ; 4.968        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ;
; 4.784 ; 4.968        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ;
; 4.784 ; 4.968        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_address_reg0                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_address_reg0                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_address_reg0                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[0]                                                   ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[10]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[11]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[12]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[13]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[14]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[15]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[16]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[17]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[18]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[19]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[1]                                                   ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[20]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[21]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[22]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[23]                                                  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[2]                                                   ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[3]                                                   ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[4]                                                   ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[5]                                                   ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[6]                                                   ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[7]                                                   ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[8]                                                   ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|q_b[9]                                                   ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~portb_address_reg0                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~portb_address_reg0                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~portb_address_reg0                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a0~porta_datain_reg0                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a2~porta_datain_reg0                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pnv:auto_generated|altsyncram_qla1:altsyncram2|ram_block3a8~porta_datain_reg0                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0 ;
; 7.464 ; 7.648        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]                                                                                                         ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1                                                                                            ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_1                                                                               ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_2                                                                               ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_3                                                                               ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4                                                                                            ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_3                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49                                                                                           ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_1                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_2                                                                              ;
; 7.466 ; 7.645        ; 0.179          ; Low Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_3                                                                              ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 10.335 ; 10.551       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.632 ; 20.816       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k|clk                      ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk            ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[5]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[6]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[7]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[8]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[9]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk               ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk              ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk              ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk              ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk              ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk              ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk              ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk               ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk               ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk               ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[4]|clk               ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[5]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                             ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 62.297  ; 62.481       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.297  ; 62.481       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.300  ; 62.516       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.300  ; 62.516       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.473  ; 62.473       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.473  ; 62.473       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.473  ; 62.473       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 62.477  ; 62.477       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.477  ; 62.477       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.499  ; 62.499       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.499  ; 62.499       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.522  ; 62.522       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.522  ; 62.522       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.526  ; 62.526       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.526  ; 62.526       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.526  ; 62.526       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 123.000 ; 125.000      ; 2.000          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 123.000 ; 125.000      ; 2.000          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 1.841  ; 2.650 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 1.841  ; 2.650 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 1.435  ; 2.249 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.337  ; 2.081 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.031 ; 0.488 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 1.309  ; 2.093 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 1.536  ; 2.364 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 1.342  ; 2.130 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 1.262  ; 2.037 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 2.025  ; 2.764 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 1.779  ; 2.626 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 2.495  ; 3.287 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 2.495  ; 3.287 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 2.318  ; 3.085 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 2.393  ; 3.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 2.335  ; 3.100 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 0.200  ; -0.330 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.023 ; -1.787 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -1.080 ; -1.869 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.686 ; -1.395 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.200  ; -0.330 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.089 ; -1.851 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.227 ; -2.028 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.049 ; -1.804 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -0.946 ; -1.691 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.031 ; -1.797 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -0.842 ; -1.607 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -1.952 ; -2.705 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -2.122 ; -2.899 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -1.952 ; -2.705 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -2.028 ; -2.775 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -1.968 ; -2.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 4.484 ; 4.570 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 5.784 ; 5.360 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 4.184 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 2.496 ; 2.743 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 2.521 ; 2.678 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 7.200 ; 7.731 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 5.328 ; 5.605 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 5.418 ; 5.654 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 6.039 ; 6.343 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 7.200 ; 7.731 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 5.448 ; 5.684 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 4.693 ; 4.831 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 4.875 ; 5.037 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 4.829 ; 4.954 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 6.094 ; 6.380 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 6.051 ; 6.355 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 5.255 ; 5.463 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 4.842 ; 4.970 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 4.703 ; 4.841 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 4.832 ; 4.960 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 4.693 ; 4.831 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 4.839 ; 4.964 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 1.496 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 1.999 ; 2.038 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 2.328 ; 2.426 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 1.613 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 4.429 ; 4.038 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 2.288 ; 2.210 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 2.397 ; 2.311 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 2.378 ; 2.294 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 2.563 ; 2.459 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 2.602 ; 2.494 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 2.423 ; 2.339 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 2.371 ; 2.284 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 2.673 ; 2.499 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 2.698 ; 2.517 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 2.526 ; 2.366 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 4.429 ; 4.038 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 2.508 ; 2.353 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 2.549 ; 2.438 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 2.549 ; 2.438 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 2.486 ; 2.384 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 1.929 ; 2.040 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 4.370 ; 4.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 2.674 ; 2.808 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 2.514 ; 2.639 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 2.561 ; 2.699 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 2.613 ; 2.758 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 2.484 ; 2.628 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 4.370 ; 4.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 2.687 ; 2.827 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 2.557 ; 2.693 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 2.430 ; 2.593 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 2.429 ; 2.539 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 2.413 ; 2.593 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 2.597 ; 2.784 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 2.620 ; 2.805 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 2.625 ; 2.809 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 2.519 ; 2.698 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 2.509 ; 2.701 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 2.541 ; 2.376 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 1.992 ; 1.955 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 2.535 ; 2.426 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 2.363 ; 2.264 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 1.487 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 1.530 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 4.006 ; 4.004 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 5.651 ; 5.232 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 4.033 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 1.628 ; 1.833 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 1.898 ; 1.994 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 1.767 ; 1.918 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 2.380 ; 2.667 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 2.464 ; 2.708 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 3.058 ; 3.368 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 4.245 ; 4.785 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 2.494 ; 2.738 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 1.767 ; 1.918 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 1.943 ; 2.116 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 1.898 ; 2.036 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 3.113 ; 3.405 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 3.071 ; 3.380 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 2.308 ; 2.526 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 1.911 ; 2.051 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 1.777 ; 1.928 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 1.901 ; 2.041 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 1.767 ; 1.918 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 1.908 ; 2.046 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 1.265 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 1.737 ; 1.774 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 2.052 ; 2.146 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 1.380 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 2.016 ; 1.941 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 2.016 ; 1.941 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 2.119 ; 2.036 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 2.101 ; 2.020 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 2.278 ; 2.177 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 2.317 ; 2.213 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 2.146 ; 2.065 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 2.096 ; 2.013 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 2.391 ; 2.221 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 2.416 ; 2.239 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 2.251 ; 2.094 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 4.153 ; 3.766 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 2.233 ; 2.081 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 2.206 ; 2.108 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 2.266 ; 2.160 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 2.206 ; 2.108 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 1.673 ; 1.784 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 2.140 ; 2.256 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 2.386 ; 2.514 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 2.233 ; 2.353 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 2.277 ; 2.410 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 2.327 ; 2.466 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 2.204 ; 2.342 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 4.085 ; 4.523 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 2.397 ; 2.532 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 2.274 ; 2.405 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 2.156 ; 2.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 2.151 ; 2.256 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 2.140 ; 2.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 2.315 ; 2.498 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 2.338 ; 2.518 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 2.342 ; 2.522 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 2.242 ; 2.416 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 2.232 ; 2.419 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 2.264 ; 2.103 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 1.731 ; 1.695 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 2.252 ; 2.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 2.086 ; 1.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 1.252 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 1.294 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.274 ; 2.248 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.275 ; 2.248 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.299 ; 2.279 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.297 ; 2.277 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.441 ; 2.421 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.435 ; 2.415 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.083 ; 4.359 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.275 ; 2.248 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.441 ; 2.421 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.274 ; 2.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.291 ; 2.271 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.380 ; 2.421 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.553 ; 2.594 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.380 ; 2.421 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.380 ; 2.421 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.524 ; 2.565 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.524 ; 2.565 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.002 ; 1.975 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.002 ; 1.975 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.032 ; 2.012 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.030 ; 2.010 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.168 ; 2.148 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.162 ; 2.142 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 3.816 ; 4.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.002 ; 1.975 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.168 ; 2.148 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.011 ; 2.052 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.024 ; 2.004 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.113 ; 2.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.279 ; 2.320 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.113 ; 2.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.113 ; 2.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.251 ; 2.292 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.251 ; 2.292 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.338     ; 2.338     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.338     ; 2.365     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.369     ; 2.389     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.371     ; 2.391     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.531     ; 2.551     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.527     ; 2.547     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.451     ; 4.175     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.338     ; 2.365     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.531     ; 2.551     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.379     ; 2.338     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.368     ; 2.388     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.518     ; 2.477     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.711     ; 2.670     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.518     ; 2.477     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.518     ; 2.477     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.677     ; 2.636     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.677     ; 2.636     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.061     ; 2.073     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.061     ; 2.088     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.098     ; 2.118     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.100     ; 2.120     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.254     ; 2.274     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.250     ; 2.270     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.180     ; 3.904     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.061     ; 2.088     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.254     ; 2.274     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.114     ; 2.073     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.097     ; 2.117     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.247     ; 2.206     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.432     ; 2.391     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.247     ; 2.206     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.247     ; 2.206     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.400     ; 2.359     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.400     ; 2.359     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+------------------------------------------------------------------------+----------+---------+-----------+---------+---------------------+
; Clock                                                                  ; Setup    ; Hold    ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+----------+---------+-----------+---------+---------------------+
; Worst-case Slack                                                       ; -4.415   ; -1.292  ; -4.478    ; -0.930  ; -3.201              ;
;  CLOCK                                                                 ; 14.911   ; 0.187   ; N/A       ; N/A     ; 9.263               ;
;  CMOS_PCLK                                                             ; -2.411   ; -1.292  ; -0.452    ; -0.456  ; -3.201              ;
;  reg_config:reg_config_inst|clock_20k                                  ; -4.060   ; -0.479  ; -0.965    ; -0.930  ; -1.487              ;
;  u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -4.044   ; 0.164   ; -4.478    ; 1.163   ; 7.222               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.747   ; -0.281  ; 37.427    ; 0.926   ; 20.549              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 123.478  ; 0.406   ; -1.703    ; 2.081   ; 62.219              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -4.415   ; -0.805  ; 0.317     ; 0.629   ; 4.661               ;
; Design-wide TNS                                                        ; -282.106 ; -12.957 ; -2188.502 ; -19.694 ; -182.121            ;
;  CLOCK                                                                 ; 0.000    ; 0.000   ; N/A       ; N/A     ; 0.000               ;
;  CMOS_PCLK                                                             ; -101.843 ; -4.182  ; -11.473   ; -6.110  ; -115.206            ;
;  reg_config:reg_config_inst|clock_20k                                  ; -150.499 ; -8.837  ; -14.692   ; -14.566 ; -66.915             ;
;  u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -14.730  ; 0.000   ; -2162.711 ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.747   ; -0.281  ; 0.000     ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000   ; -3.406    ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -14.287  ; -1.923  ; 0.000     ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------+----------+---------+-----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 4.045  ; 4.105 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 4.045  ; 4.105 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.996  ; 3.286 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 2.823  ; 3.091 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.031 ; 0.488 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.554  ; 2.870 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 3.240  ; 3.456 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.727  ; 3.025 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 2.521  ; 2.774 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 4.143  ; 4.509 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 3.808  ; 4.147 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 5.191  ; 5.468 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 5.191  ; 5.468 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 4.792  ; 5.065 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 4.988  ; 5.272 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 4.808  ; 5.090 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 0.696  ; 0.491  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.023 ; -1.661 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -1.080 ; -1.867 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.686 ; -1.116 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.696  ; 0.491  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.089 ; -1.851 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.227 ; -2.028 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.049 ; -1.804 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -0.946 ; -1.646 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.031 ; -1.731 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -0.842 ; -1.409 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -1.952 ; -2.705 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -2.122 ; -2.899 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -1.952 ; -2.705 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -2.028 ; -2.775 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -1.968 ; -2.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 9.659  ; 9.465  ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 10.568 ; 10.517 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 8.650  ;        ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 5.987  ; 5.827  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 5.980  ; 5.789  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 15.329 ; 15.022 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 12.322 ; 11.827 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 12.552 ; 12.016 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 14.028 ; 13.377 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 15.329 ; 15.022 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 12.582 ; 12.046 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 10.987 ; 10.538 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 11.391 ; 10.920 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 11.299 ; 10.779 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 14.201 ; 13.417 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 14.027 ; 13.379 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 12.154 ; 11.642 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 11.329 ; 10.803 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 10.997 ; 10.548 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 11.319 ; 10.793 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 10.987 ; 10.538 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 11.309 ; 10.789 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 3.215  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 4.450  ; 4.365  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 5.265  ; 5.121  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;        ; 3.181  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 8.046  ; 7.931  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 4.849  ; 4.932  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 5.080  ; 5.209  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 5.045  ; 5.168  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 5.396  ; 5.535  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 5.472  ; 5.632  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 5.103  ; 5.230  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 4.988  ; 5.115  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 5.505  ; 5.636  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 5.519  ; 5.670  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 5.200  ; 5.312  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 8.046  ; 7.931  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 5.170  ; 5.274  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 5.362  ; 5.522  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 5.362  ; 5.522  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 5.261  ; 5.463  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 4.280  ; 4.269  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 8.678  ; 8.750  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 6.151  ; 5.912  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 5.743  ; 5.569  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 5.828  ; 5.677  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 6.019  ; 5.836  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 5.618  ; 5.546  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 8.678  ; 8.750  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 6.175  ; 5.937  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 5.815  ; 5.659  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 5.551  ; 5.373  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 5.492  ; 5.346  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 5.397  ; 5.338  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 5.931  ; 5.734  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.947  ; 5.765  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 6.001  ; 5.781  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 5.692  ; 5.571  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.680  ; 5.570  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 5.271  ; 5.372  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 4.287  ; 4.378  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 5.367  ; 5.509  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 5.060  ; 5.169  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 3.218  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;        ; 3.116  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 4.006 ; 4.004 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 5.651 ; 5.232 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 4.033 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 1.628 ; 1.833 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 1.898 ; 1.994 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; lcd_rgb[*]   ; CLOCK                                ; 1.767 ; 1.918 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[0]  ; CLOCK                                ; 2.380 ; 2.667 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[1]  ; CLOCK                                ; 2.464 ; 2.708 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[2]  ; CLOCK                                ; 3.058 ; 3.368 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[3]  ; CLOCK                                ; 4.245 ; 4.785 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[4]  ; CLOCK                                ; 2.494 ; 2.738 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[5]  ; CLOCK                                ; 1.767 ; 1.918 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[6]  ; CLOCK                                ; 1.943 ; 2.116 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[7]  ; CLOCK                                ; 1.898 ; 2.036 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[8]  ; CLOCK                                ; 3.113 ; 3.405 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[9]  ; CLOCK                                ; 3.071 ; 3.380 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[10] ; CLOCK                                ; 2.308 ; 2.526 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[11] ; CLOCK                                ; 1.911 ; 2.051 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[12] ; CLOCK                                ; 1.777 ; 1.928 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[13] ; CLOCK                                ; 1.901 ; 2.041 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[14] ; CLOCK                                ; 1.767 ; 1.918 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  lcd_rgb[15] ; CLOCK                                ; 1.908 ; 2.046 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 1.265 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 1.737 ; 1.774 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 2.052 ; 2.146 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 1.380 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 2.016 ; 1.941 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 2.016 ; 1.941 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 2.119 ; 2.036 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 2.101 ; 2.020 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 2.278 ; 2.177 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 2.317 ; 2.213 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 2.146 ; 2.065 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 2.096 ; 2.013 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 2.391 ; 2.221 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 2.416 ; 2.239 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 2.251 ; 2.094 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 4.153 ; 3.766 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 2.233 ; 2.081 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 2.206 ; 2.108 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 2.266 ; 2.160 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 2.206 ; 2.108 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 1.673 ; 1.784 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 2.140 ; 2.256 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 2.386 ; 2.514 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 2.233 ; 2.353 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 2.277 ; 2.410 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 2.327 ; 2.466 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 2.204 ; 2.342 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 4.085 ; 4.523 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 2.397 ; 2.532 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 2.274 ; 2.405 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 2.156 ; 2.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 2.151 ; 2.256 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 2.140 ; 2.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 2.315 ; 2.498 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 2.338 ; 2.518 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 2.342 ; 2.522 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 2.242 ; 2.416 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 2.232 ; 2.419 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 2.264 ; 2.103 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 1.731 ; 1.695 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 2.252 ; 2.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 2.086 ; 1.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 1.252 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 1.294 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_CKE       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCS       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NWE       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; KEY1       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[0]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[1]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[2]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[3]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[4]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[5]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[6]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[7]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[8]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[9]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[10]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[11]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[12]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[13]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[14]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[15]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_SDAT  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLOCK      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_PCLK  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[0] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_HREF  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_VSYNC ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[1] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[2] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[3] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[4] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[5] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[6] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[7] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_NCS       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_NCS       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_CKE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_NCS       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NWE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_rgb[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; lcd_rgb[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rgb[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                           ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; CMOS_PCLK                                                             ; 308      ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK                                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK                                                             ; 23       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k                                  ; 2128     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 22       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 8524543  ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 20       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 849      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 30       ; 0        ; 10       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 11       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7299     ; 30       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; CMOS_PCLK                                                             ; 308      ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK                                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK                                                             ; 23       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k                                  ; 2128     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 22       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 8524543  ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 20       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 849      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 30       ; 0        ; 10       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 11       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7299     ; 30       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK                                                             ; 69       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 23       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 641      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 62       ; 31       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 278      ; 0        ; 1        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 128      ; 64       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK                                                             ; 69       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 23       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 641      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 62       ; 31       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 278      ; 0        ; 1        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 128      ; 64       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 77    ; 77   ;
; Unconstrained Output Ports      ; 59    ; 59   ;
; Unconstrained Output Port Paths ; 400   ; 400  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu May 11 10:27:16 2017
Info: Command: quartus_sta sdram_ov5640_sobel_vga -c sdram_ov5640_sobel_vga
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4en1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_nen1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov5640_sobel_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK CLOCK
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 4 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 65 -duty_cycle 50.00 -name {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name reg_config:reg_config_inst|clock_20k reg_config:reg_config_inst|clock_20k
    Info (332105): create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.415
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.415       -14.287 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.060      -150.499 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -4.044       -14.730 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.411      -101.843 CMOS_PCLK 
    Info (332119):    -0.747        -0.747 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.911         0.000 CLOCK 
    Info (332119):   123.478         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -1.292
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.292        -4.182 CMOS_PCLK 
    Info (332119):    -0.805        -1.923 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.339        -4.835 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.151        -0.151 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.434         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454         0.000 CLOCK 
    Info (332119):     1.076         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -4.478
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.478     -2162.711 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.703        -3.406 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.797       -10.912 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.452       -11.473 CMOS_PCLK 
    Info (332119):     0.317         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    37.427         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.930
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.930       -14.566 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.446        -5.117 CMOS_PCLK 
    Info (332119):     1.444         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.189         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.688         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.673         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -115.206 CMOS_PCLK 
    Info (332119):    -1.487       -66.915 reg_config:reg_config_inst|clock_20k 
    Info (332119):     4.693         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.222         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.742         0.000 CLOCK 
    Info (332119):    20.551         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.222         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.894
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.894       -12.757 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.735      -137.305 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -3.681        -9.138 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.170       -90.250 CMOS_PCLK 
    Info (332119):    -0.535        -0.535 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.211         0.000 CLOCK 
    Info (332119):   123.561         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -1.184
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.184        -4.171 CMOS_PCLK 
    Info (332119):    -0.705        -1.605 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.281        -0.281 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.181        -1.842 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.384         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402         0.000 CLOCK 
    Info (332119):     0.976         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -4.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.001     -1845.986 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.118        -2.236 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.965       -14.692 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.378        -8.131 CMOS_PCLK 
    Info (332119):     0.710         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    37.643         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.742
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.742       -10.968 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.456        -5.804 CMOS_PCLK 
    Info (332119):     1.268         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.951         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.370         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.144         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -115.206 CMOS_PCLK 
    Info (332119):    -1.487       -66.915 reg_config:reg_config_inst|clock_20k 
    Info (332119):     4.661         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.242         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.751         0.000 CLOCK 
    Info (332119):    20.549         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.219         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.463
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.463        -3.835 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.373        -2.793 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.245       -40.066 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.571        -0.571 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.473        -7.198 CMOS_PCLK 
    Info (332119):    17.805         0.000 CLOCK 
    Info (332119):   124.358         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.733
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.733        -2.981 CMOS_PCLK 
    Info (332119):    -0.520        -1.139 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.479        -8.837 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.068         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.164         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187         0.000 CLOCK 
    Info (332119):     0.406         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -1.876
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.876      -423.255 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.237        -2.018 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.243         0.000 CMOS_PCLK 
    Info (332119):     1.851         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.859         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    39.608         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.719       -13.584 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.282        -6.110 CMOS_PCLK 
    Info (332119):     0.629         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.926         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.163         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.081         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -102.633 CMOS_PCLK 
    Info (332119):    -1.000       -45.000 reg_config:reg_config_inst|clock_20k 
    Info (332119):     4.734         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.427         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.263         0.000 CLOCK 
    Info (332119):    20.630         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.297         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 502 megabytes
    Info: Processing ended: Thu May 11 10:27:35 2017
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:09


