Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Aug  3 14:51:55 2023
| Host         : DESKTOP-OE2QKLR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file eth_icmp_test_control_sets_placed.rpt
| Design       : eth_icmp_test
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    52 |
|    Minimum number of control sets                        |    52 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    52 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    28 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              67 |           40 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              81 |           35 |
| Yes          | No                    | Yes                    |             927 |          268 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                               Enable Signal                                               |                                                             Set/Reset Signal                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc |                                                                                                           | sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                               |                1 |              2 |         2.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc |                                                                                                           | sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                1 |              2 |         2.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc |                                                                                                           | sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc |                                                                                                           |                                                                                                                                         |                1 |              4 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/real_add_cnt0                                                                            | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                1 |              5 |         5.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/cnt0                                                                                     | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                5 |              5 |         1.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/cnt                                                                                        | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                3 |              5 |         1.67 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_tx/data_cnt[4]_i_1_n_0                                                                        | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                2 |              5 |         2.50 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/cnt0                                                                                     | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                1 |              5 |         5.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_tx/cnt[5]_i_1_n_0                                                                             | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                4 |              6 |         1.50 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/total_length[7]_i_1_n_0                                                                  | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                3 |              8 |         2.67 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/total_length[15]_i_1_n_0                                                                 | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                3 |              8 |         2.67 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/icmp_type0                                                                               | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                2 |              8 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/icmp_seq[15]_i_1_n_0                                                                     | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                4 |              8 |         2.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/icmp_seq[7]_i_1_n_0                                                                      | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                3 |              8 |         2.67 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/op_data[0]                                                                                 | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                2 |              8 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/eth_type[11]                                                                               | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                2 |              8 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/op_data[15]                                                                                | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                2 |              8 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/icmp_rx_data_d00                                                                         | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                2 |              8 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/icmp_id[7]_i_1_n_0                                                                       | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                3 |              8 |         2.67 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/icmp_id[15]_i_1_n_0                                                                      | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                4 |              8 |         2.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/eth_type[15]_i_1__0_n_0                                                                  | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                2 |              8 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/gmii_txd0                                                                                | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                6 |              8 |         1.33 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_tx/gmii_txd[7]_i_1_n_0                                                                        | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                3 |              8 |         2.67 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/data_cnt0                                                                                | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                4 |             16 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/ip_head[2][15]_i_1_n_0                                                                   |                                                                                                                                         |                7 |             16 |         2.29 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/ip_head[5][15]_i_1_n_0                                                                   |                                                                                                                                         |                9 |             16 |         1.78 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_gmii_to_rgmii/u_rgmii_rx/E[0]                                                                           | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                5 |             16 |         3.20 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/icmp_data_length0                                                                        | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                5 |             16 |         3.20 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/E[0]                                                                                     | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                5 |             16 |         3.20 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/check_buffer0                                                                            | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                3 |             20 |         6.67 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0] | sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                5 |             22 |         4.40 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]       | sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                7 |             22 |         3.14 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_gmii_to_rgmii/u_rgmii_rx/icmp_rx_cnt0                                                                   | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                5 |             24 |         4.80 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/des_ip0                                                                                  | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                4 |             24 |         6.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/tx_data_num0                                                                             | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                7 |             31 |         4.43 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/ip_head[6][31]_i_1_n_0                                                                   | u_arp/u_arp_rx/sys_rst_n                                                                                                                |                8 |             32 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/check_buffer_icmp0                                                                       | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                8 |             32 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/reply_checksum0                                                                          | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               10 |             32 |         3.20 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/reply_checksum_add0_0                                                                    | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               10 |             32 |         3.20 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/src_ip_t                                                                                   | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               11 |             32 |         2.91 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/des_ip_t                                                                                   | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |                7 |             32 |         4.57 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_tx/E[0]                                                                                       | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               17 |             32 |         1.88 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/tx_done_reg_0[0]                                                                         | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               13 |             32 |         2.46 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/E[0]                                                                                       | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               10 |             48 |         4.80 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/src_mac_t                                                                                  | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               15 |             48 |         3.20 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/des_mac_t0                                                                                 | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               12 |             48 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_rx/des_mac0                                                                                 | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               10 |             48 |         4.80 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_icmp/u_icmp_tx/ip_head[6][31]_i_1_n_0                                                                   |                                                                                                                                         |               19 |             49 |         2.58 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc |                                                                                                           | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               37 |             60 |         1.62 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/tx_en_d2_reg[0]                                                                            | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               19 |             80 |         4.21 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/arp_rx_done_i_1_n_0                                                                        | u_icmp/u_icmp_rx/sys_rst_n                                                                                                              |               19 |             81 |         4.26 |
+-------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


