|top
FPUOkE <= fpu:inst7.Valid_SO
clk => fpu:inst7.Clk_CI
clk => ctrl_DE:inst4.clk
clk => ctrl_EM:inst5.clk
clk => ctrl_MW:inst6.clk
clk => pipereg_DE:inst14.clk
clk => pipereg_FD:inst16.clk
clk => ram2p:inst2.clock
clk => ff_d:inst1.clk
clk => pipereg_EM:inst15.clk
clk => pipereg_MW:inst17.clk
clk => r32x32:inst20.clk
reset => fpu:inst7.Rst_RBI
reset => ctrl_DE:inst4.reset
reset => ctrl_EM:inst5.reset
reset => ctrl_MW:inst6.reset
reset => pipereg_DE:inst14.reset
reset => pipereg_FD:inst16.reset
reset => ff_d:inst1.reset
reset => pipereg_EM:inst15.reset
reset => pipereg_MW:inst17.reset
FlushE <= pipehazard:inst13.FlushE
FlushD <= pipehazard:inst13.FlushD
StallD <= pipehazard:inst13.StallD
InstrF[0] <= ram2p:inst2.q_a[0]
InstrF[1] <= ram2p:inst2.q_a[1]
InstrF[2] <= ram2p:inst2.q_a[2]
InstrF[3] <= ram2p:inst2.q_a[3]
InstrF[4] <= ram2p:inst2.q_a[4]
InstrF[5] <= ram2p:inst2.q_a[5]
InstrF[6] <= ram2p:inst2.q_a[6]
InstrF[7] <= ram2p:inst2.q_a[7]
InstrF[8] <= ram2p:inst2.q_a[8]
InstrF[9] <= ram2p:inst2.q_a[9]
InstrF[10] <= ram2p:inst2.q_a[10]
InstrF[11] <= ram2p:inst2.q_a[11]
InstrF[12] <= ram2p:inst2.q_a[12]
InstrF[13] <= ram2p:inst2.q_a[13]
InstrF[14] <= ram2p:inst2.q_a[14]
InstrF[15] <= ram2p:inst2.q_a[15]
InstrF[16] <= ram2p:inst2.q_a[16]
InstrF[17] <= ram2p:inst2.q_a[17]
InstrF[18] <= ram2p:inst2.q_a[18]
InstrF[19] <= ram2p:inst2.q_a[19]
InstrF[20] <= ram2p:inst2.q_a[20]
InstrF[21] <= ram2p:inst2.q_a[21]
InstrF[22] <= ram2p:inst2.q_a[22]
InstrF[23] <= ram2p:inst2.q_a[23]
InstrF[24] <= ram2p:inst2.q_a[24]
InstrF[25] <= ram2p:inst2.q_a[25]
InstrF[26] <= ram2p:inst2.q_a[26]
InstrF[27] <= ram2p:inst2.q_a[27]
InstrF[28] <= ram2p:inst2.q_a[28]
InstrF[29] <= ram2p:inst2.q_a[29]
InstrF[30] <= ram2p:inst2.q_a[30]
InstrF[31] <= ram2p:inst2.q_a[31]
PC[0] <= ff_d:inst1.q[0]
PC[1] <= ff_d:inst1.q[1]
PC[2] <= ff_d:inst1.q[2]
PC[3] <= ff_d:inst1.q[3]
PC[4] <= ff_d:inst1.q[4]
PC[5] <= ff_d:inst1.q[5]
PC[6] <= ff_d:inst1.q[6]
PC[7] <= ff_d:inst1.q[7]
PC[8] <= ff_d:inst1.q[8]
PC[9] <= ff_d:inst1.q[9]
PC[10] <= ff_d:inst1.q[10]
PC[11] <= ff_d:inst1.q[11]
PC[12] <= ff_d:inst1.q[12]
PC[13] <= ff_d:inst1.q[13]
PC[14] <= ff_d:inst1.q[14]
PC[15] <= ff_d:inst1.q[15]
PC[16] <= ff_d:inst1.q[16]
PC[17] <= ff_d:inst1.q[17]
PC[18] <= ff_d:inst1.q[18]
PC[19] <= ff_d:inst1.q[19]
PC[20] <= ff_d:inst1.q[20]
PC[21] <= ff_d:inst1.q[21]
PC[22] <= ff_d:inst1.q[22]
PC[23] <= ff_d:inst1.q[23]
PC[24] <= ff_d:inst1.q[24]
PC[25] <= ff_d:inst1.q[25]
PC[26] <= ff_d:inst1.q[26]
PC[27] <= ff_d:inst1.q[27]
PC[28] <= ff_d:inst1.q[28]
PC[29] <= ff_d:inst1.q[29]
PC[30] <= ff_d:inst1.q[30]
PC[31] <= ff_d:inst1.q[31]
StallF <= pipehazard:inst13.StallF
ALUResultE[0] <= mux2:inst27.y[0]
ALUResultE[1] <= mux2:inst27.y[1]
ALUResultE[2] <= mux2:inst27.y[2]
ALUResultE[3] <= mux2:inst27.y[3]
ALUResultE[4] <= mux2:inst27.y[4]
ALUResultE[5] <= mux2:inst27.y[5]
ALUResultE[6] <= mux2:inst27.y[6]
ALUResultE[7] <= mux2:inst27.y[7]
ALUResultE[8] <= mux2:inst27.y[8]
ALUResultE[9] <= mux2:inst27.y[9]
ALUResultE[10] <= mux2:inst27.y[10]
ALUResultE[11] <= mux2:inst27.y[11]
ALUResultE[12] <= mux2:inst27.y[12]
ALUResultE[13] <= mux2:inst27.y[13]
ALUResultE[14] <= mux2:inst27.y[14]
ALUResultE[15] <= mux2:inst27.y[15]
ALUResultE[16] <= mux2:inst27.y[16]
ALUResultE[17] <= mux2:inst27.y[17]
ALUResultE[18] <= mux2:inst27.y[18]
ALUResultE[19] <= mux2:inst27.y[19]
ALUResultE[20] <= mux2:inst27.y[20]
ALUResultE[21] <= mux2:inst27.y[21]
ALUResultE[22] <= mux2:inst27.y[22]
ALUResultE[23] <= mux2:inst27.y[23]
ALUResultE[24] <= mux2:inst27.y[24]
ALUResultE[25] <= mux2:inst27.y[25]
ALUResultE[26] <= mux2:inst27.y[26]
ALUResultE[27] <= mux2:inst27.y[27]
ALUResultE[28] <= mux2:inst27.y[28]
ALUResultE[29] <= mux2:inst27.y[29]
ALUResultE[30] <= mux2:inst27.y[30]
ALUResultE[31] <= mux2:inst27.y[31]
RdE[0] <= pipereg_DE:inst14.RdE[0]
RdE[1] <= pipereg_DE:inst14.RdE[1]
RdE[2] <= pipereg_DE:inst14.RdE[2]
RdE[3] <= pipereg_DE:inst14.RdE[3]
RdE[4] <= pipereg_DE:inst14.RdE[4]
RdM[0] <= pipereg_EM:inst15.RdM[0]
RdM[1] <= pipereg_EM:inst15.RdM[1]
RdM[2] <= pipereg_EM:inst15.RdM[2]
RdM[3] <= pipereg_EM:inst15.RdM[3]
RdM[4] <= pipereg_EM:inst15.RdM[4]
ReadDataM[0] <= ram2p:inst2.q_b[0]
ReadDataM[1] <= ram2p:inst2.q_b[1]
ReadDataM[2] <= ram2p:inst2.q_b[2]
ReadDataM[3] <= ram2p:inst2.q_b[3]
ReadDataM[4] <= ram2p:inst2.q_b[4]
ReadDataM[5] <= ram2p:inst2.q_b[5]
ReadDataM[6] <= ram2p:inst2.q_b[6]
ReadDataM[7] <= ram2p:inst2.q_b[7]
ReadDataM[8] <= ram2p:inst2.q_b[8]
ReadDataM[9] <= ram2p:inst2.q_b[9]
ReadDataM[10] <= ram2p:inst2.q_b[10]
ReadDataM[11] <= ram2p:inst2.q_b[11]
ReadDataM[12] <= ram2p:inst2.q_b[12]
ReadDataM[13] <= ram2p:inst2.q_b[13]
ReadDataM[14] <= ram2p:inst2.q_b[14]
ReadDataM[15] <= ram2p:inst2.q_b[15]
ReadDataM[16] <= ram2p:inst2.q_b[16]
ReadDataM[17] <= ram2p:inst2.q_b[17]
ReadDataM[18] <= ram2p:inst2.q_b[18]
ReadDataM[19] <= ram2p:inst2.q_b[19]
ReadDataM[20] <= ram2p:inst2.q_b[20]
ReadDataM[21] <= ram2p:inst2.q_b[21]
ReadDataM[22] <= ram2p:inst2.q_b[22]
ReadDataM[23] <= ram2p:inst2.q_b[23]
ReadDataM[24] <= ram2p:inst2.q_b[24]
ReadDataM[25] <= ram2p:inst2.q_b[25]
ReadDataM[26] <= ram2p:inst2.q_b[26]
ReadDataM[27] <= ram2p:inst2.q_b[27]
ReadDataM[28] <= ram2p:inst2.q_b[28]
ReadDataM[29] <= ram2p:inst2.q_b[29]
ReadDataM[30] <= ram2p:inst2.q_b[30]
ReadDataM[31] <= ram2p:inst2.q_b[31]
ForwardBE[0] <= pipehazard:inst13.ForwardBE[0]
ForwardBE[1] <= pipehazard:inst13.ForwardBE[1]
WriteDataM[0] <= pipereg_EM:inst15.WriteDataM[0]
WriteDataM[1] <= pipereg_EM:inst15.WriteDataM[1]
WriteDataM[2] <= pipereg_EM:inst15.WriteDataM[2]
WriteDataM[3] <= pipereg_EM:inst15.WriteDataM[3]
WriteDataM[4] <= pipereg_EM:inst15.WriteDataM[4]
WriteDataM[5] <= pipereg_EM:inst15.WriteDataM[5]
WriteDataM[6] <= pipereg_EM:inst15.WriteDataM[6]
WriteDataM[7] <= pipereg_EM:inst15.WriteDataM[7]
WriteDataM[8] <= pipereg_EM:inst15.WriteDataM[8]
WriteDataM[9] <= pipereg_EM:inst15.WriteDataM[9]
WriteDataM[10] <= pipereg_EM:inst15.WriteDataM[10]
WriteDataM[11] <= pipereg_EM:inst15.WriteDataM[11]
WriteDataM[12] <= pipereg_EM:inst15.WriteDataM[12]
WriteDataM[13] <= pipereg_EM:inst15.WriteDataM[13]
WriteDataM[14] <= pipereg_EM:inst15.WriteDataM[14]
WriteDataM[15] <= pipereg_EM:inst15.WriteDataM[15]
WriteDataM[16] <= pipereg_EM:inst15.WriteDataM[16]
WriteDataM[17] <= pipereg_EM:inst15.WriteDataM[17]
WriteDataM[18] <= pipereg_EM:inst15.WriteDataM[18]
WriteDataM[19] <= pipereg_EM:inst15.WriteDataM[19]
WriteDataM[20] <= pipereg_EM:inst15.WriteDataM[20]
WriteDataM[21] <= pipereg_EM:inst15.WriteDataM[21]
WriteDataM[22] <= pipereg_EM:inst15.WriteDataM[22]
WriteDataM[23] <= pipereg_EM:inst15.WriteDataM[23]
WriteDataM[24] <= pipereg_EM:inst15.WriteDataM[24]
WriteDataM[25] <= pipereg_EM:inst15.WriteDataM[25]
WriteDataM[26] <= pipereg_EM:inst15.WriteDataM[26]
WriteDataM[27] <= pipereg_EM:inst15.WriteDataM[27]
WriteDataM[28] <= pipereg_EM:inst15.WriteDataM[28]
WriteDataM[29] <= pipereg_EM:inst15.WriteDataM[29]
WriteDataM[30] <= pipereg_EM:inst15.WriteDataM[30]
WriteDataM[31] <= pipereg_EM:inst15.WriteDataM[31]
RdW[0] <= pipereg_MW:inst17.RdW[0]
RdW[1] <= pipereg_MW:inst17.RdW[1]
RdW[2] <= pipereg_MW:inst17.RdW[2]
RdW[3] <= pipereg_MW:inst17.RdW[3]
RdW[4] <= pipereg_MW:inst17.RdW[4]
ForwardAE[0] <= pipehazard:inst13.ForwardAE[0]
ForwardAE[1] <= pipehazard:inst13.ForwardAE[1]
ALUControlE[0] <= ctrl_DE:inst4.ALUControlE[0]
ALUControlE[1] <= ctrl_DE:inst4.ALUControlE[1]
ALUControlE[2] <= ctrl_DE:inst4.ALUControlE[2]
ALUControlE[3] <= ctrl_DE:inst4.ALUControlE[3]
ALUControlE[4] <= ctrl_DE:inst4.ALUControlE[4]
Rs1E[0] <= pipereg_DE:inst14.Rs1E[0]
Rs1E[1] <= pipereg_DE:inst14.Rs1E[1]
Rs1E[2] <= pipereg_DE:inst14.Rs1E[2]
Rs1E[3] <= pipereg_DE:inst14.Rs1E[3]
Rs1E[4] <= pipereg_DE:inst14.Rs1E[4]
Rs2E[0] <= pipereg_DE:inst14.Rs2E[0]
Rs2E[1] <= pipereg_DE:inst14.Rs2E[1]
Rs2E[2] <= pipereg_DE:inst14.Rs2E[2]
Rs2E[3] <= pipereg_DE:inst14.Rs2E[3]
Rs2E[4] <= pipereg_DE:inst14.Rs2E[4]
a[0] <= mux2:inst19.y[0]
a[1] <= mux2:inst19.y[1]
a[2] <= mux2:inst19.y[2]
a[3] <= mux2:inst19.y[3]
a[4] <= mux2:inst19.y[4]
a[5] <= mux2:inst19.y[5]
a[6] <= mux2:inst19.y[6]
a[7] <= mux2:inst19.y[7]
a[8] <= mux2:inst19.y[8]
a[9] <= mux2:inst19.y[9]
a[10] <= mux2:inst19.y[10]
a[11] <= mux2:inst19.y[11]
a[12] <= mux2:inst19.y[12]
a[13] <= mux2:inst19.y[13]
a[14] <= mux2:inst19.y[14]
a[15] <= mux2:inst19.y[15]
a[16] <= mux2:inst19.y[16]
a[17] <= mux2:inst19.y[17]
a[18] <= mux2:inst19.y[18]
a[19] <= mux2:inst19.y[19]
a[20] <= mux2:inst19.y[20]
a[21] <= mux2:inst19.y[21]
a[22] <= mux2:inst19.y[22]
a[23] <= mux2:inst19.y[23]
a[24] <= mux2:inst19.y[24]
a[25] <= mux2:inst19.y[25]
a[26] <= mux2:inst19.y[26]
a[27] <= mux2:inst19.y[27]
a[28] <= mux2:inst19.y[28]
a[29] <= mux2:inst19.y[29]
a[30] <= mux2:inst19.y[30]
a[31] <= mux2:inst19.y[31]
b[0] <= mux3:inst25.y[0]
b[1] <= mux3:inst25.y[1]
b[2] <= mux3:inst25.y[2]
b[3] <= mux3:inst25.y[3]
b[4] <= mux3:inst25.y[4]
b[5] <= mux3:inst25.y[5]
b[6] <= mux3:inst25.y[6]
b[7] <= mux3:inst25.y[7]
b[8] <= mux3:inst25.y[8]
b[9] <= mux3:inst25.y[9]
b[10] <= mux3:inst25.y[10]
b[11] <= mux3:inst25.y[11]
b[12] <= mux3:inst25.y[12]
b[13] <= mux3:inst25.y[13]
b[14] <= mux3:inst25.y[14]
b[15] <= mux3:inst25.y[15]
b[16] <= mux3:inst25.y[16]
b[17] <= mux3:inst25.y[17]
b[18] <= mux3:inst25.y[18]
b[19] <= mux3:inst25.y[19]
b[20] <= mux3:inst25.y[20]
b[21] <= mux3:inst25.y[21]
b[22] <= mux3:inst25.y[22]
b[23] <= mux3:inst25.y[23]
b[24] <= mux3:inst25.y[24]
b[25] <= mux3:inst25.y[25]
b[26] <= mux3:inst25.y[26]
b[27] <= mux3:inst25.y[27]
b[28] <= mux3:inst25.y[28]
b[29] <= mux3:inst25.y[29]
b[30] <= mux3:inst25.y[30]
b[31] <= mux3:inst25.y[31]


|top|fpu:inst7
Clk_CI => Enable_SP.CLK
Clk_CI => RM_SP[0].CLK
Clk_CI => RM_SP[1].CLK
Clk_CI => RM_SP[2].CLK
Clk_CI => OP_SP[0].CLK
Clk_CI => OP_SP[1].CLK
Clk_CI => OP_SP[2].CLK
Clk_CI => OP_SP[3].CLK
Clk_CI => OP_SP[4].CLK
Clk_CI => OP_SP[5].CLK
Clk_CI => OP_SP[6].CLK
Clk_CI => Operand_b_DP[0].CLK
Clk_CI => Operand_b_DP[1].CLK
Clk_CI => Operand_b_DP[2].CLK
Clk_CI => Operand_b_DP[3].CLK
Clk_CI => Operand_b_DP[4].CLK
Clk_CI => Operand_b_DP[5].CLK
Clk_CI => Operand_b_DP[6].CLK
Clk_CI => Operand_b_DP[7].CLK
Clk_CI => Operand_b_DP[8].CLK
Clk_CI => Operand_b_DP[9].CLK
Clk_CI => Operand_b_DP[10].CLK
Clk_CI => Operand_b_DP[11].CLK
Clk_CI => Operand_b_DP[12].CLK
Clk_CI => Operand_b_DP[13].CLK
Clk_CI => Operand_b_DP[14].CLK
Clk_CI => Operand_b_DP[15].CLK
Clk_CI => Operand_b_DP[16].CLK
Clk_CI => Operand_b_DP[17].CLK
Clk_CI => Operand_b_DP[18].CLK
Clk_CI => Operand_b_DP[19].CLK
Clk_CI => Operand_b_DP[20].CLK
Clk_CI => Operand_b_DP[21].CLK
Clk_CI => Operand_b_DP[22].CLK
Clk_CI => Operand_b_DP[23].CLK
Clk_CI => Operand_b_DP[24].CLK
Clk_CI => Operand_b_DP[25].CLK
Clk_CI => Operand_b_DP[26].CLK
Clk_CI => Operand_b_DP[27].CLK
Clk_CI => Operand_b_DP[28].CLK
Clk_CI => Operand_b_DP[29].CLK
Clk_CI => Operand_b_DP[30].CLK
Clk_CI => Operand_b_DP[31].CLK
Clk_CI => Operand_a_DP[0].CLK
Clk_CI => Operand_a_DP[1].CLK
Clk_CI => Operand_a_DP[2].CLK
Clk_CI => Operand_a_DP[3].CLK
Clk_CI => Operand_a_DP[4].CLK
Clk_CI => Operand_a_DP[5].CLK
Clk_CI => Operand_a_DP[6].CLK
Clk_CI => Operand_a_DP[7].CLK
Clk_CI => Operand_a_DP[8].CLK
Clk_CI => Operand_a_DP[9].CLK
Clk_CI => Operand_a_DP[10].CLK
Clk_CI => Operand_a_DP[11].CLK
Clk_CI => Operand_a_DP[12].CLK
Clk_CI => Operand_a_DP[13].CLK
Clk_CI => Operand_a_DP[14].CLK
Clk_CI => Operand_a_DP[15].CLK
Clk_CI => Operand_a_DP[16].CLK
Clk_CI => Operand_a_DP[17].CLK
Clk_CI => Operand_a_DP[18].CLK
Clk_CI => Operand_a_DP[19].CLK
Clk_CI => Operand_a_DP[20].CLK
Clk_CI => Operand_a_DP[21].CLK
Clk_CI => Operand_a_DP[22].CLK
Clk_CI => Operand_a_DP[23].CLK
Clk_CI => Operand_a_DP[24].CLK
Clk_CI => Operand_a_DP[25].CLK
Clk_CI => Operand_a_DP[26].CLK
Clk_CI => Operand_a_DP[27].CLK
Clk_CI => Operand_a_DP[28].CLK
Clk_CI => Operand_a_DP[29].CLK
Clk_CI => Operand_a_DP[30].CLK
Clk_CI => Operand_a_DP[31].CLK
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_a_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => Operand_b_DP.OUTPUTSELECT
Rst_RBI => OP_SP.OUTPUTSELECT
Rst_RBI => OP_SP.OUTPUTSELECT
Rst_RBI => OP_SP.OUTPUTSELECT
Rst_RBI => OP_SP.OUTPUTSELECT
Rst_RBI => OP_SP.OUTPUTSELECT
Rst_RBI => OP_SP.OUTPUTSELECT
Rst_RBI => OP_SP.OUTPUTSELECT
Rst_RBI => RM_SP.OUTPUTSELECT
Rst_RBI => RM_SP.OUTPUTSELECT
Rst_RBI => RM_SP.OUTPUTSELECT
Rst_RBI => Enable_SP.OUTPUTSELECT
Enable_SI => Enable_SP.DATAA
Operand_a_DI[0] => Operand_a_DP.DATAA
Operand_a_DI[1] => Operand_a_DP.DATAA
Operand_a_DI[2] => Operand_a_DP.DATAA
Operand_a_DI[3] => Operand_a_DP.DATAA
Operand_a_DI[4] => Operand_a_DP.DATAA
Operand_a_DI[5] => Operand_a_DP.DATAA
Operand_a_DI[6] => Operand_a_DP.DATAA
Operand_a_DI[7] => Operand_a_DP.DATAA
Operand_a_DI[8] => Operand_a_DP.DATAA
Operand_a_DI[9] => Operand_a_DP.DATAA
Operand_a_DI[10] => Operand_a_DP.DATAA
Operand_a_DI[11] => Operand_a_DP.DATAA
Operand_a_DI[12] => Operand_a_DP.DATAA
Operand_a_DI[13] => Operand_a_DP.DATAA
Operand_a_DI[14] => Operand_a_DP.DATAA
Operand_a_DI[15] => Operand_a_DP.DATAA
Operand_a_DI[16] => Operand_a_DP.DATAA
Operand_a_DI[17] => Operand_a_DP.DATAA
Operand_a_DI[18] => Operand_a_DP.DATAA
Operand_a_DI[19] => Operand_a_DP.DATAA
Operand_a_DI[20] => Operand_a_DP.DATAA
Operand_a_DI[21] => Operand_a_DP.DATAA
Operand_a_DI[22] => Operand_a_DP.DATAA
Operand_a_DI[23] => Operand_a_DP.DATAA
Operand_a_DI[24] => Operand_a_DP.DATAA
Operand_a_DI[25] => Operand_a_DP.DATAA
Operand_a_DI[26] => Operand_a_DP.DATAA
Operand_a_DI[27] => Operand_a_DP.DATAA
Operand_a_DI[28] => Operand_a_DP.DATAA
Operand_a_DI[29] => Operand_a_DP.DATAA
Operand_a_DI[30] => Operand_a_DP.DATAA
Operand_a_DI[31] => Operand_a_DP.DATAA
Operand_b_DI[0] => Operand_b_DP.DATAA
Operand_b_DI[1] => Operand_b_DP.DATAA
Operand_b_DI[2] => Operand_b_DP.DATAA
Operand_b_DI[3] => Operand_b_DP.DATAA
Operand_b_DI[4] => Operand_b_DP.DATAA
Operand_b_DI[5] => Operand_b_DP.DATAA
Operand_b_DI[6] => Operand_b_DP.DATAA
Operand_b_DI[7] => Operand_b_DP.DATAA
Operand_b_DI[8] => Operand_b_DP.DATAA
Operand_b_DI[9] => Operand_b_DP.DATAA
Operand_b_DI[10] => Operand_b_DP.DATAA
Operand_b_DI[11] => Operand_b_DP.DATAA
Operand_b_DI[12] => Operand_b_DP.DATAA
Operand_b_DI[13] => Operand_b_DP.DATAA
Operand_b_DI[14] => Operand_b_DP.DATAA
Operand_b_DI[15] => Operand_b_DP.DATAA
Operand_b_DI[16] => Operand_b_DP.DATAA
Operand_b_DI[17] => Operand_b_DP.DATAA
Operand_b_DI[18] => Operand_b_DP.DATAA
Operand_b_DI[19] => Operand_b_DP.DATAA
Operand_b_DI[20] => Operand_b_DP.DATAA
Operand_b_DI[21] => Operand_b_DP.DATAA
Operand_b_DI[22] => Operand_b_DP.DATAA
Operand_b_DI[23] => Operand_b_DP.DATAA
Operand_b_DI[24] => Operand_b_DP.DATAA
Operand_b_DI[25] => Operand_b_DP.DATAA
Operand_b_DI[26] => Operand_b_DP.DATAA
Operand_b_DI[27] => Operand_b_DP.DATAA
Operand_b_DI[28] => Operand_b_DP.DATAA
Operand_b_DI[29] => Operand_b_DP.DATAA
Operand_b_DI[30] => Operand_b_DP.DATAA
Operand_b_DI[31] => Operand_b_DP.DATAA
RM_SI[0] => RM_SP.DATAA
RM_SI[1] => RM_SP.DATAA
RM_SI[2] => RM_SP.DATAA
OP_SI[0] => OP_SP.DATAA
OP_SI[1] => OP_SP.DATAA
OP_SI[2] => OP_SP.DATAA
OP_SI[3] => OP_SP.DATAA
OP_SI[4] => OP_SP.DATAA
OP_SI[5] => OP_SP.DATAA
OP_SI[6] => OP_SP.DATAA
Result_DO[0] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[1] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[2] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[3] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[4] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[5] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[6] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[7] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[8] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[9] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[10] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[11] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[12] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[13] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[14] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[15] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[16] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[17] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[18] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[19] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[20] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[21] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[22] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[23] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[24] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[25] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[26] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[27] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[28] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[29] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[30] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[31] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Valid_SO <= Enable_SP.DB_MAX_OUTPUT_PORT_TYPE
OF_SO <= fpu_exc:except.OF_SO
UF_SO <= fpu_exc:except.UF_SO
Zero_SO <= fpu_exc:except.Zero_SO
IX_SO <= fpu_exc:except.IX_SO
IV_SO <= fpu_exc:except.IV_SO
Inf_SO <= fpu_exc:except.Inf_SO


|top|fpu:inst7|fpu_add:adder
Sign_a_DI => Mant_addCarryIn_D.IN0
Sign_a_DI => Sign_norm_D.DATAB
Sign_a_DI => Sign_norm_D.DATAB
Sign_b_DI => Mant_addCarryIn_D.IN1
Sign_b_DI => Sign_norm_D.DATAA
Sign_b_DI => Sign_norm_D.DATAA
Exp_a_DI[0] => LessThan0.IN8
Exp_a_DI[0] => Add0.IN16
Exp_a_DI[0] => Exp_prenorm_D.DATAB
Exp_a_DI[0] => Add1.IN8
Exp_a_DI[1] => LessThan0.IN7
Exp_a_DI[1] => Add0.IN15
Exp_a_DI[1] => Exp_prenorm_D.DATAB
Exp_a_DI[1] => Add1.IN7
Exp_a_DI[2] => LessThan0.IN6
Exp_a_DI[2] => Add0.IN14
Exp_a_DI[2] => Exp_prenorm_D.DATAB
Exp_a_DI[2] => Add1.IN6
Exp_a_DI[3] => LessThan0.IN5
Exp_a_DI[3] => Add0.IN13
Exp_a_DI[3] => Exp_prenorm_D.DATAB
Exp_a_DI[3] => Add1.IN5
Exp_a_DI[4] => LessThan0.IN4
Exp_a_DI[4] => Add0.IN12
Exp_a_DI[4] => Exp_prenorm_D.DATAB
Exp_a_DI[4] => Add1.IN4
Exp_a_DI[5] => LessThan0.IN3
Exp_a_DI[5] => Add0.IN11
Exp_a_DI[5] => Exp_prenorm_D.DATAB
Exp_a_DI[5] => Add1.IN3
Exp_a_DI[6] => LessThan0.IN2
Exp_a_DI[6] => Add0.IN10
Exp_a_DI[6] => Exp_prenorm_D.DATAB
Exp_a_DI[6] => Add1.IN2
Exp_a_DI[7] => LessThan0.IN1
Exp_a_DI[7] => Add0.IN9
Exp_a_DI[7] => Exp_prenorm_D.DATAB
Exp_a_DI[7] => Add1.IN1
Exp_b_DI[0] => LessThan0.IN16
Exp_b_DI[0] => Add1.IN16
Exp_b_DI[0] => Exp_prenorm_D.DATAA
Exp_b_DI[0] => Add0.IN8
Exp_b_DI[1] => LessThan0.IN15
Exp_b_DI[1] => Add1.IN15
Exp_b_DI[1] => Exp_prenorm_D.DATAA
Exp_b_DI[1] => Add0.IN7
Exp_b_DI[2] => LessThan0.IN14
Exp_b_DI[2] => Add1.IN14
Exp_b_DI[2] => Exp_prenorm_D.DATAA
Exp_b_DI[2] => Add0.IN6
Exp_b_DI[3] => LessThan0.IN13
Exp_b_DI[3] => Add1.IN13
Exp_b_DI[3] => Exp_prenorm_D.DATAA
Exp_b_DI[3] => Add0.IN5
Exp_b_DI[4] => LessThan0.IN12
Exp_b_DI[4] => Add1.IN12
Exp_b_DI[4] => Exp_prenorm_D.DATAA
Exp_b_DI[4] => Add0.IN4
Exp_b_DI[5] => LessThan0.IN11
Exp_b_DI[5] => Add1.IN11
Exp_b_DI[5] => Exp_prenorm_D.DATAA
Exp_b_DI[5] => Add0.IN3
Exp_b_DI[6] => LessThan0.IN10
Exp_b_DI[6] => Add1.IN10
Exp_b_DI[6] => Exp_prenorm_D.DATAA
Exp_b_DI[6] => Add0.IN2
Exp_b_DI[7] => LessThan0.IN9
Exp_b_DI[7] => Add1.IN9
Exp_b_DI[7] => Exp_prenorm_D.DATAA
Exp_b_DI[7] => Add0.IN1
Mant_a_DI[0] => LessThan1.IN24
Mant_a_DI[0] => Mant_unshifted_D[3].DATAB
Mant_a_DI[0] => Mant_shiftIn_D[2].DATAA
Mant_a_DI[1] => LessThan1.IN23
Mant_a_DI[1] => Mant_unshifted_D[4].DATAB
Mant_a_DI[1] => Mant_shiftIn_D[3].DATAA
Mant_a_DI[2] => LessThan1.IN22
Mant_a_DI[2] => Mant_unshifted_D[5].DATAB
Mant_a_DI[2] => Mant_shiftIn_D[4].DATAA
Mant_a_DI[3] => LessThan1.IN21
Mant_a_DI[3] => Mant_unshifted_D[6].DATAB
Mant_a_DI[3] => Mant_shiftIn_D[5].DATAA
Mant_a_DI[4] => LessThan1.IN20
Mant_a_DI[4] => Mant_unshifted_D[7].DATAB
Mant_a_DI[4] => Mant_shiftIn_D[6].DATAA
Mant_a_DI[5] => LessThan1.IN19
Mant_a_DI[5] => Mant_unshifted_D[8].DATAB
Mant_a_DI[5] => Mant_shiftIn_D[7].DATAA
Mant_a_DI[6] => LessThan1.IN18
Mant_a_DI[6] => Mant_unshifted_D[9].DATAB
Mant_a_DI[6] => Mant_shiftIn_D[8].DATAA
Mant_a_DI[7] => LessThan1.IN17
Mant_a_DI[7] => Mant_unshifted_D[10].DATAB
Mant_a_DI[7] => Mant_shiftIn_D[9].DATAA
Mant_a_DI[8] => LessThan1.IN16
Mant_a_DI[8] => Mant_unshifted_D[11].DATAB
Mant_a_DI[8] => Mant_shiftIn_D[10].DATAA
Mant_a_DI[9] => LessThan1.IN15
Mant_a_DI[9] => Mant_unshifted_D[12].DATAB
Mant_a_DI[9] => Mant_shiftIn_D[11].DATAA
Mant_a_DI[10] => LessThan1.IN14
Mant_a_DI[10] => Mant_unshifted_D[13].DATAB
Mant_a_DI[10] => Mant_shiftIn_D[12].DATAA
Mant_a_DI[11] => LessThan1.IN13
Mant_a_DI[11] => Mant_unshifted_D[14].DATAB
Mant_a_DI[11] => Mant_shiftIn_D[13].DATAA
Mant_a_DI[12] => LessThan1.IN12
Mant_a_DI[12] => Mant_unshifted_D[15].DATAB
Mant_a_DI[12] => Mant_shiftIn_D[14].DATAA
Mant_a_DI[13] => LessThan1.IN11
Mant_a_DI[13] => Mant_unshifted_D[16].DATAB
Mant_a_DI[13] => Mant_shiftIn_D[15].DATAA
Mant_a_DI[14] => LessThan1.IN10
Mant_a_DI[14] => Mant_unshifted_D[17].DATAB
Mant_a_DI[14] => Mant_shiftIn_D[16].DATAA
Mant_a_DI[15] => LessThan1.IN9
Mant_a_DI[15] => Mant_unshifted_D[18].DATAB
Mant_a_DI[15] => Mant_shiftIn_D[17].DATAA
Mant_a_DI[16] => LessThan1.IN8
Mant_a_DI[16] => Mant_unshifted_D[19].DATAB
Mant_a_DI[16] => Mant_shiftIn_D[18].DATAA
Mant_a_DI[17] => LessThan1.IN7
Mant_a_DI[17] => Mant_unshifted_D[20].DATAB
Mant_a_DI[17] => Mant_shiftIn_D[19].DATAA
Mant_a_DI[18] => LessThan1.IN6
Mant_a_DI[18] => Mant_unshifted_D[21].DATAB
Mant_a_DI[18] => Mant_shiftIn_D[20].DATAA
Mant_a_DI[19] => LessThan1.IN5
Mant_a_DI[19] => Mant_unshifted_D[22].DATAB
Mant_a_DI[19] => Mant_shiftIn_D[21].DATAA
Mant_a_DI[20] => LessThan1.IN4
Mant_a_DI[20] => Mant_unshifted_D[23].DATAB
Mant_a_DI[20] => Mant_shiftIn_D[22].DATAA
Mant_a_DI[21] => LessThan1.IN3
Mant_a_DI[21] => Mant_unshifted_D[24].DATAB
Mant_a_DI[21] => Mant_shiftIn_D[23].DATAA
Mant_a_DI[22] => LessThan1.IN2
Mant_a_DI[22] => Mant_unshifted_D[25].DATAB
Mant_a_DI[22] => Mant_shiftIn_D[24].DATAA
Mant_a_DI[23] => LessThan1.IN1
Mant_a_DI[23] => Mant_unshifted_D[26].DATAB
Mant_a_DI[23] => Mant_shiftIn_D[25].DATAA
Mant_b_DI[0] => LessThan1.IN48
Mant_b_DI[0] => Mant_unshifted_D[3].DATAA
Mant_b_DI[0] => Mant_shiftIn_D[2].DATAB
Mant_b_DI[1] => LessThan1.IN47
Mant_b_DI[1] => Mant_unshifted_D[4].DATAA
Mant_b_DI[1] => Mant_shiftIn_D[3].DATAB
Mant_b_DI[2] => LessThan1.IN46
Mant_b_DI[2] => Mant_unshifted_D[5].DATAA
Mant_b_DI[2] => Mant_shiftIn_D[4].DATAB
Mant_b_DI[3] => LessThan1.IN45
Mant_b_DI[3] => Mant_unshifted_D[6].DATAA
Mant_b_DI[3] => Mant_shiftIn_D[5].DATAB
Mant_b_DI[4] => LessThan1.IN44
Mant_b_DI[4] => Mant_unshifted_D[7].DATAA
Mant_b_DI[4] => Mant_shiftIn_D[6].DATAB
Mant_b_DI[5] => LessThan1.IN43
Mant_b_DI[5] => Mant_unshifted_D[8].DATAA
Mant_b_DI[5] => Mant_shiftIn_D[7].DATAB
Mant_b_DI[6] => LessThan1.IN42
Mant_b_DI[6] => Mant_unshifted_D[9].DATAA
Mant_b_DI[6] => Mant_shiftIn_D[8].DATAB
Mant_b_DI[7] => LessThan1.IN41
Mant_b_DI[7] => Mant_unshifted_D[10].DATAA
Mant_b_DI[7] => Mant_shiftIn_D[9].DATAB
Mant_b_DI[8] => LessThan1.IN40
Mant_b_DI[8] => Mant_unshifted_D[11].DATAA
Mant_b_DI[8] => Mant_shiftIn_D[10].DATAB
Mant_b_DI[9] => LessThan1.IN39
Mant_b_DI[9] => Mant_unshifted_D[12].DATAA
Mant_b_DI[9] => Mant_shiftIn_D[11].DATAB
Mant_b_DI[10] => LessThan1.IN38
Mant_b_DI[10] => Mant_unshifted_D[13].DATAA
Mant_b_DI[10] => Mant_shiftIn_D[12].DATAB
Mant_b_DI[11] => LessThan1.IN37
Mant_b_DI[11] => Mant_unshifted_D[14].DATAA
Mant_b_DI[11] => Mant_shiftIn_D[13].DATAB
Mant_b_DI[12] => LessThan1.IN36
Mant_b_DI[12] => Mant_unshifted_D[15].DATAA
Mant_b_DI[12] => Mant_shiftIn_D[14].DATAB
Mant_b_DI[13] => LessThan1.IN35
Mant_b_DI[13] => Mant_unshifted_D[16].DATAA
Mant_b_DI[13] => Mant_shiftIn_D[15].DATAB
Mant_b_DI[14] => LessThan1.IN34
Mant_b_DI[14] => Mant_unshifted_D[17].DATAA
Mant_b_DI[14] => Mant_shiftIn_D[16].DATAB
Mant_b_DI[15] => LessThan1.IN33
Mant_b_DI[15] => Mant_unshifted_D[18].DATAA
Mant_b_DI[15] => Mant_shiftIn_D[17].DATAB
Mant_b_DI[16] => LessThan1.IN32
Mant_b_DI[16] => Mant_unshifted_D[19].DATAA
Mant_b_DI[16] => Mant_shiftIn_D[18].DATAB
Mant_b_DI[17] => LessThan1.IN31
Mant_b_DI[17] => Mant_unshifted_D[20].DATAA
Mant_b_DI[17] => Mant_shiftIn_D[19].DATAB
Mant_b_DI[18] => LessThan1.IN30
Mant_b_DI[18] => Mant_unshifted_D[21].DATAA
Mant_b_DI[18] => Mant_shiftIn_D[20].DATAB
Mant_b_DI[19] => LessThan1.IN29
Mant_b_DI[19] => Mant_unshifted_D[22].DATAA
Mant_b_DI[19] => Mant_shiftIn_D[21].DATAB
Mant_b_DI[20] => LessThan1.IN28
Mant_b_DI[20] => Mant_unshifted_D[23].DATAA
Mant_b_DI[20] => Mant_shiftIn_D[22].DATAB
Mant_b_DI[21] => LessThan1.IN27
Mant_b_DI[21] => Mant_unshifted_D[24].DATAA
Mant_b_DI[21] => Mant_shiftIn_D[23].DATAB
Mant_b_DI[22] => LessThan1.IN26
Mant_b_DI[22] => Mant_unshifted_D[25].DATAA
Mant_b_DI[22] => Mant_shiftIn_D[24].DATAB
Mant_b_DI[23] => LessThan1.IN25
Mant_b_DI[23] => Mant_unshifted_D[26].DATAA
Mant_b_DI[23] => Mant_shiftIn_D[25].DATAB
Sign_prenorm_DO <= Sign_norm_D.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[0] <= Exp_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[1] <= Exp_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[2] <= Exp_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[3] <= Exp_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[4] <= Exp_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[5] <= Exp_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[6] <= Exp_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[7] <= Exp_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[8] <= <GND>
Exp_prenorm_DO[9] <= <GND>
Mant_prenorm_DO[0] <= <GND>
Mant_prenorm_DO[1] <= <GND>
Mant_prenorm_DO[2] <= <GND>
Mant_prenorm_DO[3] <= <GND>
Mant_prenorm_DO[4] <= <GND>
Mant_prenorm_DO[5] <= <GND>
Mant_prenorm_DO[6] <= <GND>
Mant_prenorm_DO[7] <= <GND>
Mant_prenorm_DO[8] <= <GND>
Mant_prenorm_DO[9] <= <GND>
Mant_prenorm_DO[10] <= <GND>
Mant_prenorm_DO[11] <= <GND>
Mant_prenorm_DO[12] <= <GND>
Mant_prenorm_DO[13] <= <GND>
Mant_prenorm_DO[14] <= <GND>
Mant_prenorm_DO[15] <= <GND>
Mant_prenorm_DO[16] <= <GND>
Mant_prenorm_DO[17] <= <GND>
Mant_prenorm_DO[18] <= <GND>
Mant_prenorm_DO[19] <= <GND>
Mant_prenorm_DO[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[32] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[33] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[34] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[35] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[36] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[37] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[38] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[39] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[40] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[41] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[42] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[43] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[44] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[45] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[46] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[47] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE


|top|fpu:inst7|fpu_mult:multiplier
Sign_a_DI => Sign_prenorm_D.IN0
Sign_b_DI => Sign_prenorm_D.IN1
Exp_a_DI[0] => Add0.IN8
Exp_a_DI[1] => Add0.IN7
Exp_a_DI[2] => Add0.IN6
Exp_a_DI[3] => Add0.IN5
Exp_a_DI[4] => Add0.IN4
Exp_a_DI[5] => Add0.IN3
Exp_a_DI[6] => Add0.IN2
Exp_a_DI[7] => Add0.IN1
Exp_b_DI[0] => Add0.IN16
Exp_b_DI[1] => Add0.IN15
Exp_b_DI[2] => Add0.IN14
Exp_b_DI[3] => Add0.IN13
Exp_b_DI[4] => Add0.IN12
Exp_b_DI[5] => Add0.IN11
Exp_b_DI[6] => Add0.IN10
Exp_b_DI[7] => Add0.IN9
Mant_a_DI[0] => Mult0.IN23
Mant_a_DI[1] => Mult0.IN22
Mant_a_DI[2] => Mult0.IN21
Mant_a_DI[3] => Mult0.IN20
Mant_a_DI[4] => Mult0.IN19
Mant_a_DI[5] => Mult0.IN18
Mant_a_DI[6] => Mult0.IN17
Mant_a_DI[7] => Mult0.IN16
Mant_a_DI[8] => Mult0.IN15
Mant_a_DI[9] => Mult0.IN14
Mant_a_DI[10] => Mult0.IN13
Mant_a_DI[11] => Mult0.IN12
Mant_a_DI[12] => Mult0.IN11
Mant_a_DI[13] => Mult0.IN10
Mant_a_DI[14] => Mult0.IN9
Mant_a_DI[15] => Mult0.IN8
Mant_a_DI[16] => Mult0.IN7
Mant_a_DI[17] => Mult0.IN6
Mant_a_DI[18] => Mult0.IN5
Mant_a_DI[19] => Mult0.IN4
Mant_a_DI[20] => Mult0.IN3
Mant_a_DI[21] => Mult0.IN2
Mant_a_DI[22] => Mult0.IN1
Mant_a_DI[23] => Mult0.IN0
Mant_b_DI[0] => Mult0.IN47
Mant_b_DI[1] => Mult0.IN46
Mant_b_DI[2] => Mult0.IN45
Mant_b_DI[3] => Mult0.IN44
Mant_b_DI[4] => Mult0.IN43
Mant_b_DI[5] => Mult0.IN42
Mant_b_DI[6] => Mult0.IN41
Mant_b_DI[7] => Mult0.IN40
Mant_b_DI[8] => Mult0.IN39
Mant_b_DI[9] => Mult0.IN38
Mant_b_DI[10] => Mult0.IN37
Mant_b_DI[11] => Mult0.IN36
Mant_b_DI[12] => Mult0.IN35
Mant_b_DI[13] => Mult0.IN34
Mant_b_DI[14] => Mult0.IN33
Mant_b_DI[15] => Mult0.IN32
Mant_b_DI[16] => Mult0.IN31
Mant_b_DI[17] => Mult0.IN30
Mant_b_DI[18] => Mult0.IN29
Mant_b_DI[19] => Mult0.IN28
Mant_b_DI[20] => Mult0.IN27
Mant_b_DI[21] => Mult0.IN26
Mant_b_DI[22] => Mult0.IN25
Mant_b_DI[23] => Mult0.IN24
Sign_prenorm_DO <= Sign_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[32] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[33] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[34] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[35] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[36] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[37] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[38] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[39] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[40] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[41] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[42] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[43] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[44] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[45] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[46] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[47] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|fpu:inst7|fpu_itof:int2fp
Operand_a_DI[0] => Mant_prenorm_D.DATAA
Operand_a_DI[0] => Add0.IN64
Operand_a_DI[1] => Mant_prenorm_D.DATAA
Operand_a_DI[1] => Add0.IN63
Operand_a_DI[2] => Mant_prenorm_D.DATAA
Operand_a_DI[2] => Add0.IN62
Operand_a_DI[3] => Mant_prenorm_D.DATAA
Operand_a_DI[3] => Add0.IN61
Operand_a_DI[4] => Mant_prenorm_D.DATAA
Operand_a_DI[4] => Add0.IN60
Operand_a_DI[5] => Mant_prenorm_D.DATAA
Operand_a_DI[5] => Add0.IN59
Operand_a_DI[6] => Mant_prenorm_D.DATAA
Operand_a_DI[6] => Add0.IN58
Operand_a_DI[7] => Mant_prenorm_D.DATAA
Operand_a_DI[7] => Add0.IN57
Operand_a_DI[8] => Mant_prenorm_D.DATAA
Operand_a_DI[8] => Add0.IN56
Operand_a_DI[9] => Mant_prenorm_D.DATAA
Operand_a_DI[9] => Add0.IN55
Operand_a_DI[10] => Mant_prenorm_D.DATAA
Operand_a_DI[10] => Add0.IN54
Operand_a_DI[11] => Mant_prenorm_D.DATAA
Operand_a_DI[11] => Add0.IN53
Operand_a_DI[12] => Mant_prenorm_D.DATAA
Operand_a_DI[12] => Add0.IN52
Operand_a_DI[13] => Mant_prenorm_D.DATAA
Operand_a_DI[13] => Add0.IN51
Operand_a_DI[14] => Mant_prenorm_D.DATAA
Operand_a_DI[14] => Add0.IN50
Operand_a_DI[15] => Mant_prenorm_D.DATAA
Operand_a_DI[15] => Add0.IN49
Operand_a_DI[16] => Mant_prenorm_D.DATAA
Operand_a_DI[16] => Add0.IN48
Operand_a_DI[17] => Mant_prenorm_D.DATAA
Operand_a_DI[17] => Add0.IN47
Operand_a_DI[18] => Mant_prenorm_D.DATAA
Operand_a_DI[18] => Add0.IN46
Operand_a_DI[19] => Mant_prenorm_D.DATAA
Operand_a_DI[19] => Add0.IN45
Operand_a_DI[20] => Mant_prenorm_D.DATAA
Operand_a_DI[20] => Add0.IN44
Operand_a_DI[21] => Mant_prenorm_D.DATAA
Operand_a_DI[21] => Add0.IN43
Operand_a_DI[22] => Mant_prenorm_D.DATAA
Operand_a_DI[22] => Add0.IN42
Operand_a_DI[23] => Mant_prenorm_D.DATAA
Operand_a_DI[23] => Add0.IN41
Operand_a_DI[24] => Mant_prenorm_D.DATAA
Operand_a_DI[24] => Add0.IN40
Operand_a_DI[25] => Mant_prenorm_D.DATAA
Operand_a_DI[25] => Add0.IN39
Operand_a_DI[26] => Mant_prenorm_D.DATAA
Operand_a_DI[26] => Add0.IN38
Operand_a_DI[27] => Mant_prenorm_D.DATAA
Operand_a_DI[27] => Add0.IN37
Operand_a_DI[28] => Mant_prenorm_D.DATAA
Operand_a_DI[28] => Add0.IN36
Operand_a_DI[29] => Mant_prenorm_D.DATAA
Operand_a_DI[29] => Add0.IN35
Operand_a_DI[30] => Mant_prenorm_D.DATAA
Operand_a_DI[30] => Add0.IN34
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Mant_prenorm_D.OUTPUTSELECT
Operand_a_DI[31] => Sign_prenorm_DO.DATAIN
Operand_a_DI[31] => Add0.IN33
Sign_prenorm_DO <= Operand_a_DI[31].DB_MAX_OUTPUT_PORT_TYPE
Exp_prenorm_DO[0] <= <VCC>
Exp_prenorm_DO[1] <= <GND>
Exp_prenorm_DO[2] <= <VCC>
Exp_prenorm_DO[3] <= <VCC>
Exp_prenorm_DO[4] <= <VCC>
Exp_prenorm_DO[5] <= <GND>
Exp_prenorm_DO[6] <= <GND>
Exp_prenorm_DO[7] <= <VCC>
Exp_prenorm_DO[8] <= <GND>
Exp_prenorm_DO[9] <= <GND>
Mant_prenorm_DO[0] <= <GND>
Mant_prenorm_DO[1] <= <GND>
Mant_prenorm_DO[2] <= <GND>
Mant_prenorm_DO[3] <= <GND>
Mant_prenorm_DO[4] <= <GND>
Mant_prenorm_DO[5] <= <GND>
Mant_prenorm_DO[6] <= <GND>
Mant_prenorm_DO[7] <= <GND>
Mant_prenorm_DO[8] <= <GND>
Mant_prenorm_DO[9] <= <GND>
Mant_prenorm_DO[10] <= <GND>
Mant_prenorm_DO[11] <= <GND>
Mant_prenorm_DO[12] <= <GND>
Mant_prenorm_DO[13] <= <GND>
Mant_prenorm_DO[14] <= <GND>
Mant_prenorm_DO[15] <= <GND>
Mant_prenorm_DO[16] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[17] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[18] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[19] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[20] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[21] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[22] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[23] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[24] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[25] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[26] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[27] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[28] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[29] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[30] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[31] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[32] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[33] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[34] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[35] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[36] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[37] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[38] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[39] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[40] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[41] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[42] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[43] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[44] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[45] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[46] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE
Mant_prenorm_DO[47] <= Mant_prenorm_D.DB_MAX_OUTPUT_PORT_TYPE


|top|fpu:inst7|fpu_ftoi:fp2int
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.OUTPUTSELECT
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Sign_a_DI => Result_D.DATAB
Exp_a_DI[0] => Add0.IN16
Exp_a_DI[0] => WideNor1.IN0
Exp_a_DI[0] => WideAnd0.IN0
Exp_a_DI[1] => Add0.IN15
Exp_a_DI[1] => WideNor1.IN1
Exp_a_DI[1] => WideAnd0.IN1
Exp_a_DI[2] => Add0.IN14
Exp_a_DI[2] => WideNor1.IN2
Exp_a_DI[2] => WideAnd0.IN2
Exp_a_DI[3] => Add0.IN13
Exp_a_DI[3] => WideNor1.IN3
Exp_a_DI[3] => WideAnd0.IN3
Exp_a_DI[4] => Add0.IN12
Exp_a_DI[4] => WideNor1.IN4
Exp_a_DI[4] => WideAnd0.IN4
Exp_a_DI[5] => Add0.IN11
Exp_a_DI[5] => WideNor1.IN5
Exp_a_DI[5] => WideAnd0.IN5
Exp_a_DI[6] => Add0.IN10
Exp_a_DI[6] => WideNor1.IN6
Exp_a_DI[6] => WideAnd0.IN6
Exp_a_DI[7] => Add0.IN9
Exp_a_DI[7] => WideNor1.IN7
Exp_a_DI[7] => WideAnd0.IN7
Mant_a_DI[0] => ShiftLeft0.IN54
Mant_a_DI[0] => WideNor1.IN8
Mant_a_DI[0] => WideOr1.IN0
Mant_a_DI[1] => ShiftLeft0.IN53
Mant_a_DI[1] => WideNor1.IN9
Mant_a_DI[1] => WideOr1.IN1
Mant_a_DI[2] => ShiftLeft0.IN52
Mant_a_DI[2] => WideNor1.IN10
Mant_a_DI[2] => WideOr1.IN2
Mant_a_DI[3] => ShiftLeft0.IN51
Mant_a_DI[3] => WideNor1.IN11
Mant_a_DI[3] => WideOr1.IN3
Mant_a_DI[4] => ShiftLeft0.IN50
Mant_a_DI[4] => WideNor1.IN12
Mant_a_DI[4] => WideOr1.IN4
Mant_a_DI[5] => ShiftLeft0.IN49
Mant_a_DI[5] => WideNor1.IN13
Mant_a_DI[5] => WideOr1.IN5
Mant_a_DI[6] => ShiftLeft0.IN48
Mant_a_DI[6] => WideNor1.IN14
Mant_a_DI[6] => WideOr1.IN6
Mant_a_DI[7] => ShiftLeft0.IN47
Mant_a_DI[7] => WideNor1.IN15
Mant_a_DI[7] => WideOr1.IN7
Mant_a_DI[8] => ShiftLeft0.IN46
Mant_a_DI[8] => WideNor1.IN16
Mant_a_DI[8] => WideOr1.IN8
Mant_a_DI[9] => ShiftLeft0.IN45
Mant_a_DI[9] => WideNor1.IN17
Mant_a_DI[9] => WideOr1.IN9
Mant_a_DI[10] => ShiftLeft0.IN44
Mant_a_DI[10] => WideNor1.IN18
Mant_a_DI[10] => WideOr1.IN10
Mant_a_DI[11] => ShiftLeft0.IN43
Mant_a_DI[11] => WideNor1.IN19
Mant_a_DI[11] => WideOr1.IN11
Mant_a_DI[12] => ShiftLeft0.IN42
Mant_a_DI[12] => WideNor1.IN20
Mant_a_DI[12] => WideOr1.IN12
Mant_a_DI[13] => ShiftLeft0.IN41
Mant_a_DI[13] => WideNor1.IN21
Mant_a_DI[13] => WideOr1.IN13
Mant_a_DI[14] => ShiftLeft0.IN40
Mant_a_DI[14] => WideNor1.IN22
Mant_a_DI[14] => WideOr1.IN14
Mant_a_DI[15] => ShiftLeft0.IN39
Mant_a_DI[15] => WideNor1.IN23
Mant_a_DI[15] => WideOr1.IN15
Mant_a_DI[16] => ShiftLeft0.IN38
Mant_a_DI[16] => WideNor1.IN24
Mant_a_DI[16] => WideOr1.IN16
Mant_a_DI[17] => ShiftLeft0.IN37
Mant_a_DI[17] => WideNor1.IN25
Mant_a_DI[17] => WideOr1.IN17
Mant_a_DI[18] => ShiftLeft0.IN36
Mant_a_DI[18] => WideNor1.IN26
Mant_a_DI[18] => WideOr1.IN18
Mant_a_DI[19] => ShiftLeft0.IN35
Mant_a_DI[19] => WideNor1.IN27
Mant_a_DI[19] => WideOr1.IN19
Mant_a_DI[20] => ShiftLeft0.IN34
Mant_a_DI[20] => WideNor1.IN28
Mant_a_DI[20] => WideOr1.IN20
Mant_a_DI[21] => ShiftLeft0.IN33
Mant_a_DI[21] => WideNor1.IN29
Mant_a_DI[21] => WideOr1.IN21
Mant_a_DI[22] => ShiftLeft0.IN32
Mant_a_DI[22] => WideNor1.IN30
Mant_a_DI[22] => WideOr1.IN22
Mant_a_DI[23] => ShiftLeft0.IN31
Mant_a_DI[23] => WideNor1.IN31
Mant_a_DI[23] => WideOr1.IN23
Result_DO[0] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[1] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[2] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[3] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[4] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[5] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[6] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[7] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[8] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[9] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[10] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[11] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[12] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[13] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[14] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[15] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[16] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[17] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[18] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[19] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[20] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[21] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[22] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[23] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[24] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[25] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[26] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[27] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[28] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[29] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[30] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
Result_DO[31] <= Result_D.DB_MAX_OUTPUT_PORT_TYPE
OF_SO <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
UF_SO <= <GND>
Zero_SO <= Zero_SO.DB_MAX_OUTPUT_PORT_TYPE
IX_SO <= IX_SO.DB_MAX_OUTPUT_PORT_TYPE
IV_SO <= IV_SO.DB_MAX_OUTPUT_PORT_TYPE
Inf_SO <= <GND>


|top|fpu:inst7|fpu_norm:normalizer
Mant_in_DI[0] => Mant_in_DI[0].IN1
Mant_in_DI[1] => Mant_in_DI[1].IN1
Mant_in_DI[2] => Mant_in_DI[2].IN1
Mant_in_DI[3] => Mant_in_DI[3].IN1
Mant_in_DI[4] => Mant_in_DI[4].IN1
Mant_in_DI[5] => Mant_in_DI[5].IN1
Mant_in_DI[6] => Mant_in_DI[6].IN1
Mant_in_DI[7] => Mant_in_DI[7].IN1
Mant_in_DI[8] => Mant_in_DI[8].IN1
Mant_in_DI[9] => Mant_in_DI[9].IN1
Mant_in_DI[10] => Mant_in_DI[10].IN1
Mant_in_DI[11] => Mant_in_DI[11].IN1
Mant_in_DI[12] => Mant_in_DI[12].IN1
Mant_in_DI[13] => Mant_in_DI[13].IN1
Mant_in_DI[14] => Mant_in_DI[14].IN1
Mant_in_DI[15] => Mant_in_DI[15].IN1
Mant_in_DI[16] => Mant_in_DI[16].IN1
Mant_in_DI[17] => Mant_in_DI[17].IN1
Mant_in_DI[18] => Mant_in_DI[18].IN1
Mant_in_DI[19] => Mant_in_DI[19].IN1
Mant_in_DI[20] => Mant_in_DI[20].IN1
Mant_in_DI[21] => Mant_in_DI[21].IN1
Mant_in_DI[22] => Mant_in_DI[22].IN1
Mant_in_DI[23] => Mant_in_DI[23].IN1
Mant_in_DI[24] => Mant_in_DI[24].IN1
Mant_in_DI[25] => Mant_in_DI[25].IN1
Mant_in_DI[26] => Mant_in_DI[26].IN1
Mant_in_DI[27] => Mant_in_DI[27].IN1
Mant_in_DI[28] => Mant_in_DI[28].IN1
Mant_in_DI[29] => Mant_in_DI[29].IN1
Mant_in_DI[30] => Mant_in_DI[30].IN1
Mant_in_DI[31] => Mant_in_DI[31].IN1
Mant_in_DI[32] => Mant_in_DI[32].IN1
Mant_in_DI[33] => Mant_in_DI[33].IN1
Mant_in_DI[34] => Mant_in_DI[34].IN1
Mant_in_DI[35] => Mant_in_DI[35].IN1
Mant_in_DI[36] => Mant_in_DI[36].IN1
Mant_in_DI[37] => Mant_in_DI[37].IN1
Mant_in_DI[38] => Mant_in_DI[38].IN1
Mant_in_DI[39] => Mant_in_DI[39].IN1
Mant_in_DI[40] => Mant_in_DI[40].IN1
Mant_in_DI[41] => Mant_in_DI[41].IN1
Mant_in_DI[42] => Mant_in_DI[42].IN1
Mant_in_DI[43] => Mant_in_DI[43].IN1
Mant_in_DI[44] => Mant_in_DI[44].IN1
Mant_in_DI[45] => Mant_in_DI[45].IN1
Mant_in_DI[46] => Mant_in_DI[46].IN1
Mant_in_DI[47] => Mant_in_DI[47].IN1
Exp_in_DI[0] => LessThan0.IN10
Exp_in_DI[0] => Add0.IN19
Exp_in_DI[0] => Add2.IN20
Exp_in_DI[0] => Equal0.IN9
Exp_in_DI[1] => LessThan0.IN9
Exp_in_DI[1] => Add0.IN18
Exp_in_DI[1] => Add2.IN19
Exp_in_DI[1] => Equal0.IN8
Exp_in_DI[2] => LessThan0.IN8
Exp_in_DI[2] => Add0.IN17
Exp_in_DI[2] => Add2.IN18
Exp_in_DI[2] => Equal0.IN7
Exp_in_DI[3] => LessThan0.IN7
Exp_in_DI[3] => Add0.IN16
Exp_in_DI[3] => Add2.IN17
Exp_in_DI[3] => Equal0.IN6
Exp_in_DI[4] => LessThan0.IN6
Exp_in_DI[4] => Add0.IN15
Exp_in_DI[4] => Add2.IN16
Exp_in_DI[4] => Equal0.IN5
Exp_in_DI[5] => LessThan0.IN5
Exp_in_DI[5] => Add0.IN14
Exp_in_DI[5] => Add2.IN15
Exp_in_DI[5] => Equal0.IN4
Exp_in_DI[6] => LessThan0.IN4
Exp_in_DI[6] => Add0.IN13
Exp_in_DI[6] => Add2.IN14
Exp_in_DI[6] => Equal0.IN3
Exp_in_DI[7] => LessThan0.IN3
Exp_in_DI[7] => Add0.IN12
Exp_in_DI[7] => Add2.IN13
Exp_in_DI[7] => Equal0.IN2
Exp_in_DI[8] => LessThan0.IN2
Exp_in_DI[8] => Add0.IN11
Exp_in_DI[8] => Add2.IN12
Exp_in_DI[8] => Equal0.IN1
Exp_in_DI[9] => LessThan0.IN1
Exp_in_DI[9] => Add0.IN10
Exp_in_DI[9] => Add2.IN11
Exp_in_DI[9] => Equal0.IN0
Sign_in_DI => Mant_roundUp_S.IN1
Sign_in_DI => Mant_roundUp_S.IN1
RM_SI[0] => Mux0.IN10
RM_SI[1] => Mux0.IN9
RM_SI[2] => Mux0.IN8
OP_SI[0] => Equal1.IN6
OP_SI[0] => Equal2.IN6
OP_SI[0] => Equal3.IN6
OP_SI[1] => Equal1.IN5
OP_SI[1] => Equal2.IN5
OP_SI[1] => Equal3.IN5
OP_SI[2] => Equal1.IN4
OP_SI[2] => Equal2.IN4
OP_SI[2] => Equal3.IN0
OP_SI[3] => Equal1.IN0
OP_SI[3] => Equal2.IN3
OP_SI[3] => Equal3.IN4
OP_SI[4] => Equal1.IN3
OP_SI[4] => Equal2.IN2
OP_SI[4] => Equal3.IN3
OP_SI[5] => Equal1.IN2
OP_SI[5] => Equal2.IN1
OP_SI[5] => Equal3.IN2
OP_SI[6] => Equal1.IN1
OP_SI[6] => Equal2.IN0
OP_SI[6] => Equal3.IN1
Mant_res_DO[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Mant_res_DO[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Exp_res_DO[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Exp_res_DO[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Exp_res_DO[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Exp_res_DO[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Exp_res_DO[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Exp_res_DO[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Exp_res_DO[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Exp_res_DO[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Rounded_SO <= Mant_rounded_S.DB_MAX_OUTPUT_PORT_TYPE
Exp_OF_SO <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
Exp_UF_SO <= Exp_UF_SO.DB_MAX_OUTPUT_PORT_TYPE


|top|fpu:inst7|fpu_norm:normalizer|fpu_ff:LOD
in_i[0] => sel_nodes[54].IN0
in_i[1] => sel_nodes[54].IN1
in_i[1] => index_nodes[26][0].DATAA
in_i[2] => sel_nodes[53].IN0
in_i[3] => sel_nodes[53].IN1
in_i[3] => index_nodes[26][0].DATAB
in_i[4] => sel_nodes[52].IN0
in_i[5] => sel_nodes[52].IN1
in_i[5] => index_nodes[25][0].DATAA
in_i[6] => sel_nodes[51].IN0
in_i[7] => sel_nodes[51].IN1
in_i[7] => index_nodes[25][0].DATAB
in_i[8] => sel_nodes[50].IN0
in_i[9] => sel_nodes[50].IN1
in_i[9] => index_nodes[24][0].DATAA
in_i[10] => sel_nodes[49].IN0
in_i[11] => sel_nodes[49].IN1
in_i[11] => index_nodes[24][0].DATAB
in_i[12] => sel_nodes[48].IN0
in_i[13] => sel_nodes[48].IN1
in_i[13] => index_nodes[23][0].DATAA
in_i[14] => sel_nodes[47].IN0
in_i[15] => sel_nodes[47].IN1
in_i[15] => index_nodes[23][0].DATAB
in_i[16] => sel_nodes[46].IN0
in_i[17] => sel_nodes[46].IN1
in_i[17] => index_nodes[22][0].DATAA
in_i[18] => sel_nodes[45].IN0
in_i[19] => sel_nodes[45].IN1
in_i[19] => index_nodes[22][0].DATAB
in_i[20] => sel_nodes[44].IN0
in_i[21] => sel_nodes[44].IN1
in_i[21] => index_nodes[21][0].DATAA
in_i[22] => sel_nodes[43].IN0
in_i[23] => sel_nodes[43].IN1
in_i[23] => index_nodes[21][0].DATAB
in_i[24] => sel_nodes[42].IN0
in_i[25] => sel_nodes[42].IN1
in_i[25] => index_nodes[20][0].DATAA
in_i[26] => sel_nodes[41].IN0
in_i[27] => sel_nodes[41].IN1
in_i[27] => index_nodes[20][0].DATAB
in_i[28] => sel_nodes[40].IN0
in_i[29] => sel_nodes[40].IN1
in_i[29] => index_nodes[19][0].DATAA
in_i[30] => sel_nodes[39].IN0
in_i[31] => sel_nodes[39].IN1
in_i[31] => index_nodes[19][0].DATAB
in_i[32] => sel_nodes[38].IN0
in_i[33] => sel_nodes[38].IN1
in_i[33] => index_nodes[18][0].DATAA
in_i[34] => sel_nodes[37].IN0
in_i[35] => sel_nodes[37].IN1
in_i[35] => index_nodes[18][0].DATAB
in_i[36] => sel_nodes[36].IN0
in_i[37] => sel_nodes[36].IN1
in_i[37] => index_nodes[17][0].DATAA
in_i[38] => sel_nodes[35].IN0
in_i[39] => sel_nodes[35].IN1
in_i[39] => index_nodes[17][0].DATAB
in_i[40] => sel_nodes[34].IN0
in_i[41] => sel_nodes[34].IN1
in_i[41] => index_nodes[16][0].DATAA
in_i[42] => sel_nodes[33].IN0
in_i[43] => sel_nodes[33].IN1
in_i[43] => index_nodes[16][0].DATAB
in_i[44] => sel_nodes[32].IN0
in_i[45] => sel_nodes[32].IN1
in_i[45] => index_nodes[15][0].DATAA
in_i[46] => sel_nodes[31].IN0
in_i[47] => sel_nodes[31].IN1
in_i[47] => index_nodes[15][0].DATAB
first_one_o[0] <= index_nodes.DB_MAX_OUTPUT_PORT_TYPE
first_one_o[1] <= index_nodes.DB_MAX_OUTPUT_PORT_TYPE
first_one_o[2] <= index_nodes.DB_MAX_OUTPUT_PORT_TYPE
first_one_o[3] <= index_nodes.DB_MAX_OUTPUT_PORT_TYPE
first_one_o[4] <= index_nodes.DB_MAX_OUTPUT_PORT_TYPE
first_one_o[5] <= index_nodes.DB_MAX_OUTPUT_PORT_TYPE
no_ones_o <= sel_nodes[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fpu:inst7|fpu_exc:except
Mant_a_DI[0] => Equal1.IN23
Mant_a_DI[0] => Equal5.IN22
Mant_a_DI[1] => Equal1.IN22
Mant_a_DI[1] => Equal5.IN21
Mant_a_DI[2] => Equal1.IN21
Mant_a_DI[2] => Equal5.IN20
Mant_a_DI[3] => Equal1.IN20
Mant_a_DI[3] => Equal5.IN19
Mant_a_DI[4] => Equal1.IN19
Mant_a_DI[4] => Equal5.IN18
Mant_a_DI[5] => Equal1.IN18
Mant_a_DI[5] => Equal5.IN17
Mant_a_DI[6] => Equal1.IN17
Mant_a_DI[6] => Equal5.IN16
Mant_a_DI[7] => Equal1.IN16
Mant_a_DI[7] => Equal5.IN15
Mant_a_DI[8] => Equal1.IN15
Mant_a_DI[8] => Equal5.IN14
Mant_a_DI[9] => Equal1.IN14
Mant_a_DI[9] => Equal5.IN13
Mant_a_DI[10] => Equal1.IN13
Mant_a_DI[10] => Equal5.IN12
Mant_a_DI[11] => Equal1.IN12
Mant_a_DI[11] => Equal5.IN11
Mant_a_DI[12] => Equal1.IN11
Mant_a_DI[12] => Equal5.IN10
Mant_a_DI[13] => Equal1.IN10
Mant_a_DI[13] => Equal5.IN9
Mant_a_DI[14] => Equal1.IN9
Mant_a_DI[14] => Equal5.IN8
Mant_a_DI[15] => Equal1.IN8
Mant_a_DI[15] => Equal5.IN7
Mant_a_DI[16] => Equal1.IN7
Mant_a_DI[16] => Equal5.IN6
Mant_a_DI[17] => Equal1.IN6
Mant_a_DI[17] => Equal5.IN5
Mant_a_DI[18] => Equal1.IN5
Mant_a_DI[18] => Equal5.IN4
Mant_a_DI[19] => Equal1.IN4
Mant_a_DI[19] => Equal5.IN3
Mant_a_DI[20] => Equal1.IN3
Mant_a_DI[20] => Equal5.IN2
Mant_a_DI[21] => Equal1.IN2
Mant_a_DI[21] => Equal5.IN1
Mant_a_DI[22] => Equal1.IN1
Mant_a_DI[22] => Equal5.IN0
Mant_a_DI[23] => Equal1.IN0
Mant_b_DI[0] => Equal3.IN23
Mant_b_DI[0] => Equal7.IN22
Mant_b_DI[1] => Equal3.IN22
Mant_b_DI[1] => Equal7.IN21
Mant_b_DI[2] => Equal3.IN21
Mant_b_DI[2] => Equal7.IN20
Mant_b_DI[3] => Equal3.IN20
Mant_b_DI[3] => Equal7.IN19
Mant_b_DI[4] => Equal3.IN19
Mant_b_DI[4] => Equal7.IN18
Mant_b_DI[5] => Equal3.IN18
Mant_b_DI[5] => Equal7.IN17
Mant_b_DI[6] => Equal3.IN17
Mant_b_DI[6] => Equal7.IN16
Mant_b_DI[7] => Equal3.IN16
Mant_b_DI[7] => Equal7.IN15
Mant_b_DI[8] => Equal3.IN15
Mant_b_DI[8] => Equal7.IN14
Mant_b_DI[9] => Equal3.IN14
Mant_b_DI[9] => Equal7.IN13
Mant_b_DI[10] => Equal3.IN13
Mant_b_DI[10] => Equal7.IN12
Mant_b_DI[11] => Equal3.IN12
Mant_b_DI[11] => Equal7.IN11
Mant_b_DI[12] => Equal3.IN11
Mant_b_DI[12] => Equal7.IN10
Mant_b_DI[13] => Equal3.IN10
Mant_b_DI[13] => Equal7.IN9
Mant_b_DI[14] => Equal3.IN9
Mant_b_DI[14] => Equal7.IN8
Mant_b_DI[15] => Equal3.IN8
Mant_b_DI[15] => Equal7.IN7
Mant_b_DI[16] => Equal3.IN7
Mant_b_DI[16] => Equal7.IN6
Mant_b_DI[17] => Equal3.IN6
Mant_b_DI[17] => Equal7.IN5
Mant_b_DI[18] => Equal3.IN5
Mant_b_DI[18] => Equal7.IN4
Mant_b_DI[19] => Equal3.IN4
Mant_b_DI[19] => Equal7.IN3
Mant_b_DI[20] => Equal3.IN3
Mant_b_DI[20] => Equal7.IN2
Mant_b_DI[21] => Equal3.IN2
Mant_b_DI[21] => Equal7.IN1
Mant_b_DI[22] => Equal3.IN1
Mant_b_DI[22] => Equal7.IN0
Mant_b_DI[23] => Equal3.IN0
Exp_a_DI[0] => Equal0.IN7
Exp_a_DI[0] => Equal4.IN7
Exp_a_DI[1] => Equal0.IN6
Exp_a_DI[1] => Equal4.IN6
Exp_a_DI[2] => Equal0.IN5
Exp_a_DI[2] => Equal4.IN5
Exp_a_DI[3] => Equal0.IN4
Exp_a_DI[3] => Equal4.IN4
Exp_a_DI[4] => Equal0.IN3
Exp_a_DI[4] => Equal4.IN3
Exp_a_DI[5] => Equal0.IN2
Exp_a_DI[5] => Equal4.IN2
Exp_a_DI[6] => Equal0.IN1
Exp_a_DI[6] => Equal4.IN1
Exp_a_DI[7] => Equal0.IN0
Exp_a_DI[7] => Equal4.IN0
Exp_b_DI[0] => Equal2.IN7
Exp_b_DI[0] => Equal6.IN7
Exp_b_DI[1] => Equal2.IN6
Exp_b_DI[1] => Equal6.IN6
Exp_b_DI[2] => Equal2.IN5
Exp_b_DI[2] => Equal6.IN5
Exp_b_DI[3] => Equal2.IN4
Exp_b_DI[3] => Equal6.IN4
Exp_b_DI[4] => Equal2.IN3
Exp_b_DI[4] => Equal6.IN3
Exp_b_DI[5] => Equal2.IN2
Exp_b_DI[5] => Equal6.IN2
Exp_b_DI[6] => Equal2.IN1
Exp_b_DI[6] => Equal6.IN1
Exp_b_DI[7] => Equal2.IN0
Exp_b_DI[7] => Equal6.IN0
Sign_a_DI => always0.IN0
Sign_a_DI => Exp_toZero_SO.IN1
Sign_b_DI => always0.IN1
Mant_norm_DI[0] => Equal8.IN23
Mant_norm_DI[1] => Equal8.IN22
Mant_norm_DI[2] => Equal8.IN21
Mant_norm_DI[3] => Equal8.IN20
Mant_norm_DI[4] => Equal8.IN19
Mant_norm_DI[5] => Equal8.IN18
Mant_norm_DI[6] => Equal8.IN17
Mant_norm_DI[7] => Equal8.IN16
Mant_norm_DI[8] => Equal8.IN15
Mant_norm_DI[9] => Equal8.IN14
Mant_norm_DI[10] => Equal8.IN13
Mant_norm_DI[11] => Equal8.IN12
Mant_norm_DI[12] => Equal8.IN11
Mant_norm_DI[13] => Equal8.IN10
Mant_norm_DI[14] => Equal8.IN9
Mant_norm_DI[15] => Equal8.IN8
Mant_norm_DI[16] => Equal8.IN7
Mant_norm_DI[17] => Equal8.IN6
Mant_norm_DI[18] => Equal8.IN5
Mant_norm_DI[19] => Equal8.IN4
Mant_norm_DI[20] => Equal8.IN3
Mant_norm_DI[21] => Equal8.IN2
Mant_norm_DI[22] => Equal8.IN1
Mant_norm_DI[23] => Equal8.IN0
Exp_res_DI[0] => ~NO_FANOUT~
Exp_res_DI[1] => ~NO_FANOUT~
Exp_res_DI[2] => ~NO_FANOUT~
Exp_res_DI[3] => ~NO_FANOUT~
Exp_res_DI[4] => ~NO_FANOUT~
Exp_res_DI[5] => ~NO_FANOUT~
Exp_res_DI[6] => ~NO_FANOUT~
Exp_res_DI[7] => ~NO_FANOUT~
Op_SI[0] => Decoder0.IN6
Op_SI[0] => Equal9.IN6
Op_SI[0] => Equal10.IN6
Op_SI[1] => Decoder0.IN5
Op_SI[1] => Equal9.IN5
Op_SI[1] => Equal10.IN5
Op_SI[2] => Decoder0.IN4
Op_SI[2] => Equal9.IN4
Op_SI[2] => Equal10.IN4
Op_SI[3] => Decoder0.IN3
Op_SI[3] => Equal9.IN2
Op_SI[3] => Equal10.IN3
Op_SI[4] => Decoder0.IN2
Op_SI[4] => Equal9.IN3
Op_SI[4] => Equal10.IN2
Op_SI[5] => Decoder0.IN1
Op_SI[5] => Equal9.IN1
Op_SI[5] => Equal10.IN1
Op_SI[6] => Decoder0.IN0
Op_SI[6] => Equal9.IN0
Op_SI[6] => Equal10.IN0
Mant_rounded_SI => UF_SO.IN0
Mant_rounded_SI => IX_SO.IN1
Exp_OF_SI => OF_SO.IN1
Exp_UF_SI => UF_SO.IN1
Exp_UF_SI => Exp_toZero_SO.IN1
OF_SI => OF_SO.DATAB
UF_SI => UF_SO.DATAB
Zero_SI => Zero_SO.DATAB
IX_SI => IX_SO.DATAB
IV_SI => Selector0.IN7
Inf_SI => Inf_SO.DATAB
Exp_toZero_SO <= Exp_toZero_SO.DB_MAX_OUTPUT_PORT_TYPE
Exp_toInf_SO <= Exp_toInf_SO.DB_MAX_OUTPUT_PORT_TYPE
Mant_toZero_SO <= Inf_SO.DB_MAX_OUTPUT_PORT_TYPE
OF_SO <= OF_SO.DB_MAX_OUTPUT_PORT_TYPE
UF_SO <= UF_SO.DB_MAX_OUTPUT_PORT_TYPE
Zero_SO <= Zero_SO.DB_MAX_OUTPUT_PORT_TYPE
IX_SO <= IX_SO.DB_MAX_OUTPUT_PORT_TYPE
IV_SO <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
Inf_SO <= Inf_SO.DB_MAX_OUTPUT_PORT_TYPE


|top|cons:inst
cero[0] <= <GND>
cero[1] <= <GND>
cero[2] <= <GND>
cero[3] <= <GND>
cero[4] <= <GND>
cero[5] <= <GND>
cero[6] <= <GND>
cero[7] <= <GND>
cero[8] <= <GND>
cero[9] <= <GND>
cero[10] <= <GND>
cero[11] <= <GND>
cero[12] <= <GND>
cero[13] <= <GND>
cero[14] <= <GND>
cero[15] <= <GND>
cero[16] <= <GND>
cero[17] <= <GND>
cero[18] <= <GND>
cero[19] <= <GND>
cero[20] <= <GND>
cero[21] <= <GND>
cero[22] <= <GND>
cero[23] <= <GND>
cero[24] <= <GND>
cero[25] <= <GND>
cero[26] <= <GND>
cero[27] <= <GND>
cero[28] <= <GND>
cero[29] <= <GND>
cero[30] <= <GND>
cero[31] <= <GND>
cuatro[0] <= <GND>
cuatro[1] <= <GND>
cuatro[2] <= <VCC>
cuatro[3] <= <GND>
cuatro[4] <= <GND>
cuatro[5] <= <GND>
cuatro[6] <= <GND>
cuatro[7] <= <GND>
cuatro[8] <= <GND>
cuatro[9] <= <GND>
cuatro[10] <= <GND>
cuatro[11] <= <GND>
cuatro[12] <= <GND>
cuatro[13] <= <GND>
cuatro[14] <= <GND>
cuatro[15] <= <GND>
cuatro[16] <= <GND>
cuatro[17] <= <GND>
cuatro[18] <= <GND>
cuatro[19] <= <GND>
cuatro[20] <= <GND>
cuatro[21] <= <GND>
cuatro[22] <= <GND>
cuatro[23] <= <GND>
cuatro[24] <= <GND>
cuatro[25] <= <GND>
cuatro[26] <= <GND>
cuatro[27] <= <GND>
cuatro[28] <= <GND>
cuatro[29] <= <GND>
cuatro[30] <= <GND>
cuatro[31] <= <GND>
menos_cuatro[0] <= <GND>
menos_cuatro[1] <= <GND>
menos_cuatro[2] <= <VCC>
menos_cuatro[3] <= <VCC>
menos_cuatro[4] <= <VCC>
menos_cuatro[5] <= <VCC>
menos_cuatro[6] <= <VCC>
menos_cuatro[7] <= <VCC>
menos_cuatro[8] <= <VCC>
menos_cuatro[9] <= <VCC>
menos_cuatro[10] <= <VCC>
menos_cuatro[11] <= <VCC>
menos_cuatro[12] <= <VCC>
menos_cuatro[13] <= <VCC>
menos_cuatro[14] <= <VCC>
menos_cuatro[15] <= <VCC>
menos_cuatro[16] <= <VCC>
menos_cuatro[17] <= <VCC>
menos_cuatro[18] <= <VCC>
menos_cuatro[19] <= <VCC>
menos_cuatro[20] <= <VCC>
menos_cuatro[21] <= <VCC>
menos_cuatro[22] <= <VCC>
menos_cuatro[23] <= <VCC>
menos_cuatro[24] <= <VCC>
menos_cuatro[25] <= <VCC>
menos_cuatro[26] <= <VCC>
menos_cuatro[27] <= <VCC>
menos_cuatro[28] <= <VCC>
menos_cuatro[29] <= <VCC>
menos_cuatro[30] <= <VCC>
menos_cuatro[31] <= <VCC>


|top|ctrl_DE:inst4
clk => limpiando.CLK
clk => FPUEnableE~reg0.CLK
clk => JmpE[0]~reg0.CLK
clk => JmpE[1]~reg0.CLK
clk => MemWriteE~reg0.CLK
clk => RegWriteE~reg0.CLK
clk => ResultSrcE[0]~reg0.CLK
clk => ResultSrcE[1]~reg0.CLK
clk => ALUSrcBE[0]~reg0.CLK
clk => ALUSrcBE[1]~reg0.CLK
clk => ALUSrcAE~reg0.CLK
clk => ALUControlE[0]~reg0.CLK
clk => ALUControlE[1]~reg0.CLK
clk => ALUControlE[2]~reg0.CLK
clk => ALUControlE[3]~reg0.CLK
clk => ALUControlE[4]~reg0.CLK
clk => Fun7E[0]~reg0.CLK
clk => Fun7E[1]~reg0.CLK
clk => Fun7E[2]~reg0.CLK
clk => Fun7E[3]~reg0.CLK
clk => Fun7E[4]~reg0.CLK
clk => Fun7E[5]~reg0.CLK
clk => Fun7E[6]~reg0.CLK
clk => Fun3E[0]~reg0.CLK
clk => Fun3E[1]~reg0.CLK
clk => Fun3E[2]~reg0.CLK
reset => always0.IN0
clear => always0.IN1
Fun3D[0] => Fun3E.DATAA
Fun3D[1] => Fun3E.DATAA
Fun3D[2] => Fun3E.DATAA
Fun7D[0] => Fun7E.DATAA
Fun7D[1] => Fun7E.DATAA
Fun7D[2] => Fun7E.DATAA
Fun7D[3] => Fun7E.DATAA
Fun7D[4] => Fun7E.DATAA
Fun7D[5] => Fun7E.DATAA
Fun7D[6] => Fun7E.DATAA
ALUControlD[0] => ALUControlE.DATAA
ALUControlD[1] => ALUControlE.DATAA
ALUControlD[2] => ALUControlE.DATAA
ALUControlD[3] => ALUControlE.DATAA
ALUControlD[4] => ALUControlE.DATAA
ALUSrcAD => ALUSrcAE.DATAA
ALUSrcBD[0] => ALUSrcBE.DATAA
ALUSrcBD[1] => ALUSrcBE.DATAA
ResultSrcD[0] => ResultSrcE.DATAA
ResultSrcD[1] => ResultSrcE.DATAA
RegWriteD => RegWriteE.DATAA
MemWriteD => MemWriteE.DATAA
JmpD[0] => JmpE.DATAA
JmpD[1] => JmpE.DATAA
FPUEnableD => FPUEnableE.DATAA
Fun3E[0] <= Fun3E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fun3E[1] <= Fun3E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fun3E[2] <= Fun3E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fun7E[0] <= Fun7E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fun7E[1] <= Fun7E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fun7E[2] <= Fun7E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fun7E[3] <= Fun7E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fun7E[4] <= Fun7E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fun7E[5] <= Fun7E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fun7E[6] <= Fun7E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[0] <= ALUControlE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[1] <= ALUControlE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[2] <= ALUControlE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[3] <= ALUControlE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[4] <= ALUControlE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcAE <= ALUSrcAE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcBE[0] <= ALUSrcBE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcBE[1] <= ALUSrcBE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcE[0] <= ResultSrcE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcE[1] <= ResultSrcE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteE <= RegWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteE <= MemWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
JmpE[0] <= JmpE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JmpE[1] <= JmpE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FPUEnableE <= FPUEnableE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|pipehazard:inst13
Rs1D[0] => Equal6.IN4
Rs1D[1] => Equal6.IN3
Rs1D[2] => Equal6.IN2
Rs1D[3] => Equal6.IN1
Rs1D[4] => Equal6.IN0
Rs2D[0] => Equal7.IN4
Rs2D[1] => Equal7.IN3
Rs2D[2] => Equal7.IN2
Rs2D[3] => Equal7.IN1
Rs2D[4] => Equal7.IN0
Rs1E[0] => Equal0.IN4
Rs1E[0] => Equal2.IN4
Rs1E[0] => Equal1.IN31
Rs1E[1] => Equal0.IN3
Rs1E[1] => Equal2.IN3
Rs1E[1] => Equal1.IN30
Rs1E[2] => Equal0.IN2
Rs1E[2] => Equal2.IN2
Rs1E[2] => Equal1.IN29
Rs1E[3] => Equal0.IN1
Rs1E[3] => Equal2.IN1
Rs1E[3] => Equal1.IN28
Rs1E[4] => Equal0.IN0
Rs1E[4] => Equal2.IN0
Rs1E[4] => Equal1.IN27
Rs2E[0] => Equal3.IN4
Rs2E[0] => Equal5.IN4
Rs2E[0] => Equal4.IN31
Rs2E[1] => Equal3.IN3
Rs2E[1] => Equal5.IN3
Rs2E[1] => Equal4.IN30
Rs2E[2] => Equal3.IN2
Rs2E[2] => Equal5.IN2
Rs2E[2] => Equal4.IN29
Rs2E[3] => Equal3.IN1
Rs2E[3] => Equal5.IN1
Rs2E[3] => Equal4.IN28
Rs2E[4] => Equal3.IN0
Rs2E[4] => Equal5.IN0
Rs2E[4] => Equal4.IN27
RdE[0] => Equal6.IN9
RdE[0] => Equal7.IN9
RdE[1] => Equal6.IN8
RdE[1] => Equal7.IN8
RdE[2] => Equal6.IN7
RdE[2] => Equal7.IN7
RdE[3] => Equal6.IN6
RdE[3] => Equal7.IN6
RdE[4] => Equal6.IN5
RdE[4] => Equal7.IN5
RdM[0] => Equal0.IN9
RdM[0] => Equal3.IN9
RdM[1] => Equal0.IN8
RdM[1] => Equal3.IN8
RdM[2] => Equal0.IN7
RdM[2] => Equal3.IN7
RdM[3] => Equal0.IN6
RdM[3] => Equal3.IN6
RdM[4] => Equal0.IN5
RdM[4] => Equal3.IN5
RdW[0] => Equal2.IN9
RdW[0] => Equal5.IN9
RdW[1] => Equal2.IN8
RdW[1] => Equal5.IN8
RdW[2] => Equal2.IN7
RdW[2] => Equal5.IN7
RdW[3] => Equal2.IN6
RdW[3] => Equal5.IN6
RdW[4] => Equal2.IN5
RdW[4] => Equal5.IN5
RegWriteM => always0.IN1
RegWriteM => always0.IN1
RegWriteW => always0.IN1
RegWriteW => always0.IN1
ResultSrcE0 => lwStall.IN1
PCJmpE => FlushE.IN1
PCJmpE => FlushD.DATAIN
FPUOkE => ~NO_FANOUT~
ForwardAE[0] <= ForwardAE.DB_MAX_OUTPUT_PORT_TYPE
ForwardAE[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ForwardBE[0] <= ForwardBE.DB_MAX_OUTPUT_PORT_TYPE
ForwardBE[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE
StallD <= lwStall.DB_MAX_OUTPUT_PORT_TYPE
StallF <= lwStall.DB_MAX_OUTPUT_PORT_TYPE
FlushD <= PCJmpE.DB_MAX_OUTPUT_PORT_TYPE
FlushE <= FlushE.DB_MAX_OUTPUT_PORT_TYPE


|top|ctrl_EM:inst5
clk => limpiando.CLK
clk => MemWriteM~reg0.CLK
clk => RegWriteM~reg0.CLK
clk => ResultSrcM[0]~reg0.CLK
clk => ResultSrcM[1]~reg0.CLK
reset => limpiando.PRESET
reset => MemWriteM~reg0.ACLR
reset => RegWriteM~reg0.ACLR
reset => ResultSrcM[0]~reg0.ACLR
reset => ResultSrcM[1]~reg0.ACLR
ResultSrcE[0] => ResultSrcM[0]~reg0.DATAIN
ResultSrcE[1] => ResultSrcM[1]~reg0.DATAIN
RegWriteE => RegWriteM~reg0.DATAIN
MemWriteE => MemWriteM~reg0.DATAIN
ResultSrcM[0] <= ResultSrcM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcM[1] <= ResultSrcM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteM <= RegWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteM <= MemWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ctrl_MW:inst6
clk => limpiando.CLK
clk => RegWriteW~reg0.CLK
clk => ResultSrcW[0]~reg0.CLK
clk => ResultSrcW[1]~reg0.CLK
reset => limpiando.PRESET
reset => RegWriteW~reg0.ACLR
reset => ResultSrcW[0]~reg0.ACLR
reset => ResultSrcW[1]~reg0.ACLR
ResultSrcM[0] => ResultSrcW[0]~reg0.DATAIN
ResultSrcM[1] => ResultSrcW[1]~reg0.DATAIN
RegWriteM => RegWriteW~reg0.DATAIN
ResultSrcW[0] <= ResultSrcW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcW[1] <= ResultSrcW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteW <= RegWriteW~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|deco_jmp:inst8
JmpE[0] => Equal0.IN0
JmpE[0] => Equal1.IN1
JmpE[1] => PCJmpE.IN1
JmpE[1] => Equal0.IN1
JmpE[1] => Equal1.IN0
Fun3E[0] => Mux0.IN8
Fun3E[1] => Mux0.IN7
Fun3E[2] => Mux0.IN6
N => branch.IN0
Z => Mux0.IN9
Z => Mux0.IN2
C => Mux0.IN10
C => Mux0.IN5
V => branch.IN1
PCJmpE <= PCJmpE.DB_MAX_OUTPUT_PORT_TYPE
PCJalRE <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|top|alu:inst3
a[0] => Add1.IN32
a[0] => Add2.IN32
a[0] => Mult0.IN31
a[0] => Mult1.IN31
a[0] => Mult2.IN63
a[0] => Div0.IN31
a[0] => Div1.IN31
a[0] => Mod0.IN31
a[0] => Mod1.IN31
a[0] => ShiftLeft0.IN32
a[0] => res.IN0
a[0] => ShiftRight0.IN32
a[0] => ShiftRight1.IN32
a[0] => res.IN0
a[0] => res.IN0
a[1] => Add1.IN31
a[1] => Add2.IN31
a[1] => Mult0.IN30
a[1] => Mult1.IN30
a[1] => Mult2.IN62
a[1] => Div0.IN30
a[1] => Div1.IN30
a[1] => Mod0.IN30
a[1] => Mod1.IN30
a[1] => ShiftLeft0.IN31
a[1] => res.IN0
a[1] => ShiftRight0.IN31
a[1] => ShiftRight1.IN31
a[1] => res.IN0
a[1] => res.IN0
a[2] => Add1.IN30
a[2] => Add2.IN30
a[2] => Mult0.IN29
a[2] => Mult1.IN29
a[2] => Mult2.IN61
a[2] => Div0.IN29
a[2] => Div1.IN29
a[2] => Mod0.IN29
a[2] => Mod1.IN29
a[2] => ShiftLeft0.IN30
a[2] => res.IN0
a[2] => ShiftRight0.IN30
a[2] => ShiftRight1.IN30
a[2] => res.IN0
a[2] => res.IN0
a[3] => Add1.IN29
a[3] => Add2.IN29
a[3] => Mult0.IN28
a[3] => Mult1.IN28
a[3] => Mult2.IN60
a[3] => Div0.IN28
a[3] => Div1.IN28
a[3] => Mod0.IN28
a[3] => Mod1.IN28
a[3] => ShiftLeft0.IN29
a[3] => res.IN0
a[3] => ShiftRight0.IN29
a[3] => ShiftRight1.IN29
a[3] => res.IN0
a[3] => res.IN0
a[4] => Add1.IN28
a[4] => Add2.IN28
a[4] => Mult0.IN27
a[4] => Mult1.IN27
a[4] => Mult2.IN59
a[4] => Div0.IN27
a[4] => Div1.IN27
a[4] => Mod0.IN27
a[4] => Mod1.IN27
a[4] => ShiftLeft0.IN28
a[4] => res.IN0
a[4] => ShiftRight0.IN28
a[4] => ShiftRight1.IN28
a[4] => res.IN0
a[4] => res.IN0
a[5] => Add1.IN27
a[5] => Add2.IN27
a[5] => Mult0.IN26
a[5] => Mult1.IN26
a[5] => Mult2.IN58
a[5] => Div0.IN26
a[5] => Div1.IN26
a[5] => Mod0.IN26
a[5] => Mod1.IN26
a[5] => ShiftLeft0.IN27
a[5] => res.IN0
a[5] => ShiftRight0.IN27
a[5] => ShiftRight1.IN27
a[5] => res.IN0
a[5] => res.IN0
a[6] => Add1.IN26
a[6] => Add2.IN26
a[6] => Mult0.IN25
a[6] => Mult1.IN25
a[6] => Mult2.IN57
a[6] => Div0.IN25
a[6] => Div1.IN25
a[6] => Mod0.IN25
a[6] => Mod1.IN25
a[6] => ShiftLeft0.IN26
a[6] => res.IN0
a[6] => ShiftRight0.IN26
a[6] => ShiftRight1.IN26
a[6] => res.IN0
a[6] => res.IN0
a[7] => Add1.IN25
a[7] => Add2.IN25
a[7] => Mult0.IN24
a[7] => Mult1.IN24
a[7] => Mult2.IN56
a[7] => Div0.IN24
a[7] => Div1.IN24
a[7] => Mod0.IN24
a[7] => Mod1.IN24
a[7] => ShiftLeft0.IN25
a[7] => res.IN0
a[7] => ShiftRight0.IN25
a[7] => ShiftRight1.IN25
a[7] => res.IN0
a[7] => res.IN0
a[8] => Add1.IN24
a[8] => Add2.IN24
a[8] => Mult0.IN23
a[8] => Mult1.IN23
a[8] => Mult2.IN55
a[8] => Div0.IN23
a[8] => Div1.IN23
a[8] => Mod0.IN23
a[8] => Mod1.IN23
a[8] => ShiftLeft0.IN24
a[8] => res.IN0
a[8] => ShiftRight0.IN24
a[8] => ShiftRight1.IN24
a[8] => res.IN0
a[8] => res.IN0
a[9] => Add1.IN23
a[9] => Add2.IN23
a[9] => Mult0.IN22
a[9] => Mult1.IN22
a[9] => Mult2.IN54
a[9] => Div0.IN22
a[9] => Div1.IN22
a[9] => Mod0.IN22
a[9] => Mod1.IN22
a[9] => ShiftLeft0.IN23
a[9] => res.IN0
a[9] => ShiftRight0.IN23
a[9] => ShiftRight1.IN23
a[9] => res.IN0
a[9] => res.IN0
a[10] => Add1.IN22
a[10] => Add2.IN22
a[10] => Mult0.IN21
a[10] => Mult1.IN21
a[10] => Mult2.IN53
a[10] => Div0.IN21
a[10] => Div1.IN21
a[10] => Mod0.IN21
a[10] => Mod1.IN21
a[10] => ShiftLeft0.IN22
a[10] => res.IN0
a[10] => ShiftRight0.IN22
a[10] => ShiftRight1.IN22
a[10] => res.IN0
a[10] => res.IN0
a[11] => Add1.IN21
a[11] => Add2.IN21
a[11] => Mult0.IN20
a[11] => Mult1.IN20
a[11] => Mult2.IN52
a[11] => Div0.IN20
a[11] => Div1.IN20
a[11] => Mod0.IN20
a[11] => Mod1.IN20
a[11] => ShiftLeft0.IN21
a[11] => res.IN0
a[11] => ShiftRight0.IN21
a[11] => ShiftRight1.IN21
a[11] => res.IN0
a[11] => res.IN0
a[12] => Add1.IN20
a[12] => Add2.IN20
a[12] => Mult0.IN19
a[12] => Mult1.IN19
a[12] => Mult2.IN51
a[12] => Div0.IN19
a[12] => Div1.IN19
a[12] => Mod0.IN19
a[12] => Mod1.IN19
a[12] => ShiftLeft0.IN20
a[12] => res.IN0
a[12] => ShiftRight0.IN20
a[12] => ShiftRight1.IN20
a[12] => res.IN0
a[12] => res.IN0
a[13] => Add1.IN19
a[13] => Add2.IN19
a[13] => Mult0.IN18
a[13] => Mult1.IN18
a[13] => Mult2.IN50
a[13] => Div0.IN18
a[13] => Div1.IN18
a[13] => Mod0.IN18
a[13] => Mod1.IN18
a[13] => ShiftLeft0.IN19
a[13] => res.IN0
a[13] => ShiftRight0.IN19
a[13] => ShiftRight1.IN19
a[13] => res.IN0
a[13] => res.IN0
a[14] => Add1.IN18
a[14] => Add2.IN18
a[14] => Mult0.IN17
a[14] => Mult1.IN17
a[14] => Mult2.IN49
a[14] => Div0.IN17
a[14] => Div1.IN17
a[14] => Mod0.IN17
a[14] => Mod1.IN17
a[14] => ShiftLeft0.IN18
a[14] => res.IN0
a[14] => ShiftRight0.IN18
a[14] => ShiftRight1.IN18
a[14] => res.IN0
a[14] => res.IN0
a[15] => Add1.IN17
a[15] => Add2.IN17
a[15] => Mult0.IN16
a[15] => Mult1.IN16
a[15] => Mult2.IN48
a[15] => Div0.IN16
a[15] => Div1.IN16
a[15] => Mod0.IN16
a[15] => Mod1.IN16
a[15] => ShiftLeft0.IN17
a[15] => res.IN0
a[15] => ShiftRight0.IN17
a[15] => ShiftRight1.IN17
a[15] => res.IN0
a[15] => res.IN0
a[16] => Add1.IN16
a[16] => Add2.IN16
a[16] => Mult0.IN15
a[16] => Mult1.IN15
a[16] => Mult2.IN47
a[16] => Div0.IN15
a[16] => Div1.IN15
a[16] => Mod0.IN15
a[16] => Mod1.IN15
a[16] => ShiftLeft0.IN16
a[16] => res.IN0
a[16] => ShiftRight0.IN16
a[16] => ShiftRight1.IN16
a[16] => res.IN0
a[16] => res.IN0
a[17] => Add1.IN15
a[17] => Add2.IN15
a[17] => Mult0.IN14
a[17] => Mult1.IN14
a[17] => Mult2.IN46
a[17] => Div0.IN14
a[17] => Div1.IN14
a[17] => Mod0.IN14
a[17] => Mod1.IN14
a[17] => ShiftLeft0.IN15
a[17] => res.IN0
a[17] => ShiftRight0.IN15
a[17] => ShiftRight1.IN15
a[17] => res.IN0
a[17] => res.IN0
a[18] => Add1.IN14
a[18] => Add2.IN14
a[18] => Mult0.IN13
a[18] => Mult1.IN13
a[18] => Mult2.IN45
a[18] => Div0.IN13
a[18] => Div1.IN13
a[18] => Mod0.IN13
a[18] => Mod1.IN13
a[18] => ShiftLeft0.IN14
a[18] => res.IN0
a[18] => ShiftRight0.IN14
a[18] => ShiftRight1.IN14
a[18] => res.IN0
a[18] => res.IN0
a[19] => Add1.IN13
a[19] => Add2.IN13
a[19] => Mult0.IN12
a[19] => Mult1.IN12
a[19] => Mult2.IN44
a[19] => Div0.IN12
a[19] => Div1.IN12
a[19] => Mod0.IN12
a[19] => Mod1.IN12
a[19] => ShiftLeft0.IN13
a[19] => res.IN0
a[19] => ShiftRight0.IN13
a[19] => ShiftRight1.IN13
a[19] => res.IN0
a[19] => res.IN0
a[20] => Add1.IN12
a[20] => Add2.IN12
a[20] => Mult0.IN11
a[20] => Mult1.IN11
a[20] => Mult2.IN43
a[20] => Div0.IN11
a[20] => Div1.IN11
a[20] => Mod0.IN11
a[20] => Mod1.IN11
a[20] => ShiftLeft0.IN12
a[20] => res.IN0
a[20] => ShiftRight0.IN12
a[20] => ShiftRight1.IN12
a[20] => res.IN0
a[20] => res.IN0
a[21] => Add1.IN11
a[21] => Add2.IN11
a[21] => Mult0.IN10
a[21] => Mult1.IN10
a[21] => Mult2.IN42
a[21] => Div0.IN10
a[21] => Div1.IN10
a[21] => Mod0.IN10
a[21] => Mod1.IN10
a[21] => ShiftLeft0.IN11
a[21] => res.IN0
a[21] => ShiftRight0.IN11
a[21] => ShiftRight1.IN11
a[21] => res.IN0
a[21] => res.IN0
a[22] => Add1.IN10
a[22] => Add2.IN10
a[22] => Mult0.IN9
a[22] => Mult1.IN9
a[22] => Mult2.IN41
a[22] => Div0.IN9
a[22] => Div1.IN9
a[22] => Mod0.IN9
a[22] => Mod1.IN9
a[22] => ShiftLeft0.IN10
a[22] => res.IN0
a[22] => ShiftRight0.IN10
a[22] => ShiftRight1.IN10
a[22] => res.IN0
a[22] => res.IN0
a[23] => Add1.IN9
a[23] => Add2.IN9
a[23] => Mult0.IN8
a[23] => Mult1.IN8
a[23] => Mult2.IN40
a[23] => Div0.IN8
a[23] => Div1.IN8
a[23] => Mod0.IN8
a[23] => Mod1.IN8
a[23] => ShiftLeft0.IN9
a[23] => res.IN0
a[23] => ShiftRight0.IN9
a[23] => ShiftRight1.IN9
a[23] => res.IN0
a[23] => res.IN0
a[24] => Add1.IN8
a[24] => Add2.IN8
a[24] => Mult0.IN7
a[24] => Mult1.IN7
a[24] => Mult2.IN39
a[24] => Div0.IN7
a[24] => Div1.IN7
a[24] => Mod0.IN7
a[24] => Mod1.IN7
a[24] => ShiftLeft0.IN8
a[24] => res.IN0
a[24] => ShiftRight0.IN8
a[24] => ShiftRight1.IN8
a[24] => res.IN0
a[24] => res.IN0
a[25] => Add1.IN7
a[25] => Add2.IN7
a[25] => Mult0.IN6
a[25] => Mult1.IN6
a[25] => Mult2.IN38
a[25] => Div0.IN6
a[25] => Div1.IN6
a[25] => Mod0.IN6
a[25] => Mod1.IN6
a[25] => ShiftLeft0.IN7
a[25] => res.IN0
a[25] => ShiftRight0.IN7
a[25] => ShiftRight1.IN7
a[25] => res.IN0
a[25] => res.IN0
a[26] => Add1.IN6
a[26] => Add2.IN6
a[26] => Mult0.IN5
a[26] => Mult1.IN5
a[26] => Mult2.IN37
a[26] => Div0.IN5
a[26] => Div1.IN5
a[26] => Mod0.IN5
a[26] => Mod1.IN5
a[26] => ShiftLeft0.IN6
a[26] => res.IN0
a[26] => ShiftRight0.IN6
a[26] => ShiftRight1.IN6
a[26] => res.IN0
a[26] => res.IN0
a[27] => Add1.IN5
a[27] => Add2.IN5
a[27] => Mult0.IN4
a[27] => Mult1.IN4
a[27] => Mult2.IN36
a[27] => Div0.IN4
a[27] => Div1.IN4
a[27] => Mod0.IN4
a[27] => Mod1.IN4
a[27] => ShiftLeft0.IN5
a[27] => res.IN0
a[27] => ShiftRight0.IN5
a[27] => ShiftRight1.IN5
a[27] => res.IN0
a[27] => res.IN0
a[28] => Add1.IN4
a[28] => Add2.IN4
a[28] => Mult0.IN3
a[28] => Mult1.IN3
a[28] => Mult2.IN35
a[28] => Div0.IN3
a[28] => Div1.IN3
a[28] => Mod0.IN3
a[28] => Mod1.IN3
a[28] => ShiftLeft0.IN4
a[28] => res.IN0
a[28] => ShiftRight0.IN4
a[28] => ShiftRight1.IN4
a[28] => res.IN0
a[28] => res.IN0
a[29] => Add1.IN3
a[29] => Add2.IN3
a[29] => Mult0.IN2
a[29] => Mult1.IN2
a[29] => Mult2.IN34
a[29] => Div0.IN2
a[29] => Div1.IN2
a[29] => Mod0.IN2
a[29] => Mod1.IN2
a[29] => ShiftLeft0.IN3
a[29] => res.IN0
a[29] => ShiftRight0.IN3
a[29] => ShiftRight1.IN3
a[29] => res.IN0
a[29] => res.IN0
a[30] => Add1.IN2
a[30] => Add2.IN2
a[30] => Mult0.IN1
a[30] => Mult1.IN1
a[30] => Mult2.IN33
a[30] => Div0.IN1
a[30] => Div1.IN1
a[30] => Mod0.IN1
a[30] => Mod1.IN1
a[30] => ShiftLeft0.IN2
a[30] => res.IN0
a[30] => ShiftRight0.IN2
a[30] => ShiftRight1.IN2
a[30] => res.IN0
a[30] => res.IN0
a[31] => Add1.IN1
a[31] => Add2.IN1
a[31] => V.IN1
a[31] => Mult0.IN0
a[31] => Mult1.IN0
a[31] => Mult2.IN0
a[31] => Mult2.IN1
a[31] => Mult2.IN2
a[31] => Mult2.IN3
a[31] => Mult2.IN4
a[31] => Mult2.IN5
a[31] => Mult2.IN6
a[31] => Mult2.IN7
a[31] => Mult2.IN8
a[31] => Mult2.IN9
a[31] => Mult2.IN10
a[31] => Mult2.IN11
a[31] => Mult2.IN12
a[31] => Mult2.IN13
a[31] => Mult2.IN14
a[31] => Mult2.IN15
a[31] => Mult2.IN16
a[31] => Mult2.IN17
a[31] => Mult2.IN18
a[31] => Mult2.IN19
a[31] => Mult2.IN20
a[31] => Mult2.IN21
a[31] => Mult2.IN22
a[31] => Mult2.IN23
a[31] => Mult2.IN24
a[31] => Mult2.IN25
a[31] => Mult2.IN26
a[31] => Mult2.IN27
a[31] => Mult2.IN28
a[31] => Mult2.IN29
a[31] => Mult2.IN30
a[31] => Mult2.IN31
a[31] => Mult2.IN32
a[31] => Div0.IN0
a[31] => Div1.IN0
a[31] => Mod0.IN0
a[31] => Mod1.IN0
a[31] => ShiftLeft0.IN1
a[31] => res.IN0
a[31] => ShiftRight0.IN0
a[31] => ShiftRight0.IN1
a[31] => ShiftRight1.IN1
a[31] => res.IN0
a[31] => res.IN0
a[31] => V.IN1
b[0] => Add1.IN64
b[0] => Mult0.IN63
b[0] => Mult1.IN63
b[0] => Mult2.IN95
b[0] => Div0.IN63
b[0] => Div1.IN63
b[0] => Mod0.IN63
b[0] => Mod1.IN63
b[0] => ShiftLeft0.IN64
b[0] => res.IN1
b[0] => ShiftRight0.IN64
b[0] => ShiftRight1.IN64
b[0] => res.IN1
b[0] => res.IN1
b[0] => Add0.IN64
b[1] => Add1.IN63
b[1] => Mult0.IN62
b[1] => Mult1.IN62
b[1] => Mult2.IN94
b[1] => Div0.IN62
b[1] => Div1.IN62
b[1] => Mod0.IN62
b[1] => Mod1.IN62
b[1] => ShiftLeft0.IN63
b[1] => res.IN1
b[1] => ShiftRight0.IN63
b[1] => ShiftRight1.IN63
b[1] => res.IN1
b[1] => res.IN1
b[1] => Add0.IN63
b[2] => Add1.IN62
b[2] => Mult0.IN61
b[2] => Mult1.IN61
b[2] => Mult2.IN93
b[2] => Div0.IN61
b[2] => Div1.IN61
b[2] => Mod0.IN61
b[2] => Mod1.IN61
b[2] => ShiftLeft0.IN62
b[2] => res.IN1
b[2] => ShiftRight0.IN62
b[2] => ShiftRight1.IN62
b[2] => res.IN1
b[2] => res.IN1
b[2] => Add0.IN62
b[3] => Add1.IN61
b[3] => Mult0.IN60
b[3] => Mult1.IN60
b[3] => Mult2.IN92
b[3] => Div0.IN60
b[3] => Div1.IN60
b[3] => Mod0.IN60
b[3] => Mod1.IN60
b[3] => ShiftLeft0.IN61
b[3] => res.IN1
b[3] => ShiftRight0.IN61
b[3] => ShiftRight1.IN61
b[3] => res.IN1
b[3] => res.IN1
b[3] => Add0.IN61
b[4] => Add1.IN60
b[4] => Mult0.IN59
b[4] => Mult1.IN59
b[4] => Mult2.IN91
b[4] => Div0.IN59
b[4] => Div1.IN59
b[4] => Mod0.IN59
b[4] => Mod1.IN59
b[4] => ShiftLeft0.IN60
b[4] => res.IN1
b[4] => ShiftRight0.IN60
b[4] => ShiftRight1.IN60
b[4] => res.IN1
b[4] => res.IN1
b[4] => Add0.IN60
b[5] => Add1.IN59
b[5] => Mult0.IN58
b[5] => Mult1.IN58
b[5] => Mult2.IN90
b[5] => Div0.IN58
b[5] => Div1.IN58
b[5] => Mod0.IN58
b[5] => Mod1.IN58
b[5] => ShiftLeft0.IN59
b[5] => res.IN1
b[5] => ShiftRight0.IN59
b[5] => ShiftRight1.IN59
b[5] => res.IN1
b[5] => res.IN1
b[5] => Add0.IN59
b[6] => Add1.IN58
b[6] => Mult0.IN57
b[6] => Mult1.IN57
b[6] => Mult2.IN89
b[6] => Div0.IN57
b[6] => Div1.IN57
b[6] => Mod0.IN57
b[6] => Mod1.IN57
b[6] => ShiftLeft0.IN58
b[6] => res.IN1
b[6] => ShiftRight0.IN58
b[6] => ShiftRight1.IN58
b[6] => res.IN1
b[6] => res.IN1
b[6] => Add0.IN58
b[7] => Add1.IN57
b[7] => Mult0.IN56
b[7] => Mult1.IN56
b[7] => Mult2.IN88
b[7] => Div0.IN56
b[7] => Div1.IN56
b[7] => Mod0.IN56
b[7] => Mod1.IN56
b[7] => ShiftLeft0.IN57
b[7] => res.IN1
b[7] => ShiftRight0.IN57
b[7] => ShiftRight1.IN57
b[7] => res.IN1
b[7] => res.IN1
b[7] => Add0.IN57
b[8] => Add1.IN56
b[8] => Mult0.IN55
b[8] => Mult1.IN55
b[8] => Mult2.IN87
b[8] => Div0.IN55
b[8] => Div1.IN55
b[8] => Mod0.IN55
b[8] => Mod1.IN55
b[8] => ShiftLeft0.IN56
b[8] => res.IN1
b[8] => ShiftRight0.IN56
b[8] => ShiftRight1.IN56
b[8] => res.IN1
b[8] => res.IN1
b[8] => Add0.IN56
b[9] => Add1.IN55
b[9] => Mult0.IN54
b[9] => Mult1.IN54
b[9] => Mult2.IN86
b[9] => Div0.IN54
b[9] => Div1.IN54
b[9] => Mod0.IN54
b[9] => Mod1.IN54
b[9] => ShiftLeft0.IN55
b[9] => res.IN1
b[9] => ShiftRight0.IN55
b[9] => ShiftRight1.IN55
b[9] => res.IN1
b[9] => res.IN1
b[9] => Add0.IN55
b[10] => Add1.IN54
b[10] => Mult0.IN53
b[10] => Mult1.IN53
b[10] => Mult2.IN85
b[10] => Div0.IN53
b[10] => Div1.IN53
b[10] => Mod0.IN53
b[10] => Mod1.IN53
b[10] => ShiftLeft0.IN54
b[10] => res.IN1
b[10] => ShiftRight0.IN54
b[10] => ShiftRight1.IN54
b[10] => res.IN1
b[10] => res.IN1
b[10] => Add0.IN54
b[11] => Add1.IN53
b[11] => Mult0.IN52
b[11] => Mult1.IN52
b[11] => Mult2.IN84
b[11] => Div0.IN52
b[11] => Div1.IN52
b[11] => Mod0.IN52
b[11] => Mod1.IN52
b[11] => ShiftLeft0.IN53
b[11] => res.IN1
b[11] => ShiftRight0.IN53
b[11] => ShiftRight1.IN53
b[11] => res.IN1
b[11] => res.IN1
b[11] => Add0.IN53
b[12] => Add1.IN52
b[12] => Mult0.IN51
b[12] => Mult1.IN51
b[12] => Mult2.IN83
b[12] => Div0.IN51
b[12] => Div1.IN51
b[12] => Mod0.IN51
b[12] => Mod1.IN51
b[12] => ShiftLeft0.IN52
b[12] => res.IN1
b[12] => ShiftRight0.IN52
b[12] => ShiftRight1.IN52
b[12] => res.IN1
b[12] => res.IN1
b[12] => Add0.IN52
b[13] => Add1.IN51
b[13] => Mult0.IN50
b[13] => Mult1.IN50
b[13] => Mult2.IN82
b[13] => Div0.IN50
b[13] => Div1.IN50
b[13] => Mod0.IN50
b[13] => Mod1.IN50
b[13] => ShiftLeft0.IN51
b[13] => res.IN1
b[13] => ShiftRight0.IN51
b[13] => ShiftRight1.IN51
b[13] => res.IN1
b[13] => res.IN1
b[13] => Add0.IN51
b[14] => Add1.IN50
b[14] => Mult0.IN49
b[14] => Mult1.IN49
b[14] => Mult2.IN81
b[14] => Div0.IN49
b[14] => Div1.IN49
b[14] => Mod0.IN49
b[14] => Mod1.IN49
b[14] => ShiftLeft0.IN50
b[14] => res.IN1
b[14] => ShiftRight0.IN50
b[14] => ShiftRight1.IN50
b[14] => res.IN1
b[14] => res.IN1
b[14] => Add0.IN50
b[15] => Add1.IN49
b[15] => Mult0.IN48
b[15] => Mult1.IN48
b[15] => Mult2.IN80
b[15] => Div0.IN48
b[15] => Div1.IN48
b[15] => Mod0.IN48
b[15] => Mod1.IN48
b[15] => ShiftLeft0.IN49
b[15] => res.IN1
b[15] => ShiftRight0.IN49
b[15] => ShiftRight1.IN49
b[15] => res.IN1
b[15] => res.IN1
b[15] => Add0.IN49
b[16] => Add1.IN48
b[16] => Mult0.IN47
b[16] => Mult1.IN47
b[16] => Mult2.IN79
b[16] => Div0.IN47
b[16] => Div1.IN47
b[16] => Mod0.IN47
b[16] => Mod1.IN47
b[16] => ShiftLeft0.IN48
b[16] => res.IN1
b[16] => ShiftRight0.IN48
b[16] => ShiftRight1.IN48
b[16] => res.IN1
b[16] => res.IN1
b[16] => Add0.IN48
b[17] => Add1.IN47
b[17] => Mult0.IN46
b[17] => Mult1.IN46
b[17] => Mult2.IN78
b[17] => Div0.IN46
b[17] => Div1.IN46
b[17] => Mod0.IN46
b[17] => Mod1.IN46
b[17] => ShiftLeft0.IN47
b[17] => res.IN1
b[17] => ShiftRight0.IN47
b[17] => ShiftRight1.IN47
b[17] => res.IN1
b[17] => res.IN1
b[17] => Add0.IN47
b[18] => Add1.IN46
b[18] => Mult0.IN45
b[18] => Mult1.IN45
b[18] => Mult2.IN77
b[18] => Div0.IN45
b[18] => Div1.IN45
b[18] => Mod0.IN45
b[18] => Mod1.IN45
b[18] => ShiftLeft0.IN46
b[18] => res.IN1
b[18] => ShiftRight0.IN46
b[18] => ShiftRight1.IN46
b[18] => res.IN1
b[18] => res.IN1
b[18] => Add0.IN46
b[19] => Add1.IN45
b[19] => Mult0.IN44
b[19] => Mult1.IN44
b[19] => Mult2.IN76
b[19] => Div0.IN44
b[19] => Div1.IN44
b[19] => Mod0.IN44
b[19] => Mod1.IN44
b[19] => ShiftLeft0.IN45
b[19] => res.IN1
b[19] => ShiftRight0.IN45
b[19] => ShiftRight1.IN45
b[19] => res.IN1
b[19] => res.IN1
b[19] => Add0.IN45
b[20] => Add1.IN44
b[20] => Mult0.IN43
b[20] => Mult1.IN43
b[20] => Mult2.IN75
b[20] => Div0.IN43
b[20] => Div1.IN43
b[20] => Mod0.IN43
b[20] => Mod1.IN43
b[20] => ShiftLeft0.IN44
b[20] => res.IN1
b[20] => ShiftRight0.IN44
b[20] => ShiftRight1.IN44
b[20] => res.IN1
b[20] => res.IN1
b[20] => Add0.IN44
b[21] => Add1.IN43
b[21] => Mult0.IN42
b[21] => Mult1.IN42
b[21] => Mult2.IN74
b[21] => Div0.IN42
b[21] => Div1.IN42
b[21] => Mod0.IN42
b[21] => Mod1.IN42
b[21] => ShiftLeft0.IN43
b[21] => res.IN1
b[21] => ShiftRight0.IN43
b[21] => ShiftRight1.IN43
b[21] => res.IN1
b[21] => res.IN1
b[21] => Add0.IN43
b[22] => Add1.IN42
b[22] => Mult0.IN41
b[22] => Mult1.IN41
b[22] => Mult2.IN73
b[22] => Div0.IN41
b[22] => Div1.IN41
b[22] => Mod0.IN41
b[22] => Mod1.IN41
b[22] => ShiftLeft0.IN42
b[22] => res.IN1
b[22] => ShiftRight0.IN42
b[22] => ShiftRight1.IN42
b[22] => res.IN1
b[22] => res.IN1
b[22] => Add0.IN42
b[23] => Add1.IN41
b[23] => Mult0.IN40
b[23] => Mult1.IN40
b[23] => Mult2.IN72
b[23] => Div0.IN40
b[23] => Div1.IN40
b[23] => Mod0.IN40
b[23] => Mod1.IN40
b[23] => ShiftLeft0.IN41
b[23] => res.IN1
b[23] => ShiftRight0.IN41
b[23] => ShiftRight1.IN41
b[23] => res.IN1
b[23] => res.IN1
b[23] => Add0.IN41
b[24] => Add1.IN40
b[24] => Mult0.IN39
b[24] => Mult1.IN39
b[24] => Mult2.IN71
b[24] => Div0.IN39
b[24] => Div1.IN39
b[24] => Mod0.IN39
b[24] => Mod1.IN39
b[24] => ShiftLeft0.IN40
b[24] => res.IN1
b[24] => ShiftRight0.IN40
b[24] => ShiftRight1.IN40
b[24] => res.IN1
b[24] => res.IN1
b[24] => Add0.IN40
b[25] => Add1.IN39
b[25] => Mult0.IN38
b[25] => Mult1.IN38
b[25] => Mult2.IN70
b[25] => Div0.IN38
b[25] => Div1.IN38
b[25] => Mod0.IN38
b[25] => Mod1.IN38
b[25] => ShiftLeft0.IN39
b[25] => res.IN1
b[25] => ShiftRight0.IN39
b[25] => ShiftRight1.IN39
b[25] => res.IN1
b[25] => res.IN1
b[25] => Add0.IN39
b[26] => Add1.IN38
b[26] => Mult0.IN37
b[26] => Mult1.IN37
b[26] => Mult2.IN69
b[26] => Div0.IN37
b[26] => Div1.IN37
b[26] => Mod0.IN37
b[26] => Mod1.IN37
b[26] => ShiftLeft0.IN38
b[26] => res.IN1
b[26] => ShiftRight0.IN38
b[26] => ShiftRight1.IN38
b[26] => res.IN1
b[26] => res.IN1
b[26] => Add0.IN38
b[27] => Add1.IN37
b[27] => Mult0.IN36
b[27] => Mult1.IN36
b[27] => Mult2.IN68
b[27] => Div0.IN36
b[27] => Div1.IN36
b[27] => Mod0.IN36
b[27] => Mod1.IN36
b[27] => ShiftLeft0.IN37
b[27] => res.IN1
b[27] => ShiftRight0.IN37
b[27] => ShiftRight1.IN37
b[27] => res.IN1
b[27] => res.IN1
b[27] => Add0.IN37
b[28] => Add1.IN36
b[28] => Mult0.IN35
b[28] => Mult1.IN35
b[28] => Mult2.IN67
b[28] => Div0.IN35
b[28] => Div1.IN35
b[28] => Mod0.IN35
b[28] => Mod1.IN35
b[28] => ShiftLeft0.IN36
b[28] => res.IN1
b[28] => ShiftRight0.IN36
b[28] => ShiftRight1.IN36
b[28] => res.IN1
b[28] => res.IN1
b[28] => Add0.IN36
b[29] => Add1.IN35
b[29] => Mult0.IN34
b[29] => Mult1.IN34
b[29] => Mult2.IN66
b[29] => Div0.IN34
b[29] => Div1.IN34
b[29] => Mod0.IN34
b[29] => Mod1.IN34
b[29] => ShiftLeft0.IN35
b[29] => res.IN1
b[29] => ShiftRight0.IN35
b[29] => ShiftRight1.IN35
b[29] => res.IN1
b[29] => res.IN1
b[29] => Add0.IN35
b[30] => Add1.IN34
b[30] => Mult0.IN33
b[30] => Mult1.IN33
b[30] => Mult2.IN65
b[30] => Div0.IN33
b[30] => Div1.IN33
b[30] => Mod0.IN33
b[30] => Mod1.IN33
b[30] => ShiftLeft0.IN34
b[30] => res.IN1
b[30] => ShiftRight0.IN34
b[30] => ShiftRight1.IN34
b[30] => res.IN1
b[30] => res.IN1
b[30] => Add0.IN34
b[31] => Add1.IN33
b[31] => Mult0.IN32
b[31] => Mult1.IN32
b[31] => Mult2.IN64
b[31] => Div0.IN32
b[31] => Div1.IN32
b[31] => Mod0.IN32
b[31] => Mod1.IN32
b[31] => ShiftLeft0.IN33
b[31] => res.IN1
b[31] => ShiftRight0.IN33
b[31] => ShiftRight1.IN33
b[31] => res.IN1
b[31] => res.IN1
b[31] => Add0.IN33
ctrl[0] => Mux0.IN6
ctrl[0] => Mux1.IN6
ctrl[0] => Mux2.IN6
ctrl[0] => Mux3.IN6
ctrl[0] => Mux4.IN6
ctrl[0] => Mux5.IN6
ctrl[0] => Mux6.IN6
ctrl[0] => Mux7.IN6
ctrl[0] => Mux8.IN6
ctrl[0] => Mux9.IN6
ctrl[0] => Mux10.IN6
ctrl[0] => Mux11.IN6
ctrl[0] => Mux12.IN6
ctrl[0] => Mux13.IN6
ctrl[0] => Mux14.IN6
ctrl[0] => Mux15.IN6
ctrl[0] => Mux16.IN6
ctrl[0] => Mux17.IN6
ctrl[0] => Mux18.IN6
ctrl[0] => Mux19.IN6
ctrl[0] => Mux20.IN6
ctrl[0] => Mux21.IN6
ctrl[0] => Mux22.IN6
ctrl[0] => Mux23.IN6
ctrl[0] => Mux24.IN6
ctrl[0] => Mux25.IN6
ctrl[0] => Mux26.IN6
ctrl[0] => Mux27.IN6
ctrl[0] => Mux28.IN6
ctrl[0] => Mux29.IN6
ctrl[0] => Mux30.IN6
ctrl[0] => Mux31.IN6
ctrl[0] => Mux32.IN10
ctrl[0] => Mux33.IN10
ctrl[0] => Mux34.IN10
ctrl[0] => Mux35.IN10
ctrl[0] => Mux36.IN10
ctrl[0] => Mux37.IN10
ctrl[0] => Mux38.IN10
ctrl[0] => Mux39.IN10
ctrl[0] => Mux40.IN10
ctrl[0] => Mux41.IN10
ctrl[0] => Mux42.IN10
ctrl[0] => Mux43.IN10
ctrl[0] => Mux44.IN10
ctrl[0] => Mux45.IN10
ctrl[0] => Mux46.IN10
ctrl[0] => Mux47.IN10
ctrl[0] => Mux48.IN10
ctrl[0] => Mux49.IN10
ctrl[0] => Mux50.IN10
ctrl[0] => Mux51.IN10
ctrl[0] => Mux52.IN10
ctrl[0] => Mux53.IN10
ctrl[0] => Mux54.IN10
ctrl[0] => Mux55.IN10
ctrl[0] => Mux56.IN10
ctrl[0] => Mux57.IN10
ctrl[0] => Mux58.IN10
ctrl[0] => Mux59.IN10
ctrl[0] => Mux60.IN10
ctrl[0] => Mux61.IN10
ctrl[0] => Mux62.IN10
ctrl[0] => Mux63.IN10
ctrl[1] => Mux0.IN5
ctrl[1] => Mux1.IN5
ctrl[1] => Mux2.IN5
ctrl[1] => Mux3.IN5
ctrl[1] => Mux4.IN5
ctrl[1] => Mux5.IN5
ctrl[1] => Mux6.IN5
ctrl[1] => Mux7.IN5
ctrl[1] => Mux8.IN5
ctrl[1] => Mux9.IN5
ctrl[1] => Mux10.IN5
ctrl[1] => Mux11.IN5
ctrl[1] => Mux12.IN5
ctrl[1] => Mux13.IN5
ctrl[1] => Mux14.IN5
ctrl[1] => Mux15.IN5
ctrl[1] => Mux16.IN5
ctrl[1] => Mux17.IN5
ctrl[1] => Mux18.IN5
ctrl[1] => Mux19.IN5
ctrl[1] => Mux20.IN5
ctrl[1] => Mux21.IN5
ctrl[1] => Mux22.IN5
ctrl[1] => Mux23.IN5
ctrl[1] => Mux24.IN5
ctrl[1] => Mux25.IN5
ctrl[1] => Mux26.IN5
ctrl[1] => Mux27.IN5
ctrl[1] => Mux28.IN5
ctrl[1] => Mux29.IN5
ctrl[1] => Mux30.IN5
ctrl[1] => Mux31.IN5
ctrl[1] => Mux32.IN9
ctrl[1] => Mux33.IN9
ctrl[1] => Mux34.IN9
ctrl[1] => Mux35.IN9
ctrl[1] => Mux36.IN9
ctrl[1] => Mux37.IN9
ctrl[1] => Mux38.IN9
ctrl[1] => Mux39.IN9
ctrl[1] => Mux40.IN9
ctrl[1] => Mux41.IN9
ctrl[1] => Mux42.IN9
ctrl[1] => Mux43.IN9
ctrl[1] => Mux44.IN9
ctrl[1] => Mux45.IN9
ctrl[1] => Mux46.IN9
ctrl[1] => Mux47.IN9
ctrl[1] => Mux48.IN9
ctrl[1] => Mux49.IN9
ctrl[1] => Mux50.IN9
ctrl[1] => Mux51.IN9
ctrl[1] => Mux52.IN9
ctrl[1] => Mux53.IN9
ctrl[1] => Mux54.IN9
ctrl[1] => Mux55.IN9
ctrl[1] => Mux56.IN9
ctrl[1] => Mux57.IN9
ctrl[1] => Mux58.IN9
ctrl[1] => Mux59.IN9
ctrl[1] => Mux60.IN9
ctrl[1] => Mux61.IN9
ctrl[1] => Mux62.IN9
ctrl[1] => Mux63.IN9
ctrl[2] => Mux0.IN4
ctrl[2] => Mux1.IN4
ctrl[2] => Mux2.IN4
ctrl[2] => Mux3.IN4
ctrl[2] => Mux4.IN4
ctrl[2] => Mux5.IN4
ctrl[2] => Mux6.IN4
ctrl[2] => Mux7.IN4
ctrl[2] => Mux8.IN4
ctrl[2] => Mux9.IN4
ctrl[2] => Mux10.IN4
ctrl[2] => Mux11.IN4
ctrl[2] => Mux12.IN4
ctrl[2] => Mux13.IN4
ctrl[2] => Mux14.IN4
ctrl[2] => Mux15.IN4
ctrl[2] => Mux16.IN4
ctrl[2] => Mux17.IN4
ctrl[2] => Mux18.IN4
ctrl[2] => Mux19.IN4
ctrl[2] => Mux20.IN4
ctrl[2] => Mux21.IN4
ctrl[2] => Mux22.IN4
ctrl[2] => Mux23.IN4
ctrl[2] => Mux24.IN4
ctrl[2] => Mux25.IN4
ctrl[2] => Mux26.IN4
ctrl[2] => Mux27.IN4
ctrl[2] => Mux28.IN4
ctrl[2] => Mux29.IN4
ctrl[2] => Mux30.IN4
ctrl[2] => Mux31.IN4
ctrl[2] => Mux32.IN8
ctrl[2] => Mux33.IN8
ctrl[2] => Mux34.IN8
ctrl[2] => Mux35.IN8
ctrl[2] => Mux36.IN8
ctrl[2] => Mux37.IN8
ctrl[2] => Mux38.IN8
ctrl[2] => Mux39.IN8
ctrl[2] => Mux40.IN8
ctrl[2] => Mux41.IN8
ctrl[2] => Mux42.IN8
ctrl[2] => Mux43.IN8
ctrl[2] => Mux44.IN8
ctrl[2] => Mux45.IN8
ctrl[2] => Mux46.IN8
ctrl[2] => Mux47.IN8
ctrl[2] => Mux48.IN8
ctrl[2] => Mux49.IN8
ctrl[2] => Mux50.IN8
ctrl[2] => Mux51.IN8
ctrl[2] => Mux52.IN8
ctrl[2] => Mux53.IN8
ctrl[2] => Mux54.IN8
ctrl[2] => Mux55.IN8
ctrl[2] => Mux56.IN8
ctrl[2] => Mux57.IN8
ctrl[2] => Mux58.IN8
ctrl[2] => Mux59.IN8
ctrl[2] => Mux60.IN8
ctrl[2] => Mux61.IN8
ctrl[2] => Mux62.IN8
ctrl[2] => Mux63.IN8
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[3] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
ctrl[4] => res.OUTPUTSELECT
res[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= res.DB_MAX_OUTPUT_PORT_TYPE
N <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Z <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
C <= Add2.DB_MAX_OUTPUT_PORT_TYPE
V <= V.DB_MAX_OUTPUT_PORT_TYPE


|top|mux2:inst19
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|mux3:inst12
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
d2[0] => y.DATAB
d2[1] => y.DATAB
d2[2] => y.DATAB
d2[3] => y.DATAB
d2[4] => y.DATAB
d2[5] => y.DATAB
d2[6] => y.DATAB
d2[7] => y.DATAB
d2[8] => y.DATAB
d2[9] => y.DATAB
d2[10] => y.DATAB
d2[11] => y.DATAB
d2[12] => y.DATAB
d2[13] => y.DATAB
d2[14] => y.DATAB
d2[15] => y.DATAB
d2[16] => y.DATAB
d2[17] => y.DATAB
d2[18] => y.DATAB
d2[19] => y.DATAB
d2[20] => y.DATAB
d2[21] => y.DATAB
d2[22] => y.DATAB
d2[23] => y.DATAB
d2[24] => y.DATAB
d2[25] => y.DATAB
d2[26] => y.DATAB
d2[27] => y.DATAB
d2[28] => y.DATAB
d2[29] => y.DATAB
d2[30] => y.DATAB
d2[31] => y.DATAB
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|pipereg_DE:inst14
clk => limpiando.CLK
clk => PCPlus4E[0]~reg0.CLK
clk => PCPlus4E[1]~reg0.CLK
clk => PCPlus4E[2]~reg0.CLK
clk => PCPlus4E[3]~reg0.CLK
clk => PCPlus4E[4]~reg0.CLK
clk => PCPlus4E[5]~reg0.CLK
clk => PCPlus4E[6]~reg0.CLK
clk => PCPlus4E[7]~reg0.CLK
clk => PCPlus4E[8]~reg0.CLK
clk => PCPlus4E[9]~reg0.CLK
clk => PCPlus4E[10]~reg0.CLK
clk => PCPlus4E[11]~reg0.CLK
clk => PCPlus4E[12]~reg0.CLK
clk => PCPlus4E[13]~reg0.CLK
clk => PCPlus4E[14]~reg0.CLK
clk => PCPlus4E[15]~reg0.CLK
clk => PCPlus4E[16]~reg0.CLK
clk => PCPlus4E[17]~reg0.CLK
clk => PCPlus4E[18]~reg0.CLK
clk => PCPlus4E[19]~reg0.CLK
clk => PCPlus4E[20]~reg0.CLK
clk => PCPlus4E[21]~reg0.CLK
clk => PCPlus4E[22]~reg0.CLK
clk => PCPlus4E[23]~reg0.CLK
clk => PCPlus4E[24]~reg0.CLK
clk => PCPlus4E[25]~reg0.CLK
clk => PCPlus4E[26]~reg0.CLK
clk => PCPlus4E[27]~reg0.CLK
clk => PCPlus4E[28]~reg0.CLK
clk => PCPlus4E[29]~reg0.CLK
clk => PCPlus4E[30]~reg0.CLK
clk => PCPlus4E[31]~reg0.CLK
clk => ImmExtE[0]~reg0.CLK
clk => ImmExtE[1]~reg0.CLK
clk => ImmExtE[2]~reg0.CLK
clk => ImmExtE[3]~reg0.CLK
clk => ImmExtE[4]~reg0.CLK
clk => ImmExtE[5]~reg0.CLK
clk => ImmExtE[6]~reg0.CLK
clk => ImmExtE[7]~reg0.CLK
clk => ImmExtE[8]~reg0.CLK
clk => ImmExtE[9]~reg0.CLK
clk => ImmExtE[10]~reg0.CLK
clk => ImmExtE[11]~reg0.CLK
clk => ImmExtE[12]~reg0.CLK
clk => ImmExtE[13]~reg0.CLK
clk => ImmExtE[14]~reg0.CLK
clk => ImmExtE[15]~reg0.CLK
clk => ImmExtE[16]~reg0.CLK
clk => ImmExtE[17]~reg0.CLK
clk => ImmExtE[18]~reg0.CLK
clk => ImmExtE[19]~reg0.CLK
clk => ImmExtE[20]~reg0.CLK
clk => ImmExtE[21]~reg0.CLK
clk => ImmExtE[22]~reg0.CLK
clk => ImmExtE[23]~reg0.CLK
clk => ImmExtE[24]~reg0.CLK
clk => ImmExtE[25]~reg0.CLK
clk => ImmExtE[26]~reg0.CLK
clk => ImmExtE[27]~reg0.CLK
clk => ImmExtE[28]~reg0.CLK
clk => ImmExtE[29]~reg0.CLK
clk => ImmExtE[30]~reg0.CLK
clk => ImmExtE[31]~reg0.CLK
clk => RdE[0]~reg0.CLK
clk => RdE[1]~reg0.CLK
clk => RdE[2]~reg0.CLK
clk => RdE[3]~reg0.CLK
clk => RdE[4]~reg0.CLK
clk => Rs2E[0]~reg0.CLK
clk => Rs2E[1]~reg0.CLK
clk => Rs2E[2]~reg0.CLK
clk => Rs2E[3]~reg0.CLK
clk => Rs2E[4]~reg0.CLK
clk => Rs1E[0]~reg0.CLK
clk => Rs1E[1]~reg0.CLK
clk => Rs1E[2]~reg0.CLK
clk => Rs1E[3]~reg0.CLK
clk => Rs1E[4]~reg0.CLK
clk => RD2E[0]~reg0.CLK
clk => RD2E[1]~reg0.CLK
clk => RD2E[2]~reg0.CLK
clk => RD2E[3]~reg0.CLK
clk => RD2E[4]~reg0.CLK
clk => RD2E[5]~reg0.CLK
clk => RD2E[6]~reg0.CLK
clk => RD2E[7]~reg0.CLK
clk => RD2E[8]~reg0.CLK
clk => RD2E[9]~reg0.CLK
clk => RD2E[10]~reg0.CLK
clk => RD2E[11]~reg0.CLK
clk => RD2E[12]~reg0.CLK
clk => RD2E[13]~reg0.CLK
clk => RD2E[14]~reg0.CLK
clk => RD2E[15]~reg0.CLK
clk => RD2E[16]~reg0.CLK
clk => RD2E[17]~reg0.CLK
clk => RD2E[18]~reg0.CLK
clk => RD2E[19]~reg0.CLK
clk => RD2E[20]~reg0.CLK
clk => RD2E[21]~reg0.CLK
clk => RD2E[22]~reg0.CLK
clk => RD2E[23]~reg0.CLK
clk => RD2E[24]~reg0.CLK
clk => RD2E[25]~reg0.CLK
clk => RD2E[26]~reg0.CLK
clk => RD2E[27]~reg0.CLK
clk => RD2E[28]~reg0.CLK
clk => RD2E[29]~reg0.CLK
clk => RD2E[30]~reg0.CLK
clk => RD2E[31]~reg0.CLK
clk => RD1E[0]~reg0.CLK
clk => RD1E[1]~reg0.CLK
clk => RD1E[2]~reg0.CLK
clk => RD1E[3]~reg0.CLK
clk => RD1E[4]~reg0.CLK
clk => RD1E[5]~reg0.CLK
clk => RD1E[6]~reg0.CLK
clk => RD1E[7]~reg0.CLK
clk => RD1E[8]~reg0.CLK
clk => RD1E[9]~reg0.CLK
clk => RD1E[10]~reg0.CLK
clk => RD1E[11]~reg0.CLK
clk => RD1E[12]~reg0.CLK
clk => RD1E[13]~reg0.CLK
clk => RD1E[14]~reg0.CLK
clk => RD1E[15]~reg0.CLK
clk => RD1E[16]~reg0.CLK
clk => RD1E[17]~reg0.CLK
clk => RD1E[18]~reg0.CLK
clk => RD1E[19]~reg0.CLK
clk => RD1E[20]~reg0.CLK
clk => RD1E[21]~reg0.CLK
clk => RD1E[22]~reg0.CLK
clk => RD1E[23]~reg0.CLK
clk => RD1E[24]~reg0.CLK
clk => RD1E[25]~reg0.CLK
clk => RD1E[26]~reg0.CLK
clk => RD1E[27]~reg0.CLK
clk => RD1E[28]~reg0.CLK
clk => RD1E[29]~reg0.CLK
clk => RD1E[30]~reg0.CLK
clk => RD1E[31]~reg0.CLK
reset => always0.IN0
clear => always0.IN1
RD1D[0] => RD1E.DATAA
RD1D[1] => RD1E.DATAA
RD1D[2] => RD1E.DATAA
RD1D[3] => RD1E.DATAA
RD1D[4] => RD1E.DATAA
RD1D[5] => RD1E.DATAA
RD1D[6] => RD1E.DATAA
RD1D[7] => RD1E.DATAA
RD1D[8] => RD1E.DATAA
RD1D[9] => RD1E.DATAA
RD1D[10] => RD1E.DATAA
RD1D[11] => RD1E.DATAA
RD1D[12] => RD1E.DATAA
RD1D[13] => RD1E.DATAA
RD1D[14] => RD1E.DATAA
RD1D[15] => RD1E.DATAA
RD1D[16] => RD1E.DATAA
RD1D[17] => RD1E.DATAA
RD1D[18] => RD1E.DATAA
RD1D[19] => RD1E.DATAA
RD1D[20] => RD1E.DATAA
RD1D[21] => RD1E.DATAA
RD1D[22] => RD1E.DATAA
RD1D[23] => RD1E.DATAA
RD1D[24] => RD1E.DATAA
RD1D[25] => RD1E.DATAA
RD1D[26] => RD1E.DATAA
RD1D[27] => RD1E.DATAA
RD1D[28] => RD1E.DATAA
RD1D[29] => RD1E.DATAA
RD1D[30] => RD1E.DATAA
RD1D[31] => RD1E.DATAA
RD2D[0] => RD2E.DATAA
RD2D[1] => RD2E.DATAA
RD2D[2] => RD2E.DATAA
RD2D[3] => RD2E.DATAA
RD2D[4] => RD2E.DATAA
RD2D[5] => RD2E.DATAA
RD2D[6] => RD2E.DATAA
RD2D[7] => RD2E.DATAA
RD2D[8] => RD2E.DATAA
RD2D[9] => RD2E.DATAA
RD2D[10] => RD2E.DATAA
RD2D[11] => RD2E.DATAA
RD2D[12] => RD2E.DATAA
RD2D[13] => RD2E.DATAA
RD2D[14] => RD2E.DATAA
RD2D[15] => RD2E.DATAA
RD2D[16] => RD2E.DATAA
RD2D[17] => RD2E.DATAA
RD2D[18] => RD2E.DATAA
RD2D[19] => RD2E.DATAA
RD2D[20] => RD2E.DATAA
RD2D[21] => RD2E.DATAA
RD2D[22] => RD2E.DATAA
RD2D[23] => RD2E.DATAA
RD2D[24] => RD2E.DATAA
RD2D[25] => RD2E.DATAA
RD2D[26] => RD2E.DATAA
RD2D[27] => RD2E.DATAA
RD2D[28] => RD2E.DATAA
RD2D[29] => RD2E.DATAA
RD2D[30] => RD2E.DATAA
RD2D[31] => RD2E.DATAA
Rs1D[0] => Rs1E.DATAA
Rs1D[1] => Rs1E.DATAA
Rs1D[2] => Rs1E.DATAA
Rs1D[3] => Rs1E.DATAA
Rs1D[4] => Rs1E.DATAA
Rs2D[0] => Rs2E.DATAA
Rs2D[1] => Rs2E.DATAA
Rs2D[2] => Rs2E.DATAA
Rs2D[3] => Rs2E.DATAA
Rs2D[4] => Rs2E.DATAA
RdD[0] => RdE.DATAA
RdD[1] => RdE.DATAA
RdD[2] => RdE.DATAA
RdD[3] => RdE.DATAA
RdD[4] => RdE.DATAA
ImmExtD[0] => ImmExtE.DATAA
ImmExtD[1] => ImmExtE.DATAA
ImmExtD[2] => ImmExtE.DATAA
ImmExtD[3] => ImmExtE.DATAA
ImmExtD[4] => ImmExtE.DATAA
ImmExtD[5] => ImmExtE.DATAA
ImmExtD[6] => ImmExtE.DATAA
ImmExtD[7] => ImmExtE.DATAA
ImmExtD[8] => ImmExtE.DATAA
ImmExtD[9] => ImmExtE.DATAA
ImmExtD[10] => ImmExtE.DATAA
ImmExtD[11] => ImmExtE.DATAA
ImmExtD[12] => ImmExtE.DATAA
ImmExtD[13] => ImmExtE.DATAA
ImmExtD[14] => ImmExtE.DATAA
ImmExtD[15] => ImmExtE.DATAA
ImmExtD[16] => ImmExtE.DATAA
ImmExtD[17] => ImmExtE.DATAA
ImmExtD[18] => ImmExtE.DATAA
ImmExtD[19] => ImmExtE.DATAA
ImmExtD[20] => ImmExtE.DATAA
ImmExtD[21] => ImmExtE.DATAA
ImmExtD[22] => ImmExtE.DATAA
ImmExtD[23] => ImmExtE.DATAA
ImmExtD[24] => ImmExtE.DATAA
ImmExtD[25] => ImmExtE.DATAA
ImmExtD[26] => ImmExtE.DATAA
ImmExtD[27] => ImmExtE.DATAA
ImmExtD[28] => ImmExtE.DATAA
ImmExtD[29] => ImmExtE.DATAA
ImmExtD[30] => ImmExtE.DATAA
ImmExtD[31] => ImmExtE.DATAA
PCPlus4D[0] => PCPlus4E.DATAA
PCPlus4D[1] => PCPlus4E.DATAA
PCPlus4D[2] => PCPlus4E.DATAA
PCPlus4D[3] => PCPlus4E.DATAA
PCPlus4D[4] => PCPlus4E.DATAA
PCPlus4D[5] => PCPlus4E.DATAA
PCPlus4D[6] => PCPlus4E.DATAA
PCPlus4D[7] => PCPlus4E.DATAA
PCPlus4D[8] => PCPlus4E.DATAA
PCPlus4D[9] => PCPlus4E.DATAA
PCPlus4D[10] => PCPlus4E.DATAA
PCPlus4D[11] => PCPlus4E.DATAA
PCPlus4D[12] => PCPlus4E.DATAA
PCPlus4D[13] => PCPlus4E.DATAA
PCPlus4D[14] => PCPlus4E.DATAA
PCPlus4D[15] => PCPlus4E.DATAA
PCPlus4D[16] => PCPlus4E.DATAA
PCPlus4D[17] => PCPlus4E.DATAA
PCPlus4D[18] => PCPlus4E.DATAA
PCPlus4D[19] => PCPlus4E.DATAA
PCPlus4D[20] => PCPlus4E.DATAA
PCPlus4D[21] => PCPlus4E.DATAA
PCPlus4D[22] => PCPlus4E.DATAA
PCPlus4D[23] => PCPlus4E.DATAA
PCPlus4D[24] => PCPlus4E.DATAA
PCPlus4D[25] => PCPlus4E.DATAA
PCPlus4D[26] => PCPlus4E.DATAA
PCPlus4D[27] => PCPlus4E.DATAA
PCPlus4D[28] => PCPlus4E.DATAA
PCPlus4D[29] => PCPlus4E.DATAA
PCPlus4D[30] => PCPlus4E.DATAA
PCPlus4D[31] => PCPlus4E.DATAA
RD1E[0] <= RD1E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[1] <= RD1E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[2] <= RD1E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[3] <= RD1E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[4] <= RD1E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[5] <= RD1E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[6] <= RD1E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[7] <= RD1E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[8] <= RD1E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[9] <= RD1E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[10] <= RD1E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[11] <= RD1E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[12] <= RD1E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[13] <= RD1E[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[14] <= RD1E[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[15] <= RD1E[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[16] <= RD1E[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[17] <= RD1E[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[18] <= RD1E[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[19] <= RD1E[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[20] <= RD1E[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[21] <= RD1E[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[22] <= RD1E[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[23] <= RD1E[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[24] <= RD1E[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[25] <= RD1E[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[26] <= RD1E[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[27] <= RD1E[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[28] <= RD1E[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[29] <= RD1E[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[30] <= RD1E[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[31] <= RD1E[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[0] <= RD2E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[1] <= RD2E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[2] <= RD2E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[3] <= RD2E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[4] <= RD2E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[5] <= RD2E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[6] <= RD2E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[7] <= RD2E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[8] <= RD2E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[9] <= RD2E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[10] <= RD2E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[11] <= RD2E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[12] <= RD2E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[13] <= RD2E[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[14] <= RD2E[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[15] <= RD2E[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[16] <= RD2E[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[17] <= RD2E[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[18] <= RD2E[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[19] <= RD2E[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[20] <= RD2E[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[21] <= RD2E[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[22] <= RD2E[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[23] <= RD2E[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[24] <= RD2E[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[25] <= RD2E[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[26] <= RD2E[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[27] <= RD2E[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[28] <= RD2E[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[29] <= RD2E[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[30] <= RD2E[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[31] <= RD2E[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs1E[0] <= Rs1E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs1E[1] <= Rs1E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs1E[2] <= Rs1E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs1E[3] <= Rs1E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs1E[4] <= Rs1E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs2E[0] <= Rs2E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs2E[1] <= Rs2E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs2E[2] <= Rs2E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs2E[3] <= Rs2E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs2E[4] <= Rs2E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdE[0] <= RdE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdE[1] <= RdE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdE[2] <= RdE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdE[3] <= RdE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdE[4] <= RdE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[0] <= ImmExtE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[1] <= ImmExtE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[2] <= ImmExtE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[3] <= ImmExtE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[4] <= ImmExtE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[5] <= ImmExtE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[6] <= ImmExtE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[7] <= ImmExtE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[8] <= ImmExtE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[9] <= ImmExtE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[10] <= ImmExtE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[11] <= ImmExtE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[12] <= ImmExtE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[13] <= ImmExtE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[14] <= ImmExtE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[15] <= ImmExtE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[16] <= ImmExtE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[17] <= ImmExtE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[18] <= ImmExtE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[19] <= ImmExtE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[20] <= ImmExtE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[21] <= ImmExtE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[22] <= ImmExtE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[23] <= ImmExtE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[24] <= ImmExtE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[25] <= ImmExtE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[26] <= ImmExtE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[27] <= ImmExtE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[28] <= ImmExtE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[29] <= ImmExtE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[30] <= ImmExtE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[31] <= ImmExtE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[0] <= PCPlus4E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[1] <= PCPlus4E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[2] <= PCPlus4E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[3] <= PCPlus4E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[4] <= PCPlus4E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[5] <= PCPlus4E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[6] <= PCPlus4E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[7] <= PCPlus4E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[8] <= PCPlus4E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[9] <= PCPlus4E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[10] <= PCPlus4E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[11] <= PCPlus4E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[12] <= PCPlus4E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[13] <= PCPlus4E[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[14] <= PCPlus4E[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[15] <= PCPlus4E[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[16] <= PCPlus4E[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[17] <= PCPlus4E[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[18] <= PCPlus4E[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[19] <= PCPlus4E[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[20] <= PCPlus4E[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[21] <= PCPlus4E[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[22] <= PCPlus4E[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[23] <= PCPlus4E[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[24] <= PCPlus4E[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[25] <= PCPlus4E[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[26] <= PCPlus4E[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[27] <= PCPlus4E[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[28] <= PCPlus4E[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[29] <= PCPlus4E[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[30] <= PCPlus4E[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[31] <= PCPlus4E[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|immbuilder:inst10
instr[7] => Mux19.IN7
instr[7] => Mux24.IN7
instr[8] => Mux23.IN6
instr[8] => Mux23.IN7
instr[9] => Mux22.IN6
instr[9] => Mux22.IN7
instr[10] => Mux21.IN6
instr[10] => Mux21.IN7
instr[11] => Mux20.IN6
instr[11] => Mux20.IN7
instr[12] => Mux18.IN6
instr[12] => Mux18.IN7
instr[13] => Mux17.IN6
instr[13] => Mux17.IN7
instr[14] => Mux16.IN6
instr[14] => Mux16.IN7
instr[15] => Mux15.IN6
instr[15] => Mux15.IN7
instr[16] => Mux14.IN6
instr[16] => Mux14.IN7
instr[17] => Mux13.IN6
instr[17] => Mux13.IN7
instr[18] => Mux12.IN6
instr[18] => Mux12.IN7
instr[19] => Mux11.IN6
instr[19] => Mux11.IN7
instr[20] => Mux10.IN3
instr[20] => Mux19.IN6
instr[20] => Mux24.IN5
instr[20] => Mux24.IN6
instr[21] => Mux9.IN3
instr[21] => Mux23.IN3
instr[21] => Mux23.IN4
instr[21] => Mux23.IN5
instr[22] => Mux8.IN3
instr[22] => Mux22.IN3
instr[22] => Mux22.IN4
instr[22] => Mux22.IN5
instr[23] => Mux7.IN3
instr[23] => Mux21.IN3
instr[23] => Mux21.IN4
instr[23] => Mux21.IN5
instr[24] => Mux6.IN3
instr[24] => Mux20.IN3
instr[24] => Mux20.IN4
instr[24] => Mux20.IN5
instr[25] => Mux5.IN3
instr[25] => immext.DATAA
instr[26] => Mux4.IN3
instr[26] => immext.DATAA
instr[27] => Mux3.IN3
instr[27] => immext.DATAA
instr[28] => Mux2.IN3
instr[28] => immext.DATAA
instr[29] => Mux1.IN3
instr[29] => immext.DATAA
instr[30] => Mux0.IN3
instr[30] => immext.DATAA
instr[31] => immext.DATAA
instr[31] => Mux0.IN1
instr[31] => Mux0.IN2
instr[31] => Mux1.IN1
instr[31] => Mux1.IN2
instr[31] => Mux2.IN1
instr[31] => Mux2.IN2
instr[31] => Mux3.IN1
instr[31] => Mux3.IN2
instr[31] => Mux4.IN1
instr[31] => Mux4.IN2
instr[31] => Mux5.IN1
instr[31] => Mux5.IN2
instr[31] => Mux6.IN1
instr[31] => Mux6.IN2
instr[31] => Mux7.IN1
instr[31] => Mux7.IN2
instr[31] => Mux8.IN1
instr[31] => Mux8.IN2
instr[31] => Mux9.IN1
instr[31] => Mux9.IN2
instr[31] => Mux10.IN1
instr[31] => Mux10.IN2
instr[31] => Mux11.IN3
instr[31] => Mux11.IN4
instr[31] => Mux11.IN5
instr[31] => Mux12.IN3
instr[31] => Mux12.IN4
instr[31] => Mux12.IN5
instr[31] => Mux13.IN3
instr[31] => Mux13.IN4
instr[31] => Mux13.IN5
instr[31] => Mux14.IN3
instr[31] => Mux14.IN4
instr[31] => Mux14.IN5
instr[31] => Mux15.IN3
instr[31] => Mux15.IN4
instr[31] => Mux15.IN5
instr[31] => Mux16.IN3
instr[31] => Mux16.IN4
instr[31] => Mux16.IN5
instr[31] => Mux17.IN3
instr[31] => Mux17.IN4
instr[31] => Mux17.IN5
instr[31] => Mux18.IN3
instr[31] => Mux18.IN4
instr[31] => Mux18.IN5
instr[31] => Mux19.IN4
instr[31] => Mux19.IN5
immsrc[0] => Mux11.IN10
immsrc[0] => Mux12.IN10
immsrc[0] => Mux13.IN10
immsrc[0] => Mux14.IN10
immsrc[0] => Mux15.IN10
immsrc[0] => Mux16.IN10
immsrc[0] => Mux17.IN10
immsrc[0] => Mux18.IN10
immsrc[0] => Mux19.IN10
immsrc[0] => Mux20.IN10
immsrc[0] => Mux21.IN10
immsrc[0] => Mux22.IN10
immsrc[0] => Mux23.IN10
immsrc[0] => Mux24.IN10
immsrc[1] => Decoder0.IN1
immsrc[1] => Mux0.IN5
immsrc[1] => Mux1.IN5
immsrc[1] => Mux2.IN5
immsrc[1] => Mux3.IN5
immsrc[1] => Mux4.IN5
immsrc[1] => Mux5.IN5
immsrc[1] => Mux6.IN5
immsrc[1] => Mux7.IN5
immsrc[1] => Mux8.IN5
immsrc[1] => Mux9.IN5
immsrc[1] => Mux10.IN5
immsrc[1] => Mux11.IN9
immsrc[1] => Mux12.IN9
immsrc[1] => Mux13.IN9
immsrc[1] => Mux14.IN9
immsrc[1] => Mux15.IN9
immsrc[1] => Mux16.IN9
immsrc[1] => Mux17.IN9
immsrc[1] => Mux18.IN9
immsrc[1] => Mux19.IN9
immsrc[1] => Mux20.IN9
immsrc[1] => Mux21.IN9
immsrc[1] => Mux22.IN9
immsrc[1] => Mux23.IN9
immsrc[1] => Mux24.IN9
immsrc[2] => Decoder0.IN0
immsrc[2] => Mux0.IN4
immsrc[2] => Mux1.IN4
immsrc[2] => Mux2.IN4
immsrc[2] => Mux3.IN4
immsrc[2] => Mux4.IN4
immsrc[2] => Mux5.IN4
immsrc[2] => Mux6.IN4
immsrc[2] => Mux7.IN4
immsrc[2] => Mux8.IN4
immsrc[2] => Mux9.IN4
immsrc[2] => Mux10.IN4
immsrc[2] => Mux11.IN8
immsrc[2] => Mux12.IN8
immsrc[2] => Mux13.IN8
immsrc[2] => Mux14.IN8
immsrc[2] => Mux15.IN8
immsrc[2] => Mux16.IN8
immsrc[2] => Mux17.IN8
immsrc[2] => Mux18.IN8
immsrc[2] => Mux19.IN8
immsrc[2] => immext.OUTPUTSELECT
immsrc[2] => immext.OUTPUTSELECT
immsrc[2] => immext.OUTPUTSELECT
immsrc[2] => immext.OUTPUTSELECT
immsrc[2] => immext.OUTPUTSELECT
immsrc[2] => immext.OUTPUTSELECT
immsrc[2] => Mux20.IN8
immsrc[2] => Mux21.IN8
immsrc[2] => Mux22.IN8
immsrc[2] => Mux23.IN8
immsrc[2] => Mux24.IN8
immext[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
immext[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
immext[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
immext[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
immext[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
immext[5] <= immext.DB_MAX_OUTPUT_PORT_TYPE
immext[6] <= immext.DB_MAX_OUTPUT_PORT_TYPE
immext[7] <= immext.DB_MAX_OUTPUT_PORT_TYPE
immext[8] <= immext.DB_MAX_OUTPUT_PORT_TYPE
immext[9] <= immext.DB_MAX_OUTPUT_PORT_TYPE
immext[10] <= immext.DB_MAX_OUTPUT_PORT_TYPE
immext[11] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
immext[12] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
immext[13] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
immext[14] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
immext[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
immext[16] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
immext[17] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
immext[18] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
immext[19] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
immext[20] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
immext[21] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
immext[22] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
immext[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
immext[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
immext[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
immext[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
immext[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
immext[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
immext[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
immext[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
immext[31] <= immext.DB_MAX_OUTPUT_PORT_TYPE


|top|deco_op:inst9
OpD[0] => Decoder0.IN6
OpD[1] => Decoder0.IN5
OpD[2] => Decoder0.IN4
OpD[3] => Decoder0.IN3
OpD[4] => Decoder0.IN2
OpD[5] => Decoder0.IN1
OpD[5] => ALUControlD.IN0
OpD[5] => ALUControlD.IN1
OpD[6] => Decoder0.IN0
Fun3D[0] => shifti.IN0
Fun3D[0] => ALUControlD.DATAA
Fun3D[1] => ALUControlD.DATAA
Fun3D[1] => shifti.IN1
Fun3D[2] => ALUControlD.DATAA
Fun7D[0] => ALUControlD.IN1
Fun7D[1] => ~NO_FANOUT~
Fun7D[2] => ~NO_FANOUT~
Fun7D[3] => ~NO_FANOUT~
Fun7D[4] => ~NO_FANOUT~
Fun7D[5] => ALUControlD.IN1
Fun7D[6] => ~NO_FANOUT~
ImmSrcD[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ImmSrcD[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
ImmSrcD[2] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlD[0] <= ALUControlD.DB_MAX_OUTPUT_PORT_TYPE
ALUControlD[1] <= ALUControlD.DB_MAX_OUTPUT_PORT_TYPE
ALUControlD[2] <= ALUControlD.DB_MAX_OUTPUT_PORT_TYPE
ALUControlD[3] <= ALUControlD.DB_MAX_OUTPUT_PORT_TYPE
ALUControlD[4] <= ALUControlD.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcAD <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcBD[0] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcBD[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcD[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcD[1] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
RegWriteD <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
MemWriteD <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
JmpD[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
JmpD[1] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
FPUEnableD <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|pipereg_FD:inst16
clk => limpiando.CLK
clk => PCPlus4D[0]~reg0.CLK
clk => PCPlus4D[1]~reg0.CLK
clk => PCPlus4D[2]~reg0.CLK
clk => PCPlus4D[3]~reg0.CLK
clk => PCPlus4D[4]~reg0.CLK
clk => PCPlus4D[5]~reg0.CLK
clk => PCPlus4D[6]~reg0.CLK
clk => PCPlus4D[7]~reg0.CLK
clk => PCPlus4D[8]~reg0.CLK
clk => PCPlus4D[9]~reg0.CLK
clk => PCPlus4D[10]~reg0.CLK
clk => PCPlus4D[11]~reg0.CLK
clk => PCPlus4D[12]~reg0.CLK
clk => PCPlus4D[13]~reg0.CLK
clk => PCPlus4D[14]~reg0.CLK
clk => PCPlus4D[15]~reg0.CLK
clk => PCPlus4D[16]~reg0.CLK
clk => PCPlus4D[17]~reg0.CLK
clk => PCPlus4D[18]~reg0.CLK
clk => PCPlus4D[19]~reg0.CLK
clk => PCPlus4D[20]~reg0.CLK
clk => PCPlus4D[21]~reg0.CLK
clk => PCPlus4D[22]~reg0.CLK
clk => PCPlus4D[23]~reg0.CLK
clk => PCPlus4D[24]~reg0.CLK
clk => PCPlus4D[25]~reg0.CLK
clk => PCPlus4D[26]~reg0.CLK
clk => PCPlus4D[27]~reg0.CLK
clk => PCPlus4D[28]~reg0.CLK
clk => PCPlus4D[29]~reg0.CLK
clk => PCPlus4D[30]~reg0.CLK
clk => PCPlus4D[31]~reg0.CLK
clk => InstrD[0]~reg0.CLK
clk => InstrD[1]~reg0.CLK
clk => InstrD[2]~reg0.CLK
clk => InstrD[3]~reg0.CLK
clk => InstrD[4]~reg0.CLK
clk => InstrD[5]~reg0.CLK
clk => InstrD[6]~reg0.CLK
clk => InstrD[7]~reg0.CLK
clk => InstrD[8]~reg0.CLK
clk => InstrD[9]~reg0.CLK
clk => InstrD[10]~reg0.CLK
clk => InstrD[11]~reg0.CLK
clk => InstrD[12]~reg0.CLK
clk => InstrD[13]~reg0.CLK
clk => InstrD[14]~reg0.CLK
clk => InstrD[15]~reg0.CLK
clk => InstrD[16]~reg0.CLK
clk => InstrD[17]~reg0.CLK
clk => InstrD[18]~reg0.CLK
clk => InstrD[19]~reg0.CLK
clk => InstrD[20]~reg0.CLK
clk => InstrD[21]~reg0.CLK
clk => InstrD[22]~reg0.CLK
clk => InstrD[23]~reg0.CLK
clk => InstrD[24]~reg0.CLK
clk => InstrD[25]~reg0.CLK
clk => InstrD[26]~reg0.CLK
clk => InstrD[27]~reg0.CLK
clk => InstrD[28]~reg0.CLK
clk => InstrD[29]~reg0.CLK
clk => InstrD[30]~reg0.CLK
clk => InstrD[31]~reg0.CLK
reset => always0.IN1
clear => always0.IN0
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => InstrD.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => PCPlus4D.OUTPUTSELECT
dis => always0.IN1
InstrF[0] => InstrD.DATAB
InstrF[1] => InstrD.DATAB
InstrF[2] => InstrD.DATAB
InstrF[3] => InstrD.DATAB
InstrF[4] => InstrD.DATAB
InstrF[5] => InstrD.DATAB
InstrF[6] => InstrD.DATAB
InstrF[7] => InstrD.DATAB
InstrF[8] => InstrD.DATAB
InstrF[9] => InstrD.DATAB
InstrF[10] => InstrD.DATAB
InstrF[11] => InstrD.DATAB
InstrF[12] => InstrD.DATAB
InstrF[13] => InstrD.DATAB
InstrF[14] => InstrD.DATAB
InstrF[15] => InstrD.DATAB
InstrF[16] => InstrD.DATAB
InstrF[17] => InstrD.DATAB
InstrF[18] => InstrD.DATAB
InstrF[19] => InstrD.DATAB
InstrF[20] => InstrD.DATAB
InstrF[21] => InstrD.DATAB
InstrF[22] => InstrD.DATAB
InstrF[23] => InstrD.DATAB
InstrF[24] => InstrD.DATAB
InstrF[25] => InstrD.DATAB
InstrF[26] => InstrD.DATAB
InstrF[27] => InstrD.DATAB
InstrF[28] => InstrD.DATAB
InstrF[29] => InstrD.DATAB
InstrF[30] => InstrD.DATAB
InstrF[31] => InstrD.DATAB
PCPlus4F[0] => PCPlus4D.DATAB
PCPlus4F[1] => PCPlus4D.DATAB
PCPlus4F[2] => PCPlus4D.DATAB
PCPlus4F[3] => PCPlus4D.DATAB
PCPlus4F[4] => PCPlus4D.DATAB
PCPlus4F[5] => PCPlus4D.DATAB
PCPlus4F[6] => PCPlus4D.DATAB
PCPlus4F[7] => PCPlus4D.DATAB
PCPlus4F[8] => PCPlus4D.DATAB
PCPlus4F[9] => PCPlus4D.DATAB
PCPlus4F[10] => PCPlus4D.DATAB
PCPlus4F[11] => PCPlus4D.DATAB
PCPlus4F[12] => PCPlus4D.DATAB
PCPlus4F[13] => PCPlus4D.DATAB
PCPlus4F[14] => PCPlus4D.DATAB
PCPlus4F[15] => PCPlus4D.DATAB
PCPlus4F[16] => PCPlus4D.DATAB
PCPlus4F[17] => PCPlus4D.DATAB
PCPlus4F[18] => PCPlus4D.DATAB
PCPlus4F[19] => PCPlus4D.DATAB
PCPlus4F[20] => PCPlus4D.DATAB
PCPlus4F[21] => PCPlus4D.DATAB
PCPlus4F[22] => PCPlus4D.DATAB
PCPlus4F[23] => PCPlus4D.DATAB
PCPlus4F[24] => PCPlus4D.DATAB
PCPlus4F[25] => PCPlus4D.DATAB
PCPlus4F[26] => PCPlus4D.DATAB
PCPlus4F[27] => PCPlus4D.DATAB
PCPlus4F[28] => PCPlus4D.DATAB
PCPlus4F[29] => PCPlus4D.DATAB
PCPlus4F[30] => PCPlus4D.DATAB
PCPlus4F[31] => PCPlus4D.DATAB
InstrD[0] <= InstrD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[1] <= InstrD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[2] <= InstrD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[3] <= InstrD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[4] <= InstrD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[5] <= InstrD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[6] <= InstrD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[7] <= InstrD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[8] <= InstrD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[9] <= InstrD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[10] <= InstrD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[11] <= InstrD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[12] <= InstrD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[13] <= InstrD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[14] <= InstrD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[15] <= InstrD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[16] <= InstrD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[17] <= InstrD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[18] <= InstrD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[19] <= InstrD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[20] <= InstrD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[21] <= InstrD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[22] <= InstrD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[23] <= InstrD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[24] <= InstrD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[25] <= InstrD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[26] <= InstrD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[27] <= InstrD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[28] <= InstrD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[29] <= InstrD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[30] <= InstrD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[31] <= InstrD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[0] <= PCPlus4D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[1] <= PCPlus4D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[2] <= PCPlus4D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[3] <= PCPlus4D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[4] <= PCPlus4D[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[5] <= PCPlus4D[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[6] <= PCPlus4D[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[7] <= PCPlus4D[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[8] <= PCPlus4D[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[9] <= PCPlus4D[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[10] <= PCPlus4D[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[11] <= PCPlus4D[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[12] <= PCPlus4D[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[13] <= PCPlus4D[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[14] <= PCPlus4D[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[15] <= PCPlus4D[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[16] <= PCPlus4D[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[17] <= PCPlus4D[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[18] <= PCPlus4D[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[19] <= PCPlus4D[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[20] <= PCPlus4D[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[21] <= PCPlus4D[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[22] <= PCPlus4D[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[23] <= PCPlus4D[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[24] <= PCPlus4D[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[25] <= PCPlus4D[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[26] <= PCPlus4D[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[27] <= PCPlus4D[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[28] <= PCPlus4D[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[29] <= PCPlus4D[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[30] <= PCPlus4D[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[31] <= PCPlus4D[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ram2p:inst2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|top|ram2p:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_1vj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_1vj2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vj2:auto_generated.data_a[0]
data_a[1] => altsyncram_1vj2:auto_generated.data_a[1]
data_a[2] => altsyncram_1vj2:auto_generated.data_a[2]
data_a[3] => altsyncram_1vj2:auto_generated.data_a[3]
data_a[4] => altsyncram_1vj2:auto_generated.data_a[4]
data_a[5] => altsyncram_1vj2:auto_generated.data_a[5]
data_a[6] => altsyncram_1vj2:auto_generated.data_a[6]
data_a[7] => altsyncram_1vj2:auto_generated.data_a[7]
data_a[8] => altsyncram_1vj2:auto_generated.data_a[8]
data_a[9] => altsyncram_1vj2:auto_generated.data_a[9]
data_a[10] => altsyncram_1vj2:auto_generated.data_a[10]
data_a[11] => altsyncram_1vj2:auto_generated.data_a[11]
data_a[12] => altsyncram_1vj2:auto_generated.data_a[12]
data_a[13] => altsyncram_1vj2:auto_generated.data_a[13]
data_a[14] => altsyncram_1vj2:auto_generated.data_a[14]
data_a[15] => altsyncram_1vj2:auto_generated.data_a[15]
data_a[16] => altsyncram_1vj2:auto_generated.data_a[16]
data_a[17] => altsyncram_1vj2:auto_generated.data_a[17]
data_a[18] => altsyncram_1vj2:auto_generated.data_a[18]
data_a[19] => altsyncram_1vj2:auto_generated.data_a[19]
data_a[20] => altsyncram_1vj2:auto_generated.data_a[20]
data_a[21] => altsyncram_1vj2:auto_generated.data_a[21]
data_a[22] => altsyncram_1vj2:auto_generated.data_a[22]
data_a[23] => altsyncram_1vj2:auto_generated.data_a[23]
data_a[24] => altsyncram_1vj2:auto_generated.data_a[24]
data_a[25] => altsyncram_1vj2:auto_generated.data_a[25]
data_a[26] => altsyncram_1vj2:auto_generated.data_a[26]
data_a[27] => altsyncram_1vj2:auto_generated.data_a[27]
data_a[28] => altsyncram_1vj2:auto_generated.data_a[28]
data_a[29] => altsyncram_1vj2:auto_generated.data_a[29]
data_a[30] => altsyncram_1vj2:auto_generated.data_a[30]
data_a[31] => altsyncram_1vj2:auto_generated.data_a[31]
data_b[0] => altsyncram_1vj2:auto_generated.data_b[0]
data_b[1] => altsyncram_1vj2:auto_generated.data_b[1]
data_b[2] => altsyncram_1vj2:auto_generated.data_b[2]
data_b[3] => altsyncram_1vj2:auto_generated.data_b[3]
data_b[4] => altsyncram_1vj2:auto_generated.data_b[4]
data_b[5] => altsyncram_1vj2:auto_generated.data_b[5]
data_b[6] => altsyncram_1vj2:auto_generated.data_b[6]
data_b[7] => altsyncram_1vj2:auto_generated.data_b[7]
data_b[8] => altsyncram_1vj2:auto_generated.data_b[8]
data_b[9] => altsyncram_1vj2:auto_generated.data_b[9]
data_b[10] => altsyncram_1vj2:auto_generated.data_b[10]
data_b[11] => altsyncram_1vj2:auto_generated.data_b[11]
data_b[12] => altsyncram_1vj2:auto_generated.data_b[12]
data_b[13] => altsyncram_1vj2:auto_generated.data_b[13]
data_b[14] => altsyncram_1vj2:auto_generated.data_b[14]
data_b[15] => altsyncram_1vj2:auto_generated.data_b[15]
data_b[16] => altsyncram_1vj2:auto_generated.data_b[16]
data_b[17] => altsyncram_1vj2:auto_generated.data_b[17]
data_b[18] => altsyncram_1vj2:auto_generated.data_b[18]
data_b[19] => altsyncram_1vj2:auto_generated.data_b[19]
data_b[20] => altsyncram_1vj2:auto_generated.data_b[20]
data_b[21] => altsyncram_1vj2:auto_generated.data_b[21]
data_b[22] => altsyncram_1vj2:auto_generated.data_b[22]
data_b[23] => altsyncram_1vj2:auto_generated.data_b[23]
data_b[24] => altsyncram_1vj2:auto_generated.data_b[24]
data_b[25] => altsyncram_1vj2:auto_generated.data_b[25]
data_b[26] => altsyncram_1vj2:auto_generated.data_b[26]
data_b[27] => altsyncram_1vj2:auto_generated.data_b[27]
data_b[28] => altsyncram_1vj2:auto_generated.data_b[28]
data_b[29] => altsyncram_1vj2:auto_generated.data_b[29]
data_b[30] => altsyncram_1vj2:auto_generated.data_b[30]
data_b[31] => altsyncram_1vj2:auto_generated.data_b[31]
address_a[0] => altsyncram_1vj2:auto_generated.address_a[0]
address_a[1] => altsyncram_1vj2:auto_generated.address_a[1]
address_a[2] => altsyncram_1vj2:auto_generated.address_a[2]
address_a[3] => altsyncram_1vj2:auto_generated.address_a[3]
address_a[4] => altsyncram_1vj2:auto_generated.address_a[4]
address_a[5] => altsyncram_1vj2:auto_generated.address_a[5]
address_a[6] => altsyncram_1vj2:auto_generated.address_a[6]
address_a[7] => altsyncram_1vj2:auto_generated.address_a[7]
address_a[8] => altsyncram_1vj2:auto_generated.address_a[8]
address_a[9] => altsyncram_1vj2:auto_generated.address_a[9]
address_a[10] => altsyncram_1vj2:auto_generated.address_a[10]
address_a[11] => altsyncram_1vj2:auto_generated.address_a[11]
address_a[12] => altsyncram_1vj2:auto_generated.address_a[12]
address_a[13] => altsyncram_1vj2:auto_generated.address_a[13]
address_b[0] => altsyncram_1vj2:auto_generated.address_b[0]
address_b[1] => altsyncram_1vj2:auto_generated.address_b[1]
address_b[2] => altsyncram_1vj2:auto_generated.address_b[2]
address_b[3] => altsyncram_1vj2:auto_generated.address_b[3]
address_b[4] => altsyncram_1vj2:auto_generated.address_b[4]
address_b[5] => altsyncram_1vj2:auto_generated.address_b[5]
address_b[6] => altsyncram_1vj2:auto_generated.address_b[6]
address_b[7] => altsyncram_1vj2:auto_generated.address_b[7]
address_b[8] => altsyncram_1vj2:auto_generated.address_b[8]
address_b[9] => altsyncram_1vj2:auto_generated.address_b[9]
address_b[10] => altsyncram_1vj2:auto_generated.address_b[10]
address_b[11] => altsyncram_1vj2:auto_generated.address_b[11]
address_b[12] => altsyncram_1vj2:auto_generated.address_b[12]
address_b[13] => altsyncram_1vj2:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vj2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1vj2:auto_generated.q_a[0]
q_a[1] <= altsyncram_1vj2:auto_generated.q_a[1]
q_a[2] <= altsyncram_1vj2:auto_generated.q_a[2]
q_a[3] <= altsyncram_1vj2:auto_generated.q_a[3]
q_a[4] <= altsyncram_1vj2:auto_generated.q_a[4]
q_a[5] <= altsyncram_1vj2:auto_generated.q_a[5]
q_a[6] <= altsyncram_1vj2:auto_generated.q_a[6]
q_a[7] <= altsyncram_1vj2:auto_generated.q_a[7]
q_a[8] <= altsyncram_1vj2:auto_generated.q_a[8]
q_a[9] <= altsyncram_1vj2:auto_generated.q_a[9]
q_a[10] <= altsyncram_1vj2:auto_generated.q_a[10]
q_a[11] <= altsyncram_1vj2:auto_generated.q_a[11]
q_a[12] <= altsyncram_1vj2:auto_generated.q_a[12]
q_a[13] <= altsyncram_1vj2:auto_generated.q_a[13]
q_a[14] <= altsyncram_1vj2:auto_generated.q_a[14]
q_a[15] <= altsyncram_1vj2:auto_generated.q_a[15]
q_a[16] <= altsyncram_1vj2:auto_generated.q_a[16]
q_a[17] <= altsyncram_1vj2:auto_generated.q_a[17]
q_a[18] <= altsyncram_1vj2:auto_generated.q_a[18]
q_a[19] <= altsyncram_1vj2:auto_generated.q_a[19]
q_a[20] <= altsyncram_1vj2:auto_generated.q_a[20]
q_a[21] <= altsyncram_1vj2:auto_generated.q_a[21]
q_a[22] <= altsyncram_1vj2:auto_generated.q_a[22]
q_a[23] <= altsyncram_1vj2:auto_generated.q_a[23]
q_a[24] <= altsyncram_1vj2:auto_generated.q_a[24]
q_a[25] <= altsyncram_1vj2:auto_generated.q_a[25]
q_a[26] <= altsyncram_1vj2:auto_generated.q_a[26]
q_a[27] <= altsyncram_1vj2:auto_generated.q_a[27]
q_a[28] <= altsyncram_1vj2:auto_generated.q_a[28]
q_a[29] <= altsyncram_1vj2:auto_generated.q_a[29]
q_a[30] <= altsyncram_1vj2:auto_generated.q_a[30]
q_a[31] <= altsyncram_1vj2:auto_generated.q_a[31]
q_b[0] <= altsyncram_1vj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_1vj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_1vj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_1vj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_1vj2:auto_generated.q_b[7]
q_b[8] <= altsyncram_1vj2:auto_generated.q_b[8]
q_b[9] <= altsyncram_1vj2:auto_generated.q_b[9]
q_b[10] <= altsyncram_1vj2:auto_generated.q_b[10]
q_b[11] <= altsyncram_1vj2:auto_generated.q_b[11]
q_b[12] <= altsyncram_1vj2:auto_generated.q_b[12]
q_b[13] <= altsyncram_1vj2:auto_generated.q_b[13]
q_b[14] <= altsyncram_1vj2:auto_generated.q_b[14]
q_b[15] <= altsyncram_1vj2:auto_generated.q_b[15]
q_b[16] <= altsyncram_1vj2:auto_generated.q_b[16]
q_b[17] <= altsyncram_1vj2:auto_generated.q_b[17]
q_b[18] <= altsyncram_1vj2:auto_generated.q_b[18]
q_b[19] <= altsyncram_1vj2:auto_generated.q_b[19]
q_b[20] <= altsyncram_1vj2:auto_generated.q_b[20]
q_b[21] <= altsyncram_1vj2:auto_generated.q_b[21]
q_b[22] <= altsyncram_1vj2:auto_generated.q_b[22]
q_b[23] <= altsyncram_1vj2:auto_generated.q_b[23]
q_b[24] <= altsyncram_1vj2:auto_generated.q_b[24]
q_b[25] <= altsyncram_1vj2:auto_generated.q_b[25]
q_b[26] <= altsyncram_1vj2:auto_generated.q_b[26]
q_b[27] <= altsyncram_1vj2:auto_generated.q_b[27]
q_b[28] <= altsyncram_1vj2:auto_generated.q_b[28]
q_b[29] <= altsyncram_1vj2:auto_generated.q_b[29]
q_b[30] <= altsyncram_1vj2:auto_generated.q_b[30]
q_b[31] <= altsyncram_1vj2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ram2p:inst2|altsyncram:altsyncram_component|altsyncram_1vj2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_d0b:decode2.data[0]
address_a[13] => decode_6ca:rden_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_d0b:decode3.data[0]
address_b[13] => decode_6ca:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a48.CLK1
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a49.CLK1
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a50.CLK1
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a51.CLK1
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a52.CLK1
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a53.CLK1
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a54.CLK1
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a55.CLK1
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a56.CLK1
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a57.CLK1
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a58.CLK1
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a59.CLK1
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a60.CLK1
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a61.CLK1
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a62.CLK1
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a63.CLK1
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_a[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a33.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a34.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a35.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a36.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a37.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a38.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a39.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a40.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a41.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a42.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a43.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a44.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a45.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a46.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a47.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[16] => ram_block1a48.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[17] => ram_block1a49.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[18] => ram_block1a50.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[19] => ram_block1a51.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[20] => ram_block1a52.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[21] => ram_block1a53.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[22] => ram_block1a54.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[23] => ram_block1a55.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[24] => ram_block1a56.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[25] => ram_block1a57.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[26] => ram_block1a58.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[27] => ram_block1a59.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[28] => ram_block1a60.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[29] => ram_block1a61.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[30] => ram_block1a62.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[31] => ram_block1a63.PORTBDATAIN
q_a[0] <= mux_asb:mux4.result[0]
q_a[1] <= mux_asb:mux4.result[1]
q_a[2] <= mux_asb:mux4.result[2]
q_a[3] <= mux_asb:mux4.result[3]
q_a[4] <= mux_asb:mux4.result[4]
q_a[5] <= mux_asb:mux4.result[5]
q_a[6] <= mux_asb:mux4.result[6]
q_a[7] <= mux_asb:mux4.result[7]
q_a[8] <= mux_asb:mux4.result[8]
q_a[9] <= mux_asb:mux4.result[9]
q_a[10] <= mux_asb:mux4.result[10]
q_a[11] <= mux_asb:mux4.result[11]
q_a[12] <= mux_asb:mux4.result[12]
q_a[13] <= mux_asb:mux4.result[13]
q_a[14] <= mux_asb:mux4.result[14]
q_a[15] <= mux_asb:mux4.result[15]
q_a[16] <= mux_asb:mux4.result[16]
q_a[17] <= mux_asb:mux4.result[17]
q_a[18] <= mux_asb:mux4.result[18]
q_a[19] <= mux_asb:mux4.result[19]
q_a[20] <= mux_asb:mux4.result[20]
q_a[21] <= mux_asb:mux4.result[21]
q_a[22] <= mux_asb:mux4.result[22]
q_a[23] <= mux_asb:mux4.result[23]
q_a[24] <= mux_asb:mux4.result[24]
q_a[25] <= mux_asb:mux4.result[25]
q_a[26] <= mux_asb:mux4.result[26]
q_a[27] <= mux_asb:mux4.result[27]
q_a[28] <= mux_asb:mux4.result[28]
q_a[29] <= mux_asb:mux4.result[29]
q_a[30] <= mux_asb:mux4.result[30]
q_a[31] <= mux_asb:mux4.result[31]
q_b[0] <= mux_asb:mux5.result[0]
q_b[1] <= mux_asb:mux5.result[1]
q_b[2] <= mux_asb:mux5.result[2]
q_b[3] <= mux_asb:mux5.result[3]
q_b[4] <= mux_asb:mux5.result[4]
q_b[5] <= mux_asb:mux5.result[5]
q_b[6] <= mux_asb:mux5.result[6]
q_b[7] <= mux_asb:mux5.result[7]
q_b[8] <= mux_asb:mux5.result[8]
q_b[9] <= mux_asb:mux5.result[9]
q_b[10] <= mux_asb:mux5.result[10]
q_b[11] <= mux_asb:mux5.result[11]
q_b[12] <= mux_asb:mux5.result[12]
q_b[13] <= mux_asb:mux5.result[13]
q_b[14] <= mux_asb:mux5.result[14]
q_b[15] <= mux_asb:mux5.result[15]
q_b[16] <= mux_asb:mux5.result[16]
q_b[17] <= mux_asb:mux5.result[17]
q_b[18] <= mux_asb:mux5.result[18]
q_b[19] <= mux_asb:mux5.result[19]
q_b[20] <= mux_asb:mux5.result[20]
q_b[21] <= mux_asb:mux5.result[21]
q_b[22] <= mux_asb:mux5.result[22]
q_b[23] <= mux_asb:mux5.result[23]
q_b[24] <= mux_asb:mux5.result[24]
q_b[25] <= mux_asb:mux5.result[25]
q_b[26] <= mux_asb:mux5.result[26]
q_b[27] <= mux_asb:mux5.result[27]
q_b[28] <= mux_asb:mux5.result[28]
q_b[29] <= mux_asb:mux5.result[29]
q_b[30] <= mux_asb:mux5.result[30]
q_b[31] <= mux_asb:mux5.result[31]
wren_a => decode_d0b:decode2.enable
wren_b => decode_d0b:decode3.enable


|top|ram2p:inst2|altsyncram:altsyncram_component|altsyncram_1vj2:auto_generated|decode_d0b:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|ram2p:inst2|altsyncram:altsyncram_component|altsyncram_1vj2:auto_generated|decode_d0b:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|ram2p:inst2|altsyncram:altsyncram_component|altsyncram_1vj2:auto_generated|decode_6ca:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|ram2p:inst2|altsyncram:altsyncram_component|altsyncram_1vj2:auto_generated|decode_6ca:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|ram2p:inst2|altsyncram:altsyncram_component|altsyncram_1vj2:auto_generated|mux_asb:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|ram2p:inst2|altsyncram:altsyncram_component|altsyncram_1vj2:auto_generated|mux_asb:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|ff_d:inst1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
dis => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
d[16] => q.DATAB
d[17] => q.DATAB
d[18] => q.DATAB
d[19] => q.DATAB
d[20] => q.DATAB
d[21] => q.DATAB
d[22] => q.DATAB
d[23] => q.DATAB
d[24] => q.DATAB
d[25] => q.DATAB
d[26] => q.DATAB
d[27] => q.DATAB
d[28] => q.DATAB
d[29] => q.DATAB
d[30] => q.DATAB
d[31] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mux2:inst11
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|add:inst24
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|mux2:inst18
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|add:inst23
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|add:inst22
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|mux2:inst27
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|pipereg_EM:inst15
clk => limpiando.CLK
clk => PCPlus4M[0]~reg0.CLK
clk => PCPlus4M[1]~reg0.CLK
clk => PCPlus4M[2]~reg0.CLK
clk => PCPlus4M[3]~reg0.CLK
clk => PCPlus4M[4]~reg0.CLK
clk => PCPlus4M[5]~reg0.CLK
clk => PCPlus4M[6]~reg0.CLK
clk => PCPlus4M[7]~reg0.CLK
clk => PCPlus4M[8]~reg0.CLK
clk => PCPlus4M[9]~reg0.CLK
clk => PCPlus4M[10]~reg0.CLK
clk => PCPlus4M[11]~reg0.CLK
clk => PCPlus4M[12]~reg0.CLK
clk => PCPlus4M[13]~reg0.CLK
clk => PCPlus4M[14]~reg0.CLK
clk => PCPlus4M[15]~reg0.CLK
clk => PCPlus4M[16]~reg0.CLK
clk => PCPlus4M[17]~reg0.CLK
clk => PCPlus4M[18]~reg0.CLK
clk => PCPlus4M[19]~reg0.CLK
clk => PCPlus4M[20]~reg0.CLK
clk => PCPlus4M[21]~reg0.CLK
clk => PCPlus4M[22]~reg0.CLK
clk => PCPlus4M[23]~reg0.CLK
clk => PCPlus4M[24]~reg0.CLK
clk => PCPlus4M[25]~reg0.CLK
clk => PCPlus4M[26]~reg0.CLK
clk => PCPlus4M[27]~reg0.CLK
clk => PCPlus4M[28]~reg0.CLK
clk => PCPlus4M[29]~reg0.CLK
clk => PCPlus4M[30]~reg0.CLK
clk => PCPlus4M[31]~reg0.CLK
clk => RdM[0]~reg0.CLK
clk => RdM[1]~reg0.CLK
clk => RdM[2]~reg0.CLK
clk => RdM[3]~reg0.CLK
clk => RdM[4]~reg0.CLK
clk => WriteDataM[0]~reg0.CLK
clk => WriteDataM[1]~reg0.CLK
clk => WriteDataM[2]~reg0.CLK
clk => WriteDataM[3]~reg0.CLK
clk => WriteDataM[4]~reg0.CLK
clk => WriteDataM[5]~reg0.CLK
clk => WriteDataM[6]~reg0.CLK
clk => WriteDataM[7]~reg0.CLK
clk => WriteDataM[8]~reg0.CLK
clk => WriteDataM[9]~reg0.CLK
clk => WriteDataM[10]~reg0.CLK
clk => WriteDataM[11]~reg0.CLK
clk => WriteDataM[12]~reg0.CLK
clk => WriteDataM[13]~reg0.CLK
clk => WriteDataM[14]~reg0.CLK
clk => WriteDataM[15]~reg0.CLK
clk => WriteDataM[16]~reg0.CLK
clk => WriteDataM[17]~reg0.CLK
clk => WriteDataM[18]~reg0.CLK
clk => WriteDataM[19]~reg0.CLK
clk => WriteDataM[20]~reg0.CLK
clk => WriteDataM[21]~reg0.CLK
clk => WriteDataM[22]~reg0.CLK
clk => WriteDataM[23]~reg0.CLK
clk => WriteDataM[24]~reg0.CLK
clk => WriteDataM[25]~reg0.CLK
clk => WriteDataM[26]~reg0.CLK
clk => WriteDataM[27]~reg0.CLK
clk => WriteDataM[28]~reg0.CLK
clk => WriteDataM[29]~reg0.CLK
clk => WriteDataM[30]~reg0.CLK
clk => WriteDataM[31]~reg0.CLK
clk => ALUResultM[0]~reg0.CLK
clk => ALUResultM[1]~reg0.CLK
clk => ALUResultM[2]~reg0.CLK
clk => ALUResultM[3]~reg0.CLK
clk => ALUResultM[4]~reg0.CLK
clk => ALUResultM[5]~reg0.CLK
clk => ALUResultM[6]~reg0.CLK
clk => ALUResultM[7]~reg0.CLK
clk => ALUResultM[8]~reg0.CLK
clk => ALUResultM[9]~reg0.CLK
clk => ALUResultM[10]~reg0.CLK
clk => ALUResultM[11]~reg0.CLK
clk => ALUResultM[12]~reg0.CLK
clk => ALUResultM[13]~reg0.CLK
clk => ALUResultM[14]~reg0.CLK
clk => ALUResultM[15]~reg0.CLK
clk => ALUResultM[16]~reg0.CLK
clk => ALUResultM[17]~reg0.CLK
clk => ALUResultM[18]~reg0.CLK
clk => ALUResultM[19]~reg0.CLK
clk => ALUResultM[20]~reg0.CLK
clk => ALUResultM[21]~reg0.CLK
clk => ALUResultM[22]~reg0.CLK
clk => ALUResultM[23]~reg0.CLK
clk => ALUResultM[24]~reg0.CLK
clk => ALUResultM[25]~reg0.CLK
clk => ALUResultM[26]~reg0.CLK
clk => ALUResultM[27]~reg0.CLK
clk => ALUResultM[28]~reg0.CLK
clk => ALUResultM[29]~reg0.CLK
clk => ALUResultM[30]~reg0.CLK
clk => ALUResultM[31]~reg0.CLK
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => RdM.OUTPUTSELECT
reset => RdM.OUTPUTSELECT
reset => RdM.OUTPUTSELECT
reset => RdM.OUTPUTSELECT
reset => RdM.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => PCPlus4M.OUTPUTSELECT
reset => limpiando.DATAIN
ALUResultE[0] => ALUResultM.DATAA
ALUResultE[1] => ALUResultM.DATAA
ALUResultE[2] => ALUResultM.DATAA
ALUResultE[3] => ALUResultM.DATAA
ALUResultE[4] => ALUResultM.DATAA
ALUResultE[5] => ALUResultM.DATAA
ALUResultE[6] => ALUResultM.DATAA
ALUResultE[7] => ALUResultM.DATAA
ALUResultE[8] => ALUResultM.DATAA
ALUResultE[9] => ALUResultM.DATAA
ALUResultE[10] => ALUResultM.DATAA
ALUResultE[11] => ALUResultM.DATAA
ALUResultE[12] => ALUResultM.DATAA
ALUResultE[13] => ALUResultM.DATAA
ALUResultE[14] => ALUResultM.DATAA
ALUResultE[15] => ALUResultM.DATAA
ALUResultE[16] => ALUResultM.DATAA
ALUResultE[17] => ALUResultM.DATAA
ALUResultE[18] => ALUResultM.DATAA
ALUResultE[19] => ALUResultM.DATAA
ALUResultE[20] => ALUResultM.DATAA
ALUResultE[21] => ALUResultM.DATAA
ALUResultE[22] => ALUResultM.DATAA
ALUResultE[23] => ALUResultM.DATAA
ALUResultE[24] => ALUResultM.DATAA
ALUResultE[25] => ALUResultM.DATAA
ALUResultE[26] => ALUResultM.DATAA
ALUResultE[27] => ALUResultM.DATAA
ALUResultE[28] => ALUResultM.DATAA
ALUResultE[29] => ALUResultM.DATAA
ALUResultE[30] => ALUResultM.DATAA
ALUResultE[31] => ALUResultM.DATAA
WriteDataE[0] => WriteDataM.DATAA
WriteDataE[1] => WriteDataM.DATAA
WriteDataE[2] => WriteDataM.DATAA
WriteDataE[3] => WriteDataM.DATAA
WriteDataE[4] => WriteDataM.DATAA
WriteDataE[5] => WriteDataM.DATAA
WriteDataE[6] => WriteDataM.DATAA
WriteDataE[7] => WriteDataM.DATAA
WriteDataE[8] => WriteDataM.DATAA
WriteDataE[9] => WriteDataM.DATAA
WriteDataE[10] => WriteDataM.DATAA
WriteDataE[11] => WriteDataM.DATAA
WriteDataE[12] => WriteDataM.DATAA
WriteDataE[13] => WriteDataM.DATAA
WriteDataE[14] => WriteDataM.DATAA
WriteDataE[15] => WriteDataM.DATAA
WriteDataE[16] => WriteDataM.DATAA
WriteDataE[17] => WriteDataM.DATAA
WriteDataE[18] => WriteDataM.DATAA
WriteDataE[19] => WriteDataM.DATAA
WriteDataE[20] => WriteDataM.DATAA
WriteDataE[21] => WriteDataM.DATAA
WriteDataE[22] => WriteDataM.DATAA
WriteDataE[23] => WriteDataM.DATAA
WriteDataE[24] => WriteDataM.DATAA
WriteDataE[25] => WriteDataM.DATAA
WriteDataE[26] => WriteDataM.DATAA
WriteDataE[27] => WriteDataM.DATAA
WriteDataE[28] => WriteDataM.DATAA
WriteDataE[29] => WriteDataM.DATAA
WriteDataE[30] => WriteDataM.DATAA
WriteDataE[31] => WriteDataM.DATAA
PCPlus4E[0] => PCPlus4M.DATAA
PCPlus4E[1] => PCPlus4M.DATAA
PCPlus4E[2] => PCPlus4M.DATAA
PCPlus4E[3] => PCPlus4M.DATAA
PCPlus4E[4] => PCPlus4M.DATAA
PCPlus4E[5] => PCPlus4M.DATAA
PCPlus4E[6] => PCPlus4M.DATAA
PCPlus4E[7] => PCPlus4M.DATAA
PCPlus4E[8] => PCPlus4M.DATAA
PCPlus4E[9] => PCPlus4M.DATAA
PCPlus4E[10] => PCPlus4M.DATAA
PCPlus4E[11] => PCPlus4M.DATAA
PCPlus4E[12] => PCPlus4M.DATAA
PCPlus4E[13] => PCPlus4M.DATAA
PCPlus4E[14] => PCPlus4M.DATAA
PCPlus4E[15] => PCPlus4M.DATAA
PCPlus4E[16] => PCPlus4M.DATAA
PCPlus4E[17] => PCPlus4M.DATAA
PCPlus4E[18] => PCPlus4M.DATAA
PCPlus4E[19] => PCPlus4M.DATAA
PCPlus4E[20] => PCPlus4M.DATAA
PCPlus4E[21] => PCPlus4M.DATAA
PCPlus4E[22] => PCPlus4M.DATAA
PCPlus4E[23] => PCPlus4M.DATAA
PCPlus4E[24] => PCPlus4M.DATAA
PCPlus4E[25] => PCPlus4M.DATAA
PCPlus4E[26] => PCPlus4M.DATAA
PCPlus4E[27] => PCPlus4M.DATAA
PCPlus4E[28] => PCPlus4M.DATAA
PCPlus4E[29] => PCPlus4M.DATAA
PCPlus4E[30] => PCPlus4M.DATAA
PCPlus4E[31] => PCPlus4M.DATAA
RdE[0] => RdM.DATAA
RdE[1] => RdM.DATAA
RdE[2] => RdM.DATAA
RdE[3] => RdM.DATAA
RdE[4] => RdM.DATAA
ALUResultM[0] <= ALUResultM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[1] <= ALUResultM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[2] <= ALUResultM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[3] <= ALUResultM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[4] <= ALUResultM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[5] <= ALUResultM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[6] <= ALUResultM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[7] <= ALUResultM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[8] <= ALUResultM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[9] <= ALUResultM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[10] <= ALUResultM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[11] <= ALUResultM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[12] <= ALUResultM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[13] <= ALUResultM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[14] <= ALUResultM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[15] <= ALUResultM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[16] <= ALUResultM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[17] <= ALUResultM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[18] <= ALUResultM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[19] <= ALUResultM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[20] <= ALUResultM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[21] <= ALUResultM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[22] <= ALUResultM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[23] <= ALUResultM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[24] <= ALUResultM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[25] <= ALUResultM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[26] <= ALUResultM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[27] <= ALUResultM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[28] <= ALUResultM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[29] <= ALUResultM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[30] <= ALUResultM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[31] <= ALUResultM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0] <= WriteDataM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1] <= WriteDataM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2] <= WriteDataM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3] <= WriteDataM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4] <= WriteDataM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5] <= WriteDataM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[6] <= WriteDataM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[7] <= WriteDataM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[8] <= WriteDataM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[9] <= WriteDataM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[10] <= WriteDataM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[11] <= WriteDataM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[12] <= WriteDataM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[13] <= WriteDataM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[14] <= WriteDataM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[15] <= WriteDataM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[16] <= WriteDataM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[17] <= WriteDataM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[18] <= WriteDataM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[19] <= WriteDataM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[20] <= WriteDataM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[21] <= WriteDataM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[22] <= WriteDataM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[23] <= WriteDataM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[24] <= WriteDataM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[25] <= WriteDataM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[26] <= WriteDataM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[27] <= WriteDataM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[28] <= WriteDataM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[29] <= WriteDataM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[30] <= WriteDataM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[31] <= WriteDataM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[0] <= PCPlus4M[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[1] <= PCPlus4M[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[2] <= PCPlus4M[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[3] <= PCPlus4M[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[4] <= PCPlus4M[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[5] <= PCPlus4M[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[6] <= PCPlus4M[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[7] <= PCPlus4M[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[8] <= PCPlus4M[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[9] <= PCPlus4M[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[10] <= PCPlus4M[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[11] <= PCPlus4M[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[12] <= PCPlus4M[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[13] <= PCPlus4M[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[14] <= PCPlus4M[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[15] <= PCPlus4M[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[16] <= PCPlus4M[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[17] <= PCPlus4M[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[18] <= PCPlus4M[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[19] <= PCPlus4M[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[20] <= PCPlus4M[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[21] <= PCPlus4M[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[22] <= PCPlus4M[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[23] <= PCPlus4M[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[24] <= PCPlus4M[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[25] <= PCPlus4M[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[26] <= PCPlus4M[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[27] <= PCPlus4M[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[28] <= PCPlus4M[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[29] <= PCPlus4M[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[30] <= PCPlus4M[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[31] <= PCPlus4M[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdM[0] <= RdM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdM[1] <= RdM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdM[2] <= RdM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdM[3] <= RdM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdM[4] <= RdM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mux3:inst21
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
d2[0] => y.DATAB
d2[1] => y.DATAB
d2[2] => y.DATAB
d2[3] => y.DATAB
d2[4] => y.DATAB
d2[5] => y.DATAB
d2[6] => y.DATAB
d2[7] => y.DATAB
d2[8] => y.DATAB
d2[9] => y.DATAB
d2[10] => y.DATAB
d2[11] => y.DATAB
d2[12] => y.DATAB
d2[13] => y.DATAB
d2[14] => y.DATAB
d2[15] => y.DATAB
d2[16] => y.DATAB
d2[17] => y.DATAB
d2[18] => y.DATAB
d2[19] => y.DATAB
d2[20] => y.DATAB
d2[21] => y.DATAB
d2[22] => y.DATAB
d2[23] => y.DATAB
d2[24] => y.DATAB
d2[25] => y.DATAB
d2[26] => y.DATAB
d2[27] => y.DATAB
d2[28] => y.DATAB
d2[29] => y.DATAB
d2[30] => y.DATAB
d2[31] => y.DATAB
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|mux3:inst26
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
d2[0] => y.DATAB
d2[1] => y.DATAB
d2[2] => y.DATAB
d2[3] => y.DATAB
d2[4] => y.DATAB
d2[5] => y.DATAB
d2[6] => y.DATAB
d2[7] => y.DATAB
d2[8] => y.DATAB
d2[9] => y.DATAB
d2[10] => y.DATAB
d2[11] => y.DATAB
d2[12] => y.DATAB
d2[13] => y.DATAB
d2[14] => y.DATAB
d2[15] => y.DATAB
d2[16] => y.DATAB
d2[17] => y.DATAB
d2[18] => y.DATAB
d2[19] => y.DATAB
d2[20] => y.DATAB
d2[21] => y.DATAB
d2[22] => y.DATAB
d2[23] => y.DATAB
d2[24] => y.DATAB
d2[25] => y.DATAB
d2[26] => y.DATAB
d2[27] => y.DATAB
d2[28] => y.DATAB
d2[29] => y.DATAB
d2[30] => y.DATAB
d2[31] => y.DATAB
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|pipereg_MW:inst17
clk => limpiando.CLK
clk => RdW[0]~reg0.CLK
clk => RdW[1]~reg0.CLK
clk => RdW[2]~reg0.CLK
clk => RdW[3]~reg0.CLK
clk => RdW[4]~reg0.CLK
clk => PCPlus4W[0]~reg0.CLK
clk => PCPlus4W[1]~reg0.CLK
clk => PCPlus4W[2]~reg0.CLK
clk => PCPlus4W[3]~reg0.CLK
clk => PCPlus4W[4]~reg0.CLK
clk => PCPlus4W[5]~reg0.CLK
clk => PCPlus4W[6]~reg0.CLK
clk => PCPlus4W[7]~reg0.CLK
clk => PCPlus4W[8]~reg0.CLK
clk => PCPlus4W[9]~reg0.CLK
clk => PCPlus4W[10]~reg0.CLK
clk => PCPlus4W[11]~reg0.CLK
clk => PCPlus4W[12]~reg0.CLK
clk => PCPlus4W[13]~reg0.CLK
clk => PCPlus4W[14]~reg0.CLK
clk => PCPlus4W[15]~reg0.CLK
clk => PCPlus4W[16]~reg0.CLK
clk => PCPlus4W[17]~reg0.CLK
clk => PCPlus4W[18]~reg0.CLK
clk => PCPlus4W[19]~reg0.CLK
clk => PCPlus4W[20]~reg0.CLK
clk => PCPlus4W[21]~reg0.CLK
clk => PCPlus4W[22]~reg0.CLK
clk => PCPlus4W[23]~reg0.CLK
clk => PCPlus4W[24]~reg0.CLK
clk => PCPlus4W[25]~reg0.CLK
clk => PCPlus4W[26]~reg0.CLK
clk => PCPlus4W[27]~reg0.CLK
clk => PCPlus4W[28]~reg0.CLK
clk => PCPlus4W[29]~reg0.CLK
clk => PCPlus4W[30]~reg0.CLK
clk => PCPlus4W[31]~reg0.CLK
clk => ReadDataW[0]~reg0.CLK
clk => ReadDataW[1]~reg0.CLK
clk => ReadDataW[2]~reg0.CLK
clk => ReadDataW[3]~reg0.CLK
clk => ReadDataW[4]~reg0.CLK
clk => ReadDataW[5]~reg0.CLK
clk => ReadDataW[6]~reg0.CLK
clk => ReadDataW[7]~reg0.CLK
clk => ReadDataW[8]~reg0.CLK
clk => ReadDataW[9]~reg0.CLK
clk => ReadDataW[10]~reg0.CLK
clk => ReadDataW[11]~reg0.CLK
clk => ReadDataW[12]~reg0.CLK
clk => ReadDataW[13]~reg0.CLK
clk => ReadDataW[14]~reg0.CLK
clk => ReadDataW[15]~reg0.CLK
clk => ReadDataW[16]~reg0.CLK
clk => ReadDataW[17]~reg0.CLK
clk => ReadDataW[18]~reg0.CLK
clk => ReadDataW[19]~reg0.CLK
clk => ReadDataW[20]~reg0.CLK
clk => ReadDataW[21]~reg0.CLK
clk => ReadDataW[22]~reg0.CLK
clk => ReadDataW[23]~reg0.CLK
clk => ReadDataW[24]~reg0.CLK
clk => ReadDataW[25]~reg0.CLK
clk => ReadDataW[26]~reg0.CLK
clk => ReadDataW[27]~reg0.CLK
clk => ReadDataW[28]~reg0.CLK
clk => ReadDataW[29]~reg0.CLK
clk => ReadDataW[30]~reg0.CLK
clk => ReadDataW[31]~reg0.CLK
clk => ALUResultW[0]~reg0.CLK
clk => ALUResultW[1]~reg0.CLK
clk => ALUResultW[2]~reg0.CLK
clk => ALUResultW[3]~reg0.CLK
clk => ALUResultW[4]~reg0.CLK
clk => ALUResultW[5]~reg0.CLK
clk => ALUResultW[6]~reg0.CLK
clk => ALUResultW[7]~reg0.CLK
clk => ALUResultW[8]~reg0.CLK
clk => ALUResultW[9]~reg0.CLK
clk => ALUResultW[10]~reg0.CLK
clk => ALUResultW[11]~reg0.CLK
clk => ALUResultW[12]~reg0.CLK
clk => ALUResultW[13]~reg0.CLK
clk => ALUResultW[14]~reg0.CLK
clk => ALUResultW[15]~reg0.CLK
clk => ALUResultW[16]~reg0.CLK
clk => ALUResultW[17]~reg0.CLK
clk => ALUResultW[18]~reg0.CLK
clk => ALUResultW[19]~reg0.CLK
clk => ALUResultW[20]~reg0.CLK
clk => ALUResultW[21]~reg0.CLK
clk => ALUResultW[22]~reg0.CLK
clk => ALUResultW[23]~reg0.CLK
clk => ALUResultW[24]~reg0.CLK
clk => ALUResultW[25]~reg0.CLK
clk => ALUResultW[26]~reg0.CLK
clk => ALUResultW[27]~reg0.CLK
clk => ALUResultW[28]~reg0.CLK
clk => ALUResultW[29]~reg0.CLK
clk => ALUResultW[30]~reg0.CLK
clk => ALUResultW[31]~reg0.CLK
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ALUResultW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => PCPlus4W.OUTPUTSELECT
reset => RdW.OUTPUTSELECT
reset => RdW.OUTPUTSELECT
reset => RdW.OUTPUTSELECT
reset => RdW.OUTPUTSELECT
reset => RdW.OUTPUTSELECT
reset => limpiando.DATAIN
ALUResultM[0] => ALUResultW.DATAA
ALUResultM[1] => ALUResultW.DATAA
ALUResultM[2] => ALUResultW.DATAA
ALUResultM[3] => ALUResultW.DATAA
ALUResultM[4] => ALUResultW.DATAA
ALUResultM[5] => ALUResultW.DATAA
ALUResultM[6] => ALUResultW.DATAA
ALUResultM[7] => ALUResultW.DATAA
ALUResultM[8] => ALUResultW.DATAA
ALUResultM[9] => ALUResultW.DATAA
ALUResultM[10] => ALUResultW.DATAA
ALUResultM[11] => ALUResultW.DATAA
ALUResultM[12] => ALUResultW.DATAA
ALUResultM[13] => ALUResultW.DATAA
ALUResultM[14] => ALUResultW.DATAA
ALUResultM[15] => ALUResultW.DATAA
ALUResultM[16] => ALUResultW.DATAA
ALUResultM[17] => ALUResultW.DATAA
ALUResultM[18] => ALUResultW.DATAA
ALUResultM[19] => ALUResultW.DATAA
ALUResultM[20] => ALUResultW.DATAA
ALUResultM[21] => ALUResultW.DATAA
ALUResultM[22] => ALUResultW.DATAA
ALUResultM[23] => ALUResultW.DATAA
ALUResultM[24] => ALUResultW.DATAA
ALUResultM[25] => ALUResultW.DATAA
ALUResultM[26] => ALUResultW.DATAA
ALUResultM[27] => ALUResultW.DATAA
ALUResultM[28] => ALUResultW.DATAA
ALUResultM[29] => ALUResultW.DATAA
ALUResultM[30] => ALUResultW.DATAA
ALUResultM[31] => ALUResultW.DATAA
ReadDataM[0] => ReadDataW.DATAA
ReadDataM[1] => ReadDataW.DATAA
ReadDataM[2] => ReadDataW.DATAA
ReadDataM[3] => ReadDataW.DATAA
ReadDataM[4] => ReadDataW.DATAA
ReadDataM[5] => ReadDataW.DATAA
ReadDataM[6] => ReadDataW.DATAA
ReadDataM[7] => ReadDataW.DATAA
ReadDataM[8] => ReadDataW.DATAA
ReadDataM[9] => ReadDataW.DATAA
ReadDataM[10] => ReadDataW.DATAA
ReadDataM[11] => ReadDataW.DATAA
ReadDataM[12] => ReadDataW.DATAA
ReadDataM[13] => ReadDataW.DATAA
ReadDataM[14] => ReadDataW.DATAA
ReadDataM[15] => ReadDataW.DATAA
ReadDataM[16] => ReadDataW.DATAA
ReadDataM[17] => ReadDataW.DATAA
ReadDataM[18] => ReadDataW.DATAA
ReadDataM[19] => ReadDataW.DATAA
ReadDataM[20] => ReadDataW.DATAA
ReadDataM[21] => ReadDataW.DATAA
ReadDataM[22] => ReadDataW.DATAA
ReadDataM[23] => ReadDataW.DATAA
ReadDataM[24] => ReadDataW.DATAA
ReadDataM[25] => ReadDataW.DATAA
ReadDataM[26] => ReadDataW.DATAA
ReadDataM[27] => ReadDataW.DATAA
ReadDataM[28] => ReadDataW.DATAA
ReadDataM[29] => ReadDataW.DATAA
ReadDataM[30] => ReadDataW.DATAA
ReadDataM[31] => ReadDataW.DATAA
PCPlus4M[0] => PCPlus4W.DATAA
PCPlus4M[1] => PCPlus4W.DATAA
PCPlus4M[2] => PCPlus4W.DATAA
PCPlus4M[3] => PCPlus4W.DATAA
PCPlus4M[4] => PCPlus4W.DATAA
PCPlus4M[5] => PCPlus4W.DATAA
PCPlus4M[6] => PCPlus4W.DATAA
PCPlus4M[7] => PCPlus4W.DATAA
PCPlus4M[8] => PCPlus4W.DATAA
PCPlus4M[9] => PCPlus4W.DATAA
PCPlus4M[10] => PCPlus4W.DATAA
PCPlus4M[11] => PCPlus4W.DATAA
PCPlus4M[12] => PCPlus4W.DATAA
PCPlus4M[13] => PCPlus4W.DATAA
PCPlus4M[14] => PCPlus4W.DATAA
PCPlus4M[15] => PCPlus4W.DATAA
PCPlus4M[16] => PCPlus4W.DATAA
PCPlus4M[17] => PCPlus4W.DATAA
PCPlus4M[18] => PCPlus4W.DATAA
PCPlus4M[19] => PCPlus4W.DATAA
PCPlus4M[20] => PCPlus4W.DATAA
PCPlus4M[21] => PCPlus4W.DATAA
PCPlus4M[22] => PCPlus4W.DATAA
PCPlus4M[23] => PCPlus4W.DATAA
PCPlus4M[24] => PCPlus4W.DATAA
PCPlus4M[25] => PCPlus4W.DATAA
PCPlus4M[26] => PCPlus4W.DATAA
PCPlus4M[27] => PCPlus4W.DATAA
PCPlus4M[28] => PCPlus4W.DATAA
PCPlus4M[29] => PCPlus4W.DATAA
PCPlus4M[30] => PCPlus4W.DATAA
PCPlus4M[31] => PCPlus4W.DATAA
RdM[0] => RdW.DATAA
RdM[1] => RdW.DATAA
RdM[2] => RdW.DATAA
RdM[3] => RdW.DATAA
RdM[4] => RdW.DATAA
ALUResultW[0] <= ALUResultW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[1] <= ALUResultW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[2] <= ALUResultW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[3] <= ALUResultW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[4] <= ALUResultW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[5] <= ALUResultW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[6] <= ALUResultW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[7] <= ALUResultW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[8] <= ALUResultW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[9] <= ALUResultW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[10] <= ALUResultW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[11] <= ALUResultW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[12] <= ALUResultW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[13] <= ALUResultW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[14] <= ALUResultW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[15] <= ALUResultW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[16] <= ALUResultW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[17] <= ALUResultW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[18] <= ALUResultW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[19] <= ALUResultW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[20] <= ALUResultW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[21] <= ALUResultW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[22] <= ALUResultW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[23] <= ALUResultW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[24] <= ALUResultW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[25] <= ALUResultW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[26] <= ALUResultW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[27] <= ALUResultW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[28] <= ALUResultW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[29] <= ALUResultW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[30] <= ALUResultW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultW[31] <= ALUResultW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0] <= ReadDataW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1] <= ReadDataW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2] <= ReadDataW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3] <= ReadDataW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4] <= ReadDataW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5] <= ReadDataW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[6] <= ReadDataW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[7] <= ReadDataW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[8] <= ReadDataW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[9] <= ReadDataW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[10] <= ReadDataW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[11] <= ReadDataW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[12] <= ReadDataW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[13] <= ReadDataW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[14] <= ReadDataW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[15] <= ReadDataW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[16] <= ReadDataW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[17] <= ReadDataW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[18] <= ReadDataW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[19] <= ReadDataW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[20] <= ReadDataW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[21] <= ReadDataW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[22] <= ReadDataW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[23] <= ReadDataW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[24] <= ReadDataW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[25] <= ReadDataW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[26] <= ReadDataW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[27] <= ReadDataW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[28] <= ReadDataW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[29] <= ReadDataW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[30] <= ReadDataW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[31] <= ReadDataW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[0] <= PCPlus4W[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[1] <= PCPlus4W[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[2] <= PCPlus4W[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[3] <= PCPlus4W[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[4] <= PCPlus4W[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[5] <= PCPlus4W[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[6] <= PCPlus4W[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[7] <= PCPlus4W[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[8] <= PCPlus4W[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[9] <= PCPlus4W[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[10] <= PCPlus4W[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[11] <= PCPlus4W[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[12] <= PCPlus4W[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[13] <= PCPlus4W[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[14] <= PCPlus4W[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[15] <= PCPlus4W[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[16] <= PCPlus4W[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[17] <= PCPlus4W[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[18] <= PCPlus4W[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[19] <= PCPlus4W[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[20] <= PCPlus4W[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[21] <= PCPlus4W[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[22] <= PCPlus4W[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[23] <= PCPlus4W[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[24] <= PCPlus4W[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[25] <= PCPlus4W[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[26] <= PCPlus4W[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[27] <= PCPlus4W[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[28] <= PCPlus4W[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[29] <= PCPlus4W[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[30] <= PCPlus4W[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[31] <= PCPlus4W[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdW[0] <= RdW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdW[1] <= RdW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdW[2] <= RdW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdW[3] <= RdW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdW[4] <= RdW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|r32x32:inst20
clk => rf.we_a.CLK
clk => rf.waddr_a[4].CLK
clk => rf.waddr_a[3].CLK
clk => rf.waddr_a[2].CLK
clk => rf.waddr_a[1].CLK
clk => rf.waddr_a[0].CLK
clk => rf.data_a[31].CLK
clk => rf.data_a[30].CLK
clk => rf.data_a[29].CLK
clk => rf.data_a[28].CLK
clk => rf.data_a[27].CLK
clk => rf.data_a[26].CLK
clk => rf.data_a[25].CLK
clk => rf.data_a[24].CLK
clk => rf.data_a[23].CLK
clk => rf.data_a[22].CLK
clk => rf.data_a[21].CLK
clk => rf.data_a[20].CLK
clk => rf.data_a[19].CLK
clk => rf.data_a[18].CLK
clk => rf.data_a[17].CLK
clk => rf.data_a[16].CLK
clk => rf.data_a[15].CLK
clk => rf.data_a[14].CLK
clk => rf.data_a[13].CLK
clk => rf.data_a[12].CLK
clk => rf.data_a[11].CLK
clk => rf.data_a[10].CLK
clk => rf.data_a[9].CLK
clk => rf.data_a[8].CLK
clk => rf.data_a[7].CLK
clk => rf.data_a[6].CLK
clk => rf.data_a[5].CLK
clk => rf.data_a[4].CLK
clk => rf.data_a[3].CLK
clk => rf.data_a[2].CLK
clk => rf.data_a[1].CLK
clk => rf.data_a[0].CLK
clk => rf.CLK0
we3 => rf.we_a.DATAIN
we3 => rf.WE
a1[0] => Equal0.IN31
a1[0] => rf.RADDR
a1[1] => Equal0.IN30
a1[1] => rf.RADDR1
a1[2] => Equal0.IN29
a1[2] => rf.RADDR2
a1[3] => Equal0.IN28
a1[3] => rf.RADDR3
a1[4] => Equal0.IN27
a1[4] => rf.RADDR4
a2[0] => Equal1.IN31
a2[0] => rf.PORTBRADDR
a2[1] => Equal1.IN30
a2[1] => rf.PORTBRADDR1
a2[2] => Equal1.IN29
a2[2] => rf.PORTBRADDR2
a2[3] => Equal1.IN28
a2[3] => rf.PORTBRADDR3
a2[4] => Equal1.IN27
a2[4] => rf.PORTBRADDR4
a3[0] => rf.waddr_a[0].DATAIN
a3[0] => rf.WADDR
a3[1] => rf.waddr_a[1].DATAIN
a3[1] => rf.WADDR1
a3[2] => rf.waddr_a[2].DATAIN
a3[2] => rf.WADDR2
a3[3] => rf.waddr_a[3].DATAIN
a3[3] => rf.WADDR3
a3[4] => rf.waddr_a[4].DATAIN
a3[4] => rf.WADDR4
wd3[0] => rf.data_a[0].DATAIN
wd3[0] => rf.DATAIN
wd3[1] => rf.data_a[1].DATAIN
wd3[1] => rf.DATAIN1
wd3[2] => rf.data_a[2].DATAIN
wd3[2] => rf.DATAIN2
wd3[3] => rf.data_a[3].DATAIN
wd3[3] => rf.DATAIN3
wd3[4] => rf.data_a[4].DATAIN
wd3[4] => rf.DATAIN4
wd3[5] => rf.data_a[5].DATAIN
wd3[5] => rf.DATAIN5
wd3[6] => rf.data_a[6].DATAIN
wd3[6] => rf.DATAIN6
wd3[7] => rf.data_a[7].DATAIN
wd3[7] => rf.DATAIN7
wd3[8] => rf.data_a[8].DATAIN
wd3[8] => rf.DATAIN8
wd3[9] => rf.data_a[9].DATAIN
wd3[9] => rf.DATAIN9
wd3[10] => rf.data_a[10].DATAIN
wd3[10] => rf.DATAIN10
wd3[11] => rf.data_a[11].DATAIN
wd3[11] => rf.DATAIN11
wd3[12] => rf.data_a[12].DATAIN
wd3[12] => rf.DATAIN12
wd3[13] => rf.data_a[13].DATAIN
wd3[13] => rf.DATAIN13
wd3[14] => rf.data_a[14].DATAIN
wd3[14] => rf.DATAIN14
wd3[15] => rf.data_a[15].DATAIN
wd3[15] => rf.DATAIN15
wd3[16] => rf.data_a[16].DATAIN
wd3[16] => rf.DATAIN16
wd3[17] => rf.data_a[17].DATAIN
wd3[17] => rf.DATAIN17
wd3[18] => rf.data_a[18].DATAIN
wd3[18] => rf.DATAIN18
wd3[19] => rf.data_a[19].DATAIN
wd3[19] => rf.DATAIN19
wd3[20] => rf.data_a[20].DATAIN
wd3[20] => rf.DATAIN20
wd3[21] => rf.data_a[21].DATAIN
wd3[21] => rf.DATAIN21
wd3[22] => rf.data_a[22].DATAIN
wd3[22] => rf.DATAIN22
wd3[23] => rf.data_a[23].DATAIN
wd3[23] => rf.DATAIN23
wd3[24] => rf.data_a[24].DATAIN
wd3[24] => rf.DATAIN24
wd3[25] => rf.data_a[25].DATAIN
wd3[25] => rf.DATAIN25
wd3[26] => rf.data_a[26].DATAIN
wd3[26] => rf.DATAIN26
wd3[27] => rf.data_a[27].DATAIN
wd3[27] => rf.DATAIN27
wd3[28] => rf.data_a[28].DATAIN
wd3[28] => rf.DATAIN28
wd3[29] => rf.data_a[29].DATAIN
wd3[29] => rf.DATAIN29
wd3[30] => rf.data_a[30].DATAIN
wd3[30] => rf.DATAIN30
wd3[31] => rf.data_a[31].DATAIN
wd3[31] => rf.DATAIN31
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= rd2.DB_MAX_OUTPUT_PORT_TYPE


|top|mux3:inst25
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
d2[0] => y.DATAB
d2[1] => y.DATAB
d2[2] => y.DATAB
d2[3] => y.DATAB
d2[4] => y.DATAB
d2[5] => y.DATAB
d2[6] => y.DATAB
d2[7] => y.DATAB
d2[8] => y.DATAB
d2[9] => y.DATAB
d2[10] => y.DATAB
d2[11] => y.DATAB
d2[12] => y.DATAB
d2[13] => y.DATAB
d2[14] => y.DATAB
d2[15] => y.DATAB
d2[16] => y.DATAB
d2[17] => y.DATAB
d2[18] => y.DATAB
d2[19] => y.DATAB
d2[20] => y.DATAB
d2[21] => y.DATAB
d2[22] => y.DATAB
d2[23] => y.DATAB
d2[24] => y.DATAB
d2[25] => y.DATAB
d2[26] => y.DATAB
d2[27] => y.DATAB
d2[28] => y.DATAB
d2[29] => y.DATAB
d2[30] => y.DATAB
d2[31] => y.DATAB
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[0] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
s[1] => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


