<?xml version="1.0" encoding="UTF-8"?>
<module id="VPAC" HW_revision="1" XML_version="1" description="Vision Pre-Processing Accelerator (VPAC)" hidden="false">
	<register id="PID" acronym="PID"  width="32" offset="0x0" description="VPAC PID"   >
		<bitfield id="MINOR" rwaccess="RO" description="Minor Revision. " end="0" begin="5" width="6" page="0" />
		<bitfield id="CUSTOM" rwaccess="RO" description="Indicates a special version for a particular device. " end="6" begin="7" width="2" page="0" />
		<bitfield id="MAJOR" rwaccess="RO" description="Major Revision.  " end="8" begin="10" width="3" page="0" />
		<bitfield id="RTL" rwaccess="RO" description="RTL Version. " end="11" begin="15" width="5" page="0" />
		<bitfield id="FUNC" rwaccess="RO" description="Function indicates a software compatible module family. " end="16" begin="27" width="12" page="0" />
		<bitfield id="BU" rwaccess="RO" description="BU indicator" end="28" begin="29" width="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description="Used to  distinguish between old scheme and new scheme. Spare bit to encode future schemes" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="ENABLE" acronym="ENABLE"  width="32" offset="0x4" description="VPAC accelerators Enable; used in clock gating accelerator when disabled. NOT SUPPORTED IN current VERSION"   >
		<bitfield id="viss0_enable" rwaccess="RW" description="'1' --> viss0 is enabled , '0' --> viss0 is disabled" end="0" begin="0" width="1" page="0" />
		<bitfield id="ldc0_enable" rwaccess="RW" description="'1' --> ldc0 is enabled , '0' --> ldc0 is disabled" end="2" begin="2" width="1" page="0" />
		<bitfield id="msc_enable" rwaccess="RW" description="'1' --> msc is enabled , '0' --> msc is disabled" end="4" begin="4" width="1" page="0" />
		<bitfield id="nf_enable" rwaccess="RW" description="'1' --> nf is enabled , '0' --> nf is disabled" end="5" begin="5" width="1" page="0" />
	</register>
	<register id="CG_ENABLE_OVERRIDE" acronym="CG_ENABLE_OVERRIDE"  width="32" offset="0x8" description="Register to override the root clock gating done in VPAC to reduce power.By default these bits are 0. it should be set to 1 only when we encounter some silicon bug. NOT SUPPORTED in current Version"   >
		<bitfield id="cg_override" rwaccess="RW" description="clock gating override" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="VPAC_CTRL" acronym="VPAC_CTRL"  width="32" offset="0xC" description="Register to control and do event selection for VPAC module"   >
		<bitfield id="CTSET_RT_UTC_IN" rwaccess="RW" description="select config for CTSET[174:143] '0' --> Select UTC1 (NRT) utc1_channel_start[63:32] , '1' --> Select UTC0 (RT) utc0_channel_start[31:0]" end="0" begin="0" width="1" page="0" />
		<bitfield id="CTSET_RT_UTC_OUT" rwaccess="RW" description="select config for CTSET[238:207] '0' --> Select UTC1 (NRT) utc1_ctset_intr[63:32]  , '1' --> Select UTC0 (RT) utc0_ctset_intr[31:0]" end="1" begin="1" width="1" page="0" />
		<bitfield id="CTSET_HWA_SL2_DBG" rwaccess="RW" description="select config for CTSET[142:111] '0' --> Select UTC1 (NRT) utc1_channel_start[31:0] , '1' --> Select nf,msc,ldc0,viss0 master ports (sreq,rreq,creq stall,valid creq)" end="2" begin="2" width="1" page="0" />
		<bitfield id="CTSET_UTC_SL2_DBG" rwaccess="RW" description="select config for CTSET[254:239] '0' --> select ext_ctset_event[15:0] , '1' --> Select utc1_wr,utc1_rd,utc0_wr,utc0_rd master ports (sreq,rreq,creq stall,valid creq)" end="3" begin="3" width="1" page="0" />
		<bitfield id="CTSET_DMA_SOC_DBG" rwaccess="RW" description="select config for CTSET[206:175] '0' --> select UTC1 (NRT) utc1_ctset_intr[31:0] , '1' --> Select ldc0_rd,utc1_ext,utc0_ext master ports (sreq,rreq,creq stall,valid creq)" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="REVISION" acronym="REVISION"  width="32" offset="0x0" description="Revision Register"   >
		<bitfield id="MINREV" rwaccess="RO" description="Minor revision" end="0" begin="5" width="6" page="0" />
		<bitfield id="CUSTOM" rwaccess="RO" description="Custom revision" end="6" begin="7" width="2" page="0" />
		<bitfield id="MAJREV" rwaccess="RO" description="Major revision" end="8" begin="10" width="3" page="0" />
		<bitfield id="RTLVER" rwaccess="RO" description="RTL revisions" end="11" begin="15" width="5" page="0" />
		<bitfield id="FUNCTION" rwaccess="RO" description="Module ID" end="16" begin="27" width="12" page="0" />
		<bitfield id="BU" rwaccess="RO" description="BU" end="28" begin="29" width="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description="Scheme" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="eoi_reg" acronym="eoi_reg"  width="32" offset="0x10" description="End of Interrupt Register"   >
		<bitfield id="eoi_vector" rwaccess="RW" description="End of Interrupt Vector" end="0" begin="7" width="8" page="0" />
	</register>
	<register id="intr_vector_reg" acronym="intr_vector_reg"  width="32" offset="0x14" description="Interrupt Vector Register"   >
		<bitfield id="intr_vector" rwaccess="RO" description="Interrupt Vector Register" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_0_0" acronym="enable_reg_level_vpac_out_0_0"  width="32" offset="0x100" description="Enable Register 0"   >
		<bitfield id="enable_level_vpac_out_0_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_0_1" acronym="enable_reg_level_vpac_out_0_1"  width="32" offset="0x104" description="Enable Register 1"   >
		<bitfield id="enable_level_vpac_out_0_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_0_2" acronym="enable_reg_level_vpac_out_0_2"  width="32" offset="0x108" description="Enable Register 2"   >
		<bitfield id="enable_level_vpac_out_0_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_nf_frame_done" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_0_3" acronym="enable_reg_level_vpac_out_0_3"  width="32" offset="0x10C" description="Enable Register 3"   >
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_0" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_1" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_2" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_3" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_4" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_5" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_6" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_tdone_0" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_tdone_2" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_tdone_4" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_tdone_5" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_tdone_6" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_dec_0" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_dec_1" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_0_4" acronym="enable_reg_level_vpac_out_0_4"  width="32" offset="0x110" description="Enable Register 4"   >
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_0_5" acronym="enable_reg_level_vpac_out_0_5"  width="32" offset="0x114" description="Enable Register 5"   >
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_0_6" acronym="enable_reg_level_vpac_out_0_6"  width="32" offset="0x118" description="Enable Register 6"   >
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_32" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_33" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_34" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_35" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_36" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_37" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_38" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_39" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_40" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_41" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_42" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_43" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_44" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_45" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_46" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_47" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_48" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_49" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_50" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_51" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_52" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_53" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_54" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_55" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_56" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_57" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_58" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_59" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_60" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_61" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_62" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_63" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_0_7" acronym="enable_reg_level_vpac_out_0_7"  width="32" offset="0x11C" description="Enable Register 7"   >
		<bitfield id="enable_level_vpac_out_0_en_utc0_error" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_error" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ctm_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_0_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_1_0" acronym="enable_reg_level_vpac_out_1_0"  width="32" offset="0x120" description="Enable Register 8"   >
		<bitfield id="enable_level_vpac_out_1_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_1_1" acronym="enable_reg_level_vpac_out_1_1"  width="32" offset="0x124" description="Enable Register 9"   >
		<bitfield id="enable_level_vpac_out_1_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_1_2" acronym="enable_reg_level_vpac_out_1_2"  width="32" offset="0x128" description="Enable Register 10"   >
		<bitfield id="enable_level_vpac_out_1_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_nf_frame_done" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_1_3" acronym="enable_reg_level_vpac_out_1_3"  width="32" offset="0x12C" description="Enable Register 11"   >
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_0" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_1" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_2" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_3" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_4" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_5" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_6" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_tdone_0" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_tdone_2" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_tdone_4" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_tdone_5" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_tdone_6" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_dec_0" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_dec_1" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_1_4" acronym="enable_reg_level_vpac_out_1_4"  width="32" offset="0x130" description="Enable Register 12"   >
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_1_5" acronym="enable_reg_level_vpac_out_1_5"  width="32" offset="0x134" description="Enable Register 13"   >
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_1_6" acronym="enable_reg_level_vpac_out_1_6"  width="32" offset="0x138" description="Enable Register 14"   >
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_32" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_33" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_34" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_35" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_36" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_37" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_38" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_39" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_40" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_41" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_42" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_43" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_44" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_45" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_46" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_47" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_48" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_49" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_50" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_51" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_52" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_53" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_54" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_55" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_56" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_57" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_58" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_59" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_60" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_61" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_62" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_63" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_1_7" acronym="enable_reg_level_vpac_out_1_7"  width="32" offset="0x13C" description="Enable Register 15"   >
		<bitfield id="enable_level_vpac_out_1_en_utc0_error" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_error" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ctm_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_1_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_2_0" acronym="enable_reg_level_vpac_out_2_0"  width="32" offset="0x140" description="Enable Register 16"   >
		<bitfield id="enable_level_vpac_out_2_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_2_1" acronym="enable_reg_level_vpac_out_2_1"  width="32" offset="0x144" description="Enable Register 17"   >
		<bitfield id="enable_level_vpac_out_2_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_2_2" acronym="enable_reg_level_vpac_out_2_2"  width="32" offset="0x148" description="Enable Register 18"   >
		<bitfield id="enable_level_vpac_out_2_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_nf_frame_done" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_2_3" acronym="enable_reg_level_vpac_out_2_3"  width="32" offset="0x14C" description="Enable Register 19"   >
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_0" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_1" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_2" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_3" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_4" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_5" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_6" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_tdone_0" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_tdone_2" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_tdone_4" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_tdone_5" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_tdone_6" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_dec_0" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_dec_1" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_2_4" acronym="enable_reg_level_vpac_out_2_4"  width="32" offset="0x150" description="Enable Register 20"   >
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_2_5" acronym="enable_reg_level_vpac_out_2_5"  width="32" offset="0x154" description="Enable Register 21"   >
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_2_6" acronym="enable_reg_level_vpac_out_2_6"  width="32" offset="0x158" description="Enable Register 22"   >
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_32" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_33" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_34" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_35" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_36" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_37" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_38" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_39" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_40" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_41" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_42" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_43" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_44" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_45" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_46" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_47" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_48" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_49" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_50" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_51" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_52" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_53" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_54" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_55" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_56" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_57" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_58" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_59" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_60" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_61" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_62" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_63" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_2_7" acronym="enable_reg_level_vpac_out_2_7"  width="32" offset="0x15C" description="Enable Register 23"   >
		<bitfield id="enable_level_vpac_out_2_en_utc0_error" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_error" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ctm_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_2_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_3_0" acronym="enable_reg_level_vpac_out_3_0"  width="32" offset="0x160" description="Enable Register 24"   >
		<bitfield id="enable_level_vpac_out_3_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_3_1" acronym="enable_reg_level_vpac_out_3_1"  width="32" offset="0x164" description="Enable Register 25"   >
		<bitfield id="enable_level_vpac_out_3_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_3_2" acronym="enable_reg_level_vpac_out_3_2"  width="32" offset="0x168" description="Enable Register 26"   >
		<bitfield id="enable_level_vpac_out_3_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_nf_frame_done" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_3_3" acronym="enable_reg_level_vpac_out_3_3"  width="32" offset="0x16C" description="Enable Register 27"   >
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_0" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_1" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_2" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_3" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_4" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_5" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_6" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_tdone_0" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_tdone_2" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_tdone_4" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_tdone_5" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_tdone_6" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_dec_0" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_dec_1" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_3_4" acronym="enable_reg_level_vpac_out_3_4"  width="32" offset="0x170" description="Enable Register 28"   >
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_3_5" acronym="enable_reg_level_vpac_out_3_5"  width="32" offset="0x174" description="Enable Register 29"   >
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_3_6" acronym="enable_reg_level_vpac_out_3_6"  width="32" offset="0x178" description="Enable Register 30"   >
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_32" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_33" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_34" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_35" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_36" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_37" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_38" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_39" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_40" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_41" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_42" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_43" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_44" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_45" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_46" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_47" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_48" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_49" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_50" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_51" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_52" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_53" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_54" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_55" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_56" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_57" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_58" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_59" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_60" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_61" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_62" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_63" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_3_7" acronym="enable_reg_level_vpac_out_3_7"  width="32" offset="0x17C" description="Enable Register 31"   >
		<bitfield id="enable_level_vpac_out_3_en_utc0_error" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_error" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ctm_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_3_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_4_0" acronym="enable_reg_level_vpac_out_4_0"  width="32" offset="0x180" description="Enable Register 32"   >
		<bitfield id="enable_level_vpac_out_4_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_4_1" acronym="enable_reg_level_vpac_out_4_1"  width="32" offset="0x184" description="Enable Register 33"   >
		<bitfield id="enable_level_vpac_out_4_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_4_2" acronym="enable_reg_level_vpac_out_4_2"  width="32" offset="0x188" description="Enable Register 34"   >
		<bitfield id="enable_level_vpac_out_4_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_nf_frame_done" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_4_3" acronym="enable_reg_level_vpac_out_4_3"  width="32" offset="0x18C" description="Enable Register 35"   >
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_0" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_1" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_2" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_3" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_4" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_5" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_6" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_tdone_0" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_tdone_2" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_tdone_4" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_tdone_5" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_tdone_6" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_dec_0" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_dec_1" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_4_4" acronym="enable_reg_level_vpac_out_4_4"  width="32" offset="0x190" description="Enable Register 36"   >
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_4_5" acronym="enable_reg_level_vpac_out_4_5"  width="32" offset="0x194" description="Enable Register 37"   >
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_4_6" acronym="enable_reg_level_vpac_out_4_6"  width="32" offset="0x198" description="Enable Register 38"   >
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_32" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_33" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_34" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_35" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_36" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_37" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_38" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_39" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_40" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_41" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_42" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_43" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_44" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_45" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_46" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_47" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_48" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_49" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_50" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_51" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_52" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_53" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_54" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_55" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_56" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_57" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_58" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_59" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_60" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_61" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_62" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_63" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_4_7" acronym="enable_reg_level_vpac_out_4_7"  width="32" offset="0x19C" description="Enable Register 39"   >
		<bitfield id="enable_level_vpac_out_4_en_utc0_error" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_error" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ctm_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_4_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_5_0" acronym="enable_reg_level_vpac_out_5_0"  width="32" offset="0x1A0" description="Enable Register 40"   >
		<bitfield id="enable_level_vpac_out_5_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_5_1" acronym="enable_reg_level_vpac_out_5_1"  width="32" offset="0x1A4" description="Enable Register 41"   >
		<bitfield id="enable_level_vpac_out_5_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_5_2" acronym="enable_reg_level_vpac_out_5_2"  width="32" offset="0x1A8" description="Enable Register 42"   >
		<bitfield id="enable_level_vpac_out_5_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_nf_frame_done" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_5_3" acronym="enable_reg_level_vpac_out_5_3"  width="32" offset="0x1AC" description="Enable Register 43"   >
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_0" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_1" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_2" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_3" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_4" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_5" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_6" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_tdone_0" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_tdone_2" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_tdone_4" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_tdone_5" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_tdone_6" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_dec_0" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_dec_1" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_5_4" acronym="enable_reg_level_vpac_out_5_4"  width="32" offset="0x1B0" description="Enable Register 44"   >
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_5_5" acronym="enable_reg_level_vpac_out_5_5"  width="32" offset="0x1B4" description="Enable Register 45"   >
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_0" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_1" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_2" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_3" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_4" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_5" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_6" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_7" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_8" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_9" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_10" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_11" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_12" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_13" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_14" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_15" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_16" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_17" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_18" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_19" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_20" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_21" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_22" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_23" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_24" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_25" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_26" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_27" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_28" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_29" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_30" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_31" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_5_6" acronym="enable_reg_level_vpac_out_5_6"  width="32" offset="0x1B8" description="Enable Register 46"   >
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_32" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_33" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_34" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_35" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_36" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_37" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_38" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_39" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_40" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_41" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_42" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_43" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_44" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_45" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_46" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_47" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_48" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_49" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_50" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_51" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_52" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_53" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_54" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_55" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_56" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_57" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_58" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_59" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_60" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_61" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_62" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_63" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_vpac_out_5_7" acronym="enable_reg_level_vpac_out_5_7"  width="32" offset="0x1BC" description="Enable Register 47"   >
		<bitfield id="enable_level_vpac_out_5_en_utc0_error" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_error" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_prot_err" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ctm_pulse" rwaccess="RW" description="Enable Set for level_vpac_out_5_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_0_0" acronym="enable_reg_pulse_vpac_out_0_0"  width="32" offset="0x1C0" description="Enable Register 48"   >
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_0_1" acronym="enable_reg_pulse_vpac_out_0_1"  width="32" offset="0x1C4" description="Enable Register 49"   >
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_0_2" acronym="enable_reg_pulse_vpac_out_0_2"  width="32" offset="0x1C8" description="Enable Register 50"   >
		<bitfield id="enable_pulse_vpac_out_0_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_nf_frame_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_0_3" acronym="enable_reg_pulse_vpac_out_0_3"  width="32" offset="0x1CC" description="Enable Register 51"   >
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_tdone_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_tdone_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_tdone_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_tdone_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_tdone_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_dec_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_dec_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_0_4" acronym="enable_reg_pulse_vpac_out_0_4"  width="32" offset="0x1D0" description="Enable Register 52"   >
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_0_5" acronym="enable_reg_pulse_vpac_out_0_5"  width="32" offset="0x1D4" description="Enable Register 53"   >
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_0_6" acronym="enable_reg_pulse_vpac_out_0_6"  width="32" offset="0x1D8" description="Enable Register 54"   >
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_32" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_33" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_34" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_35" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_36" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_37" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_38" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_39" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_40" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_41" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_42" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_43" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_44" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_45" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_46" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_47" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_48" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_49" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_50" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_51" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_52" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_53" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_54" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_55" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_56" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_57" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_58" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_59" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_60" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_61" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_62" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_63" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_0_7" acronym="enable_reg_pulse_vpac_out_0_7"  width="32" offset="0x1DC" description="Enable Register 55"   >
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ctm_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_0_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_1_0" acronym="enable_reg_pulse_vpac_out_1_0"  width="32" offset="0x1E0" description="Enable Register 56"   >
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_1_1" acronym="enable_reg_pulse_vpac_out_1_1"  width="32" offset="0x1E4" description="Enable Register 57"   >
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_1_2" acronym="enable_reg_pulse_vpac_out_1_2"  width="32" offset="0x1E8" description="Enable Register 58"   >
		<bitfield id="enable_pulse_vpac_out_1_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_nf_frame_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_1_3" acronym="enable_reg_pulse_vpac_out_1_3"  width="32" offset="0x1EC" description="Enable Register 59"   >
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_tdone_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_tdone_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_tdone_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_tdone_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_tdone_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_dec_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_dec_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_1_4" acronym="enable_reg_pulse_vpac_out_1_4"  width="32" offset="0x1F0" description="Enable Register 60"   >
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_1_5" acronym="enable_reg_pulse_vpac_out_1_5"  width="32" offset="0x1F4" description="Enable Register 61"   >
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_1_6" acronym="enable_reg_pulse_vpac_out_1_6"  width="32" offset="0x1F8" description="Enable Register 62"   >
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_32" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_33" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_34" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_35" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_36" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_37" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_38" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_39" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_40" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_41" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_42" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_43" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_44" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_45" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_46" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_47" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_48" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_49" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_50" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_51" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_52" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_53" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_54" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_55" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_56" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_57" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_58" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_59" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_60" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_61" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_62" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_63" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_1_7" acronym="enable_reg_pulse_vpac_out_1_7"  width="32" offset="0x1FC" description="Enable Register 63"   >
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ctm_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_1_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_2_0" acronym="enable_reg_pulse_vpac_out_2_0"  width="32" offset="0x200" description="Enable Register 64"   >
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_2_1" acronym="enable_reg_pulse_vpac_out_2_1"  width="32" offset="0x204" description="Enable Register 65"   >
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_2_2" acronym="enable_reg_pulse_vpac_out_2_2"  width="32" offset="0x208" description="Enable Register 66"   >
		<bitfield id="enable_pulse_vpac_out_2_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_nf_frame_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_2_3" acronym="enable_reg_pulse_vpac_out_2_3"  width="32" offset="0x20C" description="Enable Register 67"   >
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_tdone_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_tdone_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_tdone_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_tdone_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_tdone_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_dec_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_dec_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_2_4" acronym="enable_reg_pulse_vpac_out_2_4"  width="32" offset="0x210" description="Enable Register 68"   >
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_2_5" acronym="enable_reg_pulse_vpac_out_2_5"  width="32" offset="0x214" description="Enable Register 69"   >
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_2_6" acronym="enable_reg_pulse_vpac_out_2_6"  width="32" offset="0x218" description="Enable Register 70"   >
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_32" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_33" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_34" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_35" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_36" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_37" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_38" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_39" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_40" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_41" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_42" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_43" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_44" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_45" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_46" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_47" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_48" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_49" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_50" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_51" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_52" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_53" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_54" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_55" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_56" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_57" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_58" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_59" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_60" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_61" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_62" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_63" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_2_7" acronym="enable_reg_pulse_vpac_out_2_7"  width="32" offset="0x21C" description="Enable Register 71"   >
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ctm_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_2_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_3_0" acronym="enable_reg_pulse_vpac_out_3_0"  width="32" offset="0x220" description="Enable Register 72"   >
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_3_1" acronym="enable_reg_pulse_vpac_out_3_1"  width="32" offset="0x224" description="Enable Register 73"   >
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_3_2" acronym="enable_reg_pulse_vpac_out_3_2"  width="32" offset="0x228" description="Enable Register 74"   >
		<bitfield id="enable_pulse_vpac_out_3_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_nf_frame_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_3_3" acronym="enable_reg_pulse_vpac_out_3_3"  width="32" offset="0x22C" description="Enable Register 75"   >
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_tdone_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_tdone_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_tdone_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_tdone_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_tdone_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_dec_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_dec_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_3_4" acronym="enable_reg_pulse_vpac_out_3_4"  width="32" offset="0x230" description="Enable Register 76"   >
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_3_5" acronym="enable_reg_pulse_vpac_out_3_5"  width="32" offset="0x234" description="Enable Register 77"   >
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_3_6" acronym="enable_reg_pulse_vpac_out_3_6"  width="32" offset="0x238" description="Enable Register 78"   >
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_32" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_33" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_34" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_35" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_36" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_37" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_38" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_39" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_40" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_41" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_42" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_43" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_44" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_45" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_46" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_47" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_48" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_49" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_50" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_51" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_52" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_53" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_54" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_55" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_56" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_57" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_58" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_59" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_60" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_61" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_62" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_63" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_3_7" acronym="enable_reg_pulse_vpac_out_3_7"  width="32" offset="0x23C" description="Enable Register 79"   >
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ctm_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_3_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_4_0" acronym="enable_reg_pulse_vpac_out_4_0"  width="32" offset="0x240" description="Enable Register 80"   >
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_4_1" acronym="enable_reg_pulse_vpac_out_4_1"  width="32" offset="0x244" description="Enable Register 81"   >
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_4_2" acronym="enable_reg_pulse_vpac_out_4_2"  width="32" offset="0x248" description="Enable Register 82"   >
		<bitfield id="enable_pulse_vpac_out_4_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_nf_frame_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_4_3" acronym="enable_reg_pulse_vpac_out_4_3"  width="32" offset="0x24C" description="Enable Register 83"   >
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_tdone_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_tdone_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_tdone_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_tdone_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_tdone_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_dec_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_dec_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_4_4" acronym="enable_reg_pulse_vpac_out_4_4"  width="32" offset="0x250" description="Enable Register 84"   >
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_4_5" acronym="enable_reg_pulse_vpac_out_4_5"  width="32" offset="0x254" description="Enable Register 85"   >
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_4_6" acronym="enable_reg_pulse_vpac_out_4_6"  width="32" offset="0x258" description="Enable Register 86"   >
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_32" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_33" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_34" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_35" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_36" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_37" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_38" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_39" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_40" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_41" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_42" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_43" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_44" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_45" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_46" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_47" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_48" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_49" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_50" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_51" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_52" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_53" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_54" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_55" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_56" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_57" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_58" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_59" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_60" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_61" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_62" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_63" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_4_7" acronym="enable_reg_pulse_vpac_out_4_7"  width="32" offset="0x25C" description="Enable Register 87"   >
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ctm_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_4_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_5_0" acronym="enable_reg_pulse_vpac_out_5_0"  width="32" offset="0x260" description="Enable Register 88"   >
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_rawfe_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_rawfe_aew_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_rawfe_af_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_nsf4v_hblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_nsf4v_vblank_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_filt_start" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_filt_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_hsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_vsync_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_fcfa_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_fcc_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_fcc_hist_read_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_ee_cfg_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_ee_syncovf_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_lse_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_lse_cal_vp_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_5_1" acronym="enable_reg_pulse_vpac_out_5_1"  width="32" offset="0x264" description="Enable Register 89"   >
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_pix_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_ifr_outofbound" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_int_szovf" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_vbusm_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_5_2" acronym="enable_reg_pulse_vpac_out_5_2"  width="32" offset="0x268" description="Enable Register 90"   >
		<bitfield id="enable_pulse_vpac_out_5_en_msc_lse_fr_done_evt_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_msc_lse_fr_done_evt_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_msc_lse_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_msc_lse_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_nf_frame_done" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_nf_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_nf_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_5_3" acronym="enable_reg_pulse_vpac_out_5_3"  width="32" offset="0x26C" description="Enable Register 91"   >
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_tdone_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_tdone_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_tdone_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_tdone_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_tdone_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_dec_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_dec_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_pend_0_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_pend_0_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_pend_1_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_pend_1_level" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_watchdogtimer_err_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_watchdogtimer_err_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_watchdogtimer_err_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_watchdogtimer_err_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_5_4" acronym="enable_reg_pulse_vpac_out_5_4"  width="32" offset="0x270" description="Enable Register 92"   >
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_5_5" acronym="enable_reg_pulse_vpac_out_5_5"  width="32" offset="0x274" description="Enable Register 93"   >
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_0" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_1" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_2" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_3" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_4" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_5" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_6" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_7" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_8" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_9" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_10" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_11" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_12" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_13" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_14" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_15" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_16" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_17" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_18" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_19" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_20" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_21" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_22" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_23" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_24" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_25" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_26" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_27" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_28" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_29" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_30" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_31" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_5_6" acronym="enable_reg_pulse_vpac_out_5_6"  width="32" offset="0x278" description="Enable Register 94"   >
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_32" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_33" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_34" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_35" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_36" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_37" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_38" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_39" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_40" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_41" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_42" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_43" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_44" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_45" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_46" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_47" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_48" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_49" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_50" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_51" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_52" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_53" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_54" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_55" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_56" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_57" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_58" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_59" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_60" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_61" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_62" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_63" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_vpac_out_5_7" acronym="enable_reg_pulse_vpac_out_5_7"  width="32" offset="0x27C" description="Enable Register 95"   >
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_error" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_prot_err" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ctm_pulse" rwaccess="RW" description="Enable Set for pulse_vpac_out_5_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_0_0" acronym="enable_clr_reg_level_vpac_out_0_0"  width="32" offset="0x300" description="Enable Clear Register 0"   >
		<bitfield id="enable_level_vpac_out_0_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_0_1" acronym="enable_clr_reg_level_vpac_out_0_1"  width="32" offset="0x304" description="Enable Clear Register 1"   >
		<bitfield id="enable_level_vpac_out_0_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_0_2" acronym="enable_clr_reg_level_vpac_out_0_2"  width="32" offset="0x308" description="Enable Clear Register 2"   >
		<bitfield id="enable_level_vpac_out_0_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_0_3" acronym="enable_clr_reg_level_vpac_out_0_3"  width="32" offset="0x30C" description="Enable Clear Register 3"   >
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_0_4" acronym="enable_clr_reg_level_vpac_out_0_4"  width="32" offset="0x310" description="Enable Clear Register 4"   >
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_0_5" acronym="enable_clr_reg_level_vpac_out_0_5"  width="32" offset="0x314" description="Enable Clear Register 5"   >
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_0_6" acronym="enable_clr_reg_level_vpac_out_0_6"  width="32" offset="0x318" description="Enable Clear Register 6"   >
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_0_7" acronym="enable_clr_reg_level_vpac_out_0_7"  width="32" offset="0x31C" description="Enable Clear Register 7"   >
		<bitfield id="enable_level_vpac_out_0_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_0_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_0_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_1_0" acronym="enable_clr_reg_level_vpac_out_1_0"  width="32" offset="0x320" description="Enable Clear Register 8"   >
		<bitfield id="enable_level_vpac_out_1_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_1_1" acronym="enable_clr_reg_level_vpac_out_1_1"  width="32" offset="0x324" description="Enable Clear Register 9"   >
		<bitfield id="enable_level_vpac_out_1_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_1_2" acronym="enable_clr_reg_level_vpac_out_1_2"  width="32" offset="0x328" description="Enable Clear Register 10"   >
		<bitfield id="enable_level_vpac_out_1_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_1_3" acronym="enable_clr_reg_level_vpac_out_1_3"  width="32" offset="0x32C" description="Enable Clear Register 11"   >
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_1_4" acronym="enable_clr_reg_level_vpac_out_1_4"  width="32" offset="0x330" description="Enable Clear Register 12"   >
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_1_5" acronym="enable_clr_reg_level_vpac_out_1_5"  width="32" offset="0x334" description="Enable Clear Register 13"   >
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_1_6" acronym="enable_clr_reg_level_vpac_out_1_6"  width="32" offset="0x338" description="Enable Clear Register 14"   >
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_1_7" acronym="enable_clr_reg_level_vpac_out_1_7"  width="32" offset="0x33C" description="Enable Clear Register 15"   >
		<bitfield id="enable_level_vpac_out_1_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_1_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_1_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_2_0" acronym="enable_clr_reg_level_vpac_out_2_0"  width="32" offset="0x340" description="Enable Clear Register 16"   >
		<bitfield id="enable_level_vpac_out_2_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_2_1" acronym="enable_clr_reg_level_vpac_out_2_1"  width="32" offset="0x344" description="Enable Clear Register 17"   >
		<bitfield id="enable_level_vpac_out_2_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_2_2" acronym="enable_clr_reg_level_vpac_out_2_2"  width="32" offset="0x348" description="Enable Clear Register 18"   >
		<bitfield id="enable_level_vpac_out_2_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_2_3" acronym="enable_clr_reg_level_vpac_out_2_3"  width="32" offset="0x34C" description="Enable Clear Register 19"   >
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_2_4" acronym="enable_clr_reg_level_vpac_out_2_4"  width="32" offset="0x350" description="Enable Clear Register 20"   >
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_2_5" acronym="enable_clr_reg_level_vpac_out_2_5"  width="32" offset="0x354" description="Enable Clear Register 21"   >
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_2_6" acronym="enable_clr_reg_level_vpac_out_2_6"  width="32" offset="0x358" description="Enable Clear Register 22"   >
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_2_7" acronym="enable_clr_reg_level_vpac_out_2_7"  width="32" offset="0x35C" description="Enable Clear Register 23"   >
		<bitfield id="enable_level_vpac_out_2_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_2_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_2_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_3_0" acronym="enable_clr_reg_level_vpac_out_3_0"  width="32" offset="0x360" description="Enable Clear Register 24"   >
		<bitfield id="enable_level_vpac_out_3_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_3_1" acronym="enable_clr_reg_level_vpac_out_3_1"  width="32" offset="0x364" description="Enable Clear Register 25"   >
		<bitfield id="enable_level_vpac_out_3_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_3_2" acronym="enable_clr_reg_level_vpac_out_3_2"  width="32" offset="0x368" description="Enable Clear Register 26"   >
		<bitfield id="enable_level_vpac_out_3_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_3_3" acronym="enable_clr_reg_level_vpac_out_3_3"  width="32" offset="0x36C" description="Enable Clear Register 27"   >
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_3_4" acronym="enable_clr_reg_level_vpac_out_3_4"  width="32" offset="0x370" description="Enable Clear Register 28"   >
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_3_5" acronym="enable_clr_reg_level_vpac_out_3_5"  width="32" offset="0x374" description="Enable Clear Register 29"   >
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_3_6" acronym="enable_clr_reg_level_vpac_out_3_6"  width="32" offset="0x378" description="Enable Clear Register 30"   >
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_3_7" acronym="enable_clr_reg_level_vpac_out_3_7"  width="32" offset="0x37C" description="Enable Clear Register 31"   >
		<bitfield id="enable_level_vpac_out_3_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_3_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_3_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_4_0" acronym="enable_clr_reg_level_vpac_out_4_0"  width="32" offset="0x380" description="Enable Clear Register 32"   >
		<bitfield id="enable_level_vpac_out_4_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_4_1" acronym="enable_clr_reg_level_vpac_out_4_1"  width="32" offset="0x384" description="Enable Clear Register 33"   >
		<bitfield id="enable_level_vpac_out_4_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_4_2" acronym="enable_clr_reg_level_vpac_out_4_2"  width="32" offset="0x388" description="Enable Clear Register 34"   >
		<bitfield id="enable_level_vpac_out_4_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_4_3" acronym="enable_clr_reg_level_vpac_out_4_3"  width="32" offset="0x38C" description="Enable Clear Register 35"   >
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_4_4" acronym="enable_clr_reg_level_vpac_out_4_4"  width="32" offset="0x390" description="Enable Clear Register 36"   >
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_4_5" acronym="enable_clr_reg_level_vpac_out_4_5"  width="32" offset="0x394" description="Enable Clear Register 37"   >
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_4_6" acronym="enable_clr_reg_level_vpac_out_4_6"  width="32" offset="0x398" description="Enable Clear Register 38"   >
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_4_7" acronym="enable_clr_reg_level_vpac_out_4_7"  width="32" offset="0x39C" description="Enable Clear Register 39"   >
		<bitfield id="enable_level_vpac_out_4_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_4_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_4_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_5_0" acronym="enable_clr_reg_level_vpac_out_5_0"  width="32" offset="0x3A0" description="Enable Clear Register 40"   >
		<bitfield id="enable_level_vpac_out_5_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_5_1" acronym="enable_clr_reg_level_vpac_out_5_1"  width="32" offset="0x3A4" description="Enable Clear Register 41"   >
		<bitfield id="enable_level_vpac_out_5_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_5_2" acronym="enable_clr_reg_level_vpac_out_5_2"  width="32" offset="0x3A8" description="Enable Clear Register 42"   >
		<bitfield id="enable_level_vpac_out_5_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_5_3" acronym="enable_clr_reg_level_vpac_out_5_3"  width="32" offset="0x3AC" description="Enable Clear Register 43"   >
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_5_4" acronym="enable_clr_reg_level_vpac_out_5_4"  width="32" offset="0x3B0" description="Enable Clear Register 44"   >
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_5_5" acronym="enable_clr_reg_level_vpac_out_5_5"  width="32" offset="0x3B4" description="Enable Clear Register 45"   >
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_5_6" acronym="enable_clr_reg_level_vpac_out_5_6"  width="32" offset="0x3B8" description="Enable Clear Register 46"   >
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_vpac_out_5_7" acronym="enable_clr_reg_level_vpac_out_5_7"  width="32" offset="0x3BC" description="Enable Clear Register 47"   >
		<bitfield id="enable_level_vpac_out_5_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_vpac_out_5_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for level_vpac_out_5_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_0_0" acronym="enable_clr_reg_pulse_vpac_out_0_0"  width="32" offset="0x3C0" description="Enable Clear Register 48"   >
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_0_1" acronym="enable_clr_reg_pulse_vpac_out_0_1"  width="32" offset="0x3C4" description="Enable Clear Register 49"   >
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_0_2" acronym="enable_clr_reg_pulse_vpac_out_0_2"  width="32" offset="0x3C8" description="Enable Clear Register 50"   >
		<bitfield id="enable_pulse_vpac_out_0_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_0_3" acronym="enable_clr_reg_pulse_vpac_out_0_3"  width="32" offset="0x3CC" description="Enable Clear Register 51"   >
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_0_4" acronym="enable_clr_reg_pulse_vpac_out_0_4"  width="32" offset="0x3D0" description="Enable Clear Register 52"   >
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_0_5" acronym="enable_clr_reg_pulse_vpac_out_0_5"  width="32" offset="0x3D4" description="Enable Clear Register 53"   >
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_0_6" acronym="enable_clr_reg_pulse_vpac_out_0_6"  width="32" offset="0x3D8" description="Enable Clear Register 54"   >
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_0_7" acronym="enable_clr_reg_pulse_vpac_out_0_7"  width="32" offset="0x3DC" description="Enable Clear Register 55"   >
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_0_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_0_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_1_0" acronym="enable_clr_reg_pulse_vpac_out_1_0"  width="32" offset="0x3E0" description="Enable Clear Register 56"   >
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_1_1" acronym="enable_clr_reg_pulse_vpac_out_1_1"  width="32" offset="0x3E4" description="Enable Clear Register 57"   >
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_1_2" acronym="enable_clr_reg_pulse_vpac_out_1_2"  width="32" offset="0x3E8" description="Enable Clear Register 58"   >
		<bitfield id="enable_pulse_vpac_out_1_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_1_3" acronym="enable_clr_reg_pulse_vpac_out_1_3"  width="32" offset="0x3EC" description="Enable Clear Register 59"   >
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_1_4" acronym="enable_clr_reg_pulse_vpac_out_1_4"  width="32" offset="0x3F0" description="Enable Clear Register 60"   >
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_1_5" acronym="enable_clr_reg_pulse_vpac_out_1_5"  width="32" offset="0x3F4" description="Enable Clear Register 61"   >
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_1_6" acronym="enable_clr_reg_pulse_vpac_out_1_6"  width="32" offset="0x3F8" description="Enable Clear Register 62"   >
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_1_7" acronym="enable_clr_reg_pulse_vpac_out_1_7"  width="32" offset="0x3FC" description="Enable Clear Register 63"   >
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_1_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_1_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_2_0" acronym="enable_clr_reg_pulse_vpac_out_2_0"  width="32" offset="0x400" description="Enable Clear Register 64"   >
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_2_1" acronym="enable_clr_reg_pulse_vpac_out_2_1"  width="32" offset="0x404" description="Enable Clear Register 65"   >
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_2_2" acronym="enable_clr_reg_pulse_vpac_out_2_2"  width="32" offset="0x408" description="Enable Clear Register 66"   >
		<bitfield id="enable_pulse_vpac_out_2_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_2_3" acronym="enable_clr_reg_pulse_vpac_out_2_3"  width="32" offset="0x40C" description="Enable Clear Register 67"   >
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_2_4" acronym="enable_clr_reg_pulse_vpac_out_2_4"  width="32" offset="0x410" description="Enable Clear Register 68"   >
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_2_5" acronym="enable_clr_reg_pulse_vpac_out_2_5"  width="32" offset="0x414" description="Enable Clear Register 69"   >
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_2_6" acronym="enable_clr_reg_pulse_vpac_out_2_6"  width="32" offset="0x418" description="Enable Clear Register 70"   >
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_2_7" acronym="enable_clr_reg_pulse_vpac_out_2_7"  width="32" offset="0x41C" description="Enable Clear Register 71"   >
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_2_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_2_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_3_0" acronym="enable_clr_reg_pulse_vpac_out_3_0"  width="32" offset="0x420" description="Enable Clear Register 72"   >
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_3_1" acronym="enable_clr_reg_pulse_vpac_out_3_1"  width="32" offset="0x424" description="Enable Clear Register 73"   >
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_3_2" acronym="enable_clr_reg_pulse_vpac_out_3_2"  width="32" offset="0x428" description="Enable Clear Register 74"   >
		<bitfield id="enable_pulse_vpac_out_3_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_3_3" acronym="enable_clr_reg_pulse_vpac_out_3_3"  width="32" offset="0x42C" description="Enable Clear Register 75"   >
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_3_4" acronym="enable_clr_reg_pulse_vpac_out_3_4"  width="32" offset="0x430" description="Enable Clear Register 76"   >
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_3_5" acronym="enable_clr_reg_pulse_vpac_out_3_5"  width="32" offset="0x434" description="Enable Clear Register 77"   >
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_3_6" acronym="enable_clr_reg_pulse_vpac_out_3_6"  width="32" offset="0x438" description="Enable Clear Register 78"   >
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_3_7" acronym="enable_clr_reg_pulse_vpac_out_3_7"  width="32" offset="0x43C" description="Enable Clear Register 79"   >
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_3_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_3_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_4_0" acronym="enable_clr_reg_pulse_vpac_out_4_0"  width="32" offset="0x440" description="Enable Clear Register 80"   >
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_4_1" acronym="enable_clr_reg_pulse_vpac_out_4_1"  width="32" offset="0x444" description="Enable Clear Register 81"   >
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_4_2" acronym="enable_clr_reg_pulse_vpac_out_4_2"  width="32" offset="0x448" description="Enable Clear Register 82"   >
		<bitfield id="enable_pulse_vpac_out_4_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_4_3" acronym="enable_clr_reg_pulse_vpac_out_4_3"  width="32" offset="0x44C" description="Enable Clear Register 83"   >
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_4_4" acronym="enable_clr_reg_pulse_vpac_out_4_4"  width="32" offset="0x450" description="Enable Clear Register 84"   >
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_4_5" acronym="enable_clr_reg_pulse_vpac_out_4_5"  width="32" offset="0x454" description="Enable Clear Register 85"   >
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_4_6" acronym="enable_clr_reg_pulse_vpac_out_4_6"  width="32" offset="0x458" description="Enable Clear Register 86"   >
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_4_7" acronym="enable_clr_reg_pulse_vpac_out_4_7"  width="32" offset="0x45C" description="Enable Clear Register 87"   >
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_4_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_4_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_5_0" acronym="enable_clr_reg_pulse_vpac_out_5_0"  width="32" offset="0x460" description="Enable Clear Register 88"   >
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_filt_start_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_filt_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_glbce_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_ee_cfg_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_5_1" acronym="enable_clr_reg_pulse_vpac_out_5_1"  width="32" offset="0x464" description="Enable Clear Register 89"   >
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_int_szovf_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_5_2" acronym="enable_clr_reg_pulse_vpac_out_5_2"  width="32" offset="0x468" description="Enable Clear Register 90"   >
		<bitfield id="enable_pulse_vpac_out_5_en_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_nf_frame_done_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_nf_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_nf_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_5_3" acronym="enable_clr_reg_pulse_vpac_out_5_3"  width="32" offset="0x46C" description="Enable Clear Register 91"   >
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_pipe_done_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_tdone_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_tdone_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_tdone_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_tdone_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_pend_0_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_pend_0_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_pend_1_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_spare_pend_1_level_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_watchdogtimer_err_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_watchdogtimer_err_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_watchdogtimer_err_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_watchdogtimer_err_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_5_4" acronym="enable_clr_reg_pulse_vpac_out_5_4"  width="32" offset="0x470" description="Enable Clear Register 92"   >
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_5_5" acronym="enable_clr_reg_pulse_vpac_out_5_5"  width="32" offset="0x474" description="Enable Clear Register 93"   >
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_5_6" acronym="enable_clr_reg_pulse_vpac_out_5_6"  width="32" offset="0x478" description="Enable Clear Register 94"   >
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_32_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_33_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_34_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_35_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_36_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_37_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_38_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_39_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_40_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_41_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_42_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_43_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_44_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_45_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_46_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_47_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_48_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_49_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_50_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_51_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_52_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_53_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_54_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_55_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_56_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_57_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_58_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_59_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_60_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_61_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_62_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_complete_63_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_vpac_out_5_7" acronym="enable_clr_reg_pulse_vpac_out_5_7"  width="32" offset="0x47C" description="Enable Clear Register 95"   >
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_error_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc0_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_utc1_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_vpac_out_5_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_vpac_out_5_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_0_0" acronym="status_reg_level_vpac_out_0_0"  width="32" offset="0x500" description="Status Register 0"   >
		<bitfield id="status_level_vpac_out_0_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_0_1" acronym="status_reg_level_vpac_out_0_1"  width="32" offset="0x504" description="Status Register 1"   >
		<bitfield id="status_level_vpac_out_0_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_0_2" acronym="status_reg_level_vpac_out_0_2"  width="32" offset="0x508" description="Status Register 2"   >
		<bitfield id="status_level_vpac_out_0_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_0_3" acronym="status_reg_level_vpac_out_0_3"  width="32" offset="0x50C" description="Status Register 3"   >
		<bitfield id="status_level_vpac_out_0_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_spare_pend_0_pulse" rwaccess="RO" description="Status for level_vpac_out_0_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_spare_pend_0_level" rwaccess="RO" description="Status for level_vpac_out_0_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_spare_pend_1_pulse" rwaccess="RO" description="Status for level_vpac_out_0_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_spare_pend_1_level" rwaccess="RO" description="Status for level_vpac_out_0_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_0_4" acronym="status_reg_level_vpac_out_0_4"  width="32" offset="0x510" description="Status Register 4"   >
		<bitfield id="status_level_vpac_out_0_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_0_5" acronym="status_reg_level_vpac_out_0_5"  width="32" offset="0x514" description="Status Register 5"   >
		<bitfield id="status_level_vpac_out_0_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_0_6" acronym="status_reg_level_vpac_out_0_6"  width="32" offset="0x518" description="Status Register 6"   >
		<bitfield id="status_level_vpac_out_0_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_0_7" acronym="status_reg_level_vpac_out_0_7"  width="32" offset="0x51C" description="Status Register 7"   >
		<bitfield id="status_level_vpac_out_0_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_0_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_1_0" acronym="status_reg_level_vpac_out_1_0"  width="32" offset="0x520" description="Status Register 8"   >
		<bitfield id="status_level_vpac_out_1_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_1_1" acronym="status_reg_level_vpac_out_1_1"  width="32" offset="0x524" description="Status Register 9"   >
		<bitfield id="status_level_vpac_out_1_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_1_2" acronym="status_reg_level_vpac_out_1_2"  width="32" offset="0x528" description="Status Register 10"   >
		<bitfield id="status_level_vpac_out_1_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_1_3" acronym="status_reg_level_vpac_out_1_3"  width="32" offset="0x52C" description="Status Register 11"   >
		<bitfield id="status_level_vpac_out_1_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_spare_pend_0_pulse" rwaccess="RO" description="Status for level_vpac_out_1_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_spare_pend_0_level" rwaccess="RO" description="Status for level_vpac_out_1_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_spare_pend_1_pulse" rwaccess="RO" description="Status for level_vpac_out_1_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_spare_pend_1_level" rwaccess="RO" description="Status for level_vpac_out_1_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_1_4" acronym="status_reg_level_vpac_out_1_4"  width="32" offset="0x530" description="Status Register 12"   >
		<bitfield id="status_level_vpac_out_1_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_1_5" acronym="status_reg_level_vpac_out_1_5"  width="32" offset="0x534" description="Status Register 13"   >
		<bitfield id="status_level_vpac_out_1_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_1_6" acronym="status_reg_level_vpac_out_1_6"  width="32" offset="0x538" description="Status Register 14"   >
		<bitfield id="status_level_vpac_out_1_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_1_7" acronym="status_reg_level_vpac_out_1_7"  width="32" offset="0x53C" description="Status Register 15"   >
		<bitfield id="status_level_vpac_out_1_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_1_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_2_0" acronym="status_reg_level_vpac_out_2_0"  width="32" offset="0x540" description="Status Register 16"   >
		<bitfield id="status_level_vpac_out_2_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_2_1" acronym="status_reg_level_vpac_out_2_1"  width="32" offset="0x544" description="Status Register 17"   >
		<bitfield id="status_level_vpac_out_2_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_2_2" acronym="status_reg_level_vpac_out_2_2"  width="32" offset="0x548" description="Status Register 18"   >
		<bitfield id="status_level_vpac_out_2_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_2_3" acronym="status_reg_level_vpac_out_2_3"  width="32" offset="0x54C" description="Status Register 19"   >
		<bitfield id="status_level_vpac_out_2_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_spare_pend_0_pulse" rwaccess="RO" description="Status for level_vpac_out_2_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_spare_pend_0_level" rwaccess="RO" description="Status for level_vpac_out_2_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_spare_pend_1_pulse" rwaccess="RO" description="Status for level_vpac_out_2_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_spare_pend_1_level" rwaccess="RO" description="Status for level_vpac_out_2_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_2_4" acronym="status_reg_level_vpac_out_2_4"  width="32" offset="0x550" description="Status Register 20"   >
		<bitfield id="status_level_vpac_out_2_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_2_5" acronym="status_reg_level_vpac_out_2_5"  width="32" offset="0x554" description="Status Register 21"   >
		<bitfield id="status_level_vpac_out_2_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_2_6" acronym="status_reg_level_vpac_out_2_6"  width="32" offset="0x558" description="Status Register 22"   >
		<bitfield id="status_level_vpac_out_2_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_2_7" acronym="status_reg_level_vpac_out_2_7"  width="32" offset="0x55C" description="Status Register 23"   >
		<bitfield id="status_level_vpac_out_2_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_2_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_3_0" acronym="status_reg_level_vpac_out_3_0"  width="32" offset="0x560" description="Status Register 24"   >
		<bitfield id="status_level_vpac_out_3_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_3_1" acronym="status_reg_level_vpac_out_3_1"  width="32" offset="0x564" description="Status Register 25"   >
		<bitfield id="status_level_vpac_out_3_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_3_2" acronym="status_reg_level_vpac_out_3_2"  width="32" offset="0x568" description="Status Register 26"   >
		<bitfield id="status_level_vpac_out_3_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_3_3" acronym="status_reg_level_vpac_out_3_3"  width="32" offset="0x56C" description="Status Register 27"   >
		<bitfield id="status_level_vpac_out_3_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_spare_pend_0_pulse" rwaccess="RO" description="Status for level_vpac_out_3_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_spare_pend_0_level" rwaccess="RO" description="Status for level_vpac_out_3_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_spare_pend_1_pulse" rwaccess="RO" description="Status for level_vpac_out_3_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_spare_pend_1_level" rwaccess="RO" description="Status for level_vpac_out_3_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_3_4" acronym="status_reg_level_vpac_out_3_4"  width="32" offset="0x570" description="Status Register 28"   >
		<bitfield id="status_level_vpac_out_3_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_3_5" acronym="status_reg_level_vpac_out_3_5"  width="32" offset="0x574" description="Status Register 29"   >
		<bitfield id="status_level_vpac_out_3_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_3_6" acronym="status_reg_level_vpac_out_3_6"  width="32" offset="0x578" description="Status Register 30"   >
		<bitfield id="status_level_vpac_out_3_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_3_7" acronym="status_reg_level_vpac_out_3_7"  width="32" offset="0x57C" description="Status Register 31"   >
		<bitfield id="status_level_vpac_out_3_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_3_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_4_0" acronym="status_reg_level_vpac_out_4_0"  width="32" offset="0x580" description="Status Register 32"   >
		<bitfield id="status_level_vpac_out_4_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_4_1" acronym="status_reg_level_vpac_out_4_1"  width="32" offset="0x584" description="Status Register 33"   >
		<bitfield id="status_level_vpac_out_4_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_4_2" acronym="status_reg_level_vpac_out_4_2"  width="32" offset="0x588" description="Status Register 34"   >
		<bitfield id="status_level_vpac_out_4_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_4_3" acronym="status_reg_level_vpac_out_4_3"  width="32" offset="0x58C" description="Status Register 35"   >
		<bitfield id="status_level_vpac_out_4_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_spare_pend_0_pulse" rwaccess="RO" description="Status for level_vpac_out_4_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_spare_pend_0_level" rwaccess="RO" description="Status for level_vpac_out_4_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_spare_pend_1_pulse" rwaccess="RO" description="Status for level_vpac_out_4_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_spare_pend_1_level" rwaccess="RO" description="Status for level_vpac_out_4_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_4_4" acronym="status_reg_level_vpac_out_4_4"  width="32" offset="0x590" description="Status Register 36"   >
		<bitfield id="status_level_vpac_out_4_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_4_5" acronym="status_reg_level_vpac_out_4_5"  width="32" offset="0x594" description="Status Register 37"   >
		<bitfield id="status_level_vpac_out_4_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_4_6" acronym="status_reg_level_vpac_out_4_6"  width="32" offset="0x598" description="Status Register 38"   >
		<bitfield id="status_level_vpac_out_4_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_4_7" acronym="status_reg_level_vpac_out_4_7"  width="32" offset="0x59C" description="Status Register 39"   >
		<bitfield id="status_level_vpac_out_4_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_4_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_5_0" acronym="status_reg_level_vpac_out_5_0"  width="32" offset="0x5A0" description="Status Register 40"   >
		<bitfield id="status_level_vpac_out_5_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_5_1" acronym="status_reg_level_vpac_out_5_1"  width="32" offset="0x5A4" description="Status Register 41"   >
		<bitfield id="status_level_vpac_out_5_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_5_2" acronym="status_reg_level_vpac_out_5_2"  width="32" offset="0x5A8" description="Status Register 42"   >
		<bitfield id="status_level_vpac_out_5_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_5_3" acronym="status_reg_level_vpac_out_5_3"  width="32" offset="0x5AC" description="Status Register 43"   >
		<bitfield id="status_level_vpac_out_5_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_spare_pend_0_pulse" rwaccess="RO" description="Status for level_vpac_out_5_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_spare_pend_0_level" rwaccess="RO" description="Status for level_vpac_out_5_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_spare_pend_1_pulse" rwaccess="RO" description="Status for level_vpac_out_5_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_spare_pend_1_level" rwaccess="RO" description="Status for level_vpac_out_5_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_5_4" acronym="status_reg_level_vpac_out_5_4"  width="32" offset="0x5B0" description="Status Register 44"   >
		<bitfield id="status_level_vpac_out_5_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_5_5" acronym="status_reg_level_vpac_out_5_5"  width="32" offset="0x5B4" description="Status Register 45"   >
		<bitfield id="status_level_vpac_out_5_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_5_6" acronym="status_reg_level_vpac_out_5_6"  width="32" offset="0x5B8" description="Status Register 46"   >
		<bitfield id="status_level_vpac_out_5_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_vpac_out_5_7" acronym="status_reg_level_vpac_out_5_7"  width="32" offset="0x5BC" description="Status Register 47"   >
		<bitfield id="status_level_vpac_out_5_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_vpac_out_5_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_0_0" acronym="status_reg_pulse_vpac_out_0_0"  width="32" offset="0x5C0" description="Status Register 48"   >
		<bitfield id="status_pulse_vpac_out_0_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_0_1" acronym="status_reg_pulse_vpac_out_0_1"  width="32" offset="0x5C4" description="Status Register 49"   >
		<bitfield id="status_pulse_vpac_out_0_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_0_2" acronym="status_reg_pulse_vpac_out_0_2"  width="32" offset="0x5C8" description="Status Register 50"   >
		<bitfield id="status_pulse_vpac_out_0_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_0_3" acronym="status_reg_pulse_vpac_out_0_3"  width="32" offset="0x5CC" description="Status Register 51"   >
		<bitfield id="status_pulse_vpac_out_0_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_spare_pend_0_pulse" rwaccess="RO" description="Status for pulse_vpac_out_0_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_spare_pend_0_level" rwaccess="RO" description="Status for pulse_vpac_out_0_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_spare_pend_1_pulse" rwaccess="RO" description="Status for pulse_vpac_out_0_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_spare_pend_1_level" rwaccess="RO" description="Status for pulse_vpac_out_0_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_0_4" acronym="status_reg_pulse_vpac_out_0_4"  width="32" offset="0x5D0" description="Status Register 52"   >
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_0_5" acronym="status_reg_pulse_vpac_out_0_5"  width="32" offset="0x5D4" description="Status Register 53"   >
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_0_6" acronym="status_reg_pulse_vpac_out_0_6"  width="32" offset="0x5D8" description="Status Register 54"   >
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_0_7" acronym="status_reg_pulse_vpac_out_0_7"  width="32" offset="0x5DC" description="Status Register 55"   >
		<bitfield id="status_pulse_vpac_out_0_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_1_0" acronym="status_reg_pulse_vpac_out_1_0"  width="32" offset="0x5E0" description="Status Register 56"   >
		<bitfield id="status_pulse_vpac_out_1_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_1_1" acronym="status_reg_pulse_vpac_out_1_1"  width="32" offset="0x5E4" description="Status Register 57"   >
		<bitfield id="status_pulse_vpac_out_1_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_1_2" acronym="status_reg_pulse_vpac_out_1_2"  width="32" offset="0x5E8" description="Status Register 58"   >
		<bitfield id="status_pulse_vpac_out_1_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_1_3" acronym="status_reg_pulse_vpac_out_1_3"  width="32" offset="0x5EC" description="Status Register 59"   >
		<bitfield id="status_pulse_vpac_out_1_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_spare_pend_0_pulse" rwaccess="RO" description="Status for pulse_vpac_out_1_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_spare_pend_0_level" rwaccess="RO" description="Status for pulse_vpac_out_1_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_spare_pend_1_pulse" rwaccess="RO" description="Status for pulse_vpac_out_1_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_spare_pend_1_level" rwaccess="RO" description="Status for pulse_vpac_out_1_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_1_4" acronym="status_reg_pulse_vpac_out_1_4"  width="32" offset="0x5F0" description="Status Register 60"   >
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_1_5" acronym="status_reg_pulse_vpac_out_1_5"  width="32" offset="0x5F4" description="Status Register 61"   >
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_1_6" acronym="status_reg_pulse_vpac_out_1_6"  width="32" offset="0x5F8" description="Status Register 62"   >
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_1_7" acronym="status_reg_pulse_vpac_out_1_7"  width="32" offset="0x5FC" description="Status Register 63"   >
		<bitfield id="status_pulse_vpac_out_1_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_2_0" acronym="status_reg_pulse_vpac_out_2_0"  width="32" offset="0x600" description="Status Register 64"   >
		<bitfield id="status_pulse_vpac_out_2_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_2_1" acronym="status_reg_pulse_vpac_out_2_1"  width="32" offset="0x604" description="Status Register 65"   >
		<bitfield id="status_pulse_vpac_out_2_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_2_2" acronym="status_reg_pulse_vpac_out_2_2"  width="32" offset="0x608" description="Status Register 66"   >
		<bitfield id="status_pulse_vpac_out_2_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_2_3" acronym="status_reg_pulse_vpac_out_2_3"  width="32" offset="0x60C" description="Status Register 67"   >
		<bitfield id="status_pulse_vpac_out_2_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_spare_pend_0_pulse" rwaccess="RO" description="Status for pulse_vpac_out_2_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_spare_pend_0_level" rwaccess="RO" description="Status for pulse_vpac_out_2_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_spare_pend_1_pulse" rwaccess="RO" description="Status for pulse_vpac_out_2_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_spare_pend_1_level" rwaccess="RO" description="Status for pulse_vpac_out_2_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_2_4" acronym="status_reg_pulse_vpac_out_2_4"  width="32" offset="0x610" description="Status Register 68"   >
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_2_5" acronym="status_reg_pulse_vpac_out_2_5"  width="32" offset="0x614" description="Status Register 69"   >
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_2_6" acronym="status_reg_pulse_vpac_out_2_6"  width="32" offset="0x618" description="Status Register 70"   >
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_2_7" acronym="status_reg_pulse_vpac_out_2_7"  width="32" offset="0x61C" description="Status Register 71"   >
		<bitfield id="status_pulse_vpac_out_2_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_3_0" acronym="status_reg_pulse_vpac_out_3_0"  width="32" offset="0x620" description="Status Register 72"   >
		<bitfield id="status_pulse_vpac_out_3_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_3_1" acronym="status_reg_pulse_vpac_out_3_1"  width="32" offset="0x624" description="Status Register 73"   >
		<bitfield id="status_pulse_vpac_out_3_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_3_2" acronym="status_reg_pulse_vpac_out_3_2"  width="32" offset="0x628" description="Status Register 74"   >
		<bitfield id="status_pulse_vpac_out_3_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_3_3" acronym="status_reg_pulse_vpac_out_3_3"  width="32" offset="0x62C" description="Status Register 75"   >
		<bitfield id="status_pulse_vpac_out_3_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_spare_pend_0_pulse" rwaccess="RO" description="Status for pulse_vpac_out_3_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_spare_pend_0_level" rwaccess="RO" description="Status for pulse_vpac_out_3_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_spare_pend_1_pulse" rwaccess="RO" description="Status for pulse_vpac_out_3_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_spare_pend_1_level" rwaccess="RO" description="Status for pulse_vpac_out_3_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_3_4" acronym="status_reg_pulse_vpac_out_3_4"  width="32" offset="0x630" description="Status Register 76"   >
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_3_5" acronym="status_reg_pulse_vpac_out_3_5"  width="32" offset="0x634" description="Status Register 77"   >
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_3_6" acronym="status_reg_pulse_vpac_out_3_6"  width="32" offset="0x638" description="Status Register 78"   >
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_3_7" acronym="status_reg_pulse_vpac_out_3_7"  width="32" offset="0x63C" description="Status Register 79"   >
		<bitfield id="status_pulse_vpac_out_3_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_4_0" acronym="status_reg_pulse_vpac_out_4_0"  width="32" offset="0x640" description="Status Register 80"   >
		<bitfield id="status_pulse_vpac_out_4_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_4_1" acronym="status_reg_pulse_vpac_out_4_1"  width="32" offset="0x644" description="Status Register 81"   >
		<bitfield id="status_pulse_vpac_out_4_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_4_2" acronym="status_reg_pulse_vpac_out_4_2"  width="32" offset="0x648" description="Status Register 82"   >
		<bitfield id="status_pulse_vpac_out_4_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_4_3" acronym="status_reg_pulse_vpac_out_4_3"  width="32" offset="0x64C" description="Status Register 83"   >
		<bitfield id="status_pulse_vpac_out_4_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_spare_pend_0_pulse" rwaccess="RO" description="Status for pulse_vpac_out_4_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_spare_pend_0_level" rwaccess="RO" description="Status for pulse_vpac_out_4_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_spare_pend_1_pulse" rwaccess="RO" description="Status for pulse_vpac_out_4_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_spare_pend_1_level" rwaccess="RO" description="Status for pulse_vpac_out_4_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_4_4" acronym="status_reg_pulse_vpac_out_4_4"  width="32" offset="0x650" description="Status Register 84"   >
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_4_5" acronym="status_reg_pulse_vpac_out_4_5"  width="32" offset="0x654" description="Status Register 85"   >
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_4_6" acronym="status_reg_pulse_vpac_out_4_6"  width="32" offset="0x658" description="Status Register 86"   >
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_4_7" acronym="status_reg_pulse_vpac_out_4_7"  width="32" offset="0x65C" description="Status Register 87"   >
		<bitfield id="status_pulse_vpac_out_4_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_5_0" acronym="status_reg_pulse_vpac_out_5_0"  width="32" offset="0x660" description="Status Register 88"   >
		<bitfield id="status_pulse_vpac_out_5_viss0_rawfe_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_rawfe_aew_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_rawfe_af_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_rawfe_h3a_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_rawfe_h3a_buf_ovrflow_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_nsf4v_linemem_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_nsf4v_hblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_nsf4v_vblank_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_filt_start" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_filt_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_hsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_vsync_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_fcfa_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_fcc_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_fcc_outif_ovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_fcc_hist_read_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_ee_cfg_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_ee_syncovf_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_lse_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_lse_cal_vp_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_lse_out_fr_start_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_5_1" acronym="status_reg_pulse_vpac_out_5_1"  width="32" offset="0x664" description="Status Register 89"   >
		<bitfield id="status_pulse_vpac_out_5_ldc0_pix_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_mesh_iblk_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_pix_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_mesh_iblk_memovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_ifr_outofbound" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_int_szovf" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_vbusm_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_5_2" acronym="status_reg_pulse_vpac_out_5_2"  width="32" offset="0x668" description="Status Register 90"   >
		<bitfield id="status_pulse_vpac_out_5_msc_lse_fr_done_evt_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_msc_lse_fr_done_evt_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_msc_lse_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_msc_lse_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_nf_frame_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_nf_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_nf_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_5_3" acronym="status_reg_pulse_vpac_out_5_3"  width="32" offset="0x66C" description="Status Register 91"   >
		<bitfield id="status_pulse_vpac_out_5_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_tdone_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_tdone_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_tdone_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_tdone_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_spare_pend_0_pulse" rwaccess="RO" description="Status for pulse_vpac_out_5_en_spare_pend_0_pulse" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_spare_pend_0_level" rwaccess="RO" description="Status for pulse_vpac_out_5_en_spare_pend_0_level" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_spare_pend_1_pulse" rwaccess="RO" description="Status for pulse_vpac_out_5_en_spare_pend_1_pulse" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_spare_pend_1_level" rwaccess="RO" description="Status for pulse_vpac_out_5_en_spare_pend_1_level" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_watchdogtimer_err_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_watchdogtimer_err_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_watchdogtimer_err_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_watchdogtimer_err_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_5_4" acronym="status_reg_pulse_vpac_out_5_4"  width="32" offset="0x670" description="Status Register 92"   >
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_5_5" acronym="status_reg_pulse_vpac_out_5_5"  width="32" offset="0x674" description="Status Register 93"   >
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_5_6" acronym="status_reg_pulse_vpac_out_5_6"  width="32" offset="0x678" description="Status Register 94"   >
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_32" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_33" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_34" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_35" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_36" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_37" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_38" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_39" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_40" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_41" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_42" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_43" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_44" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_45" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_46" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_47" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_48" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_49" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_50" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_51" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_52" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_53" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_54" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_55" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_56" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_57" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_58" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_59" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_60" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_61" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_62" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_63" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_vpac_out_5_7" acronym="status_reg_pulse_vpac_out_5_7"  width="32" offset="0x67C" description="Status Register 95"   >
		<bitfield id="status_pulse_vpac_out_5_utc0_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_0_0" acronym="status_clr_reg_level_vpac_out_0_0"  width="32" offset="0x700" description="Status Clear Register 0"   >
		<bitfield id="status_level_vpac_out_0_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_0_1" acronym="status_clr_reg_level_vpac_out_0_1"  width="32" offset="0x704" description="Status Clear Register 1"   >
		<bitfield id="status_level_vpac_out_0_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_0_2" acronym="status_clr_reg_level_vpac_out_0_2"  width="32" offset="0x708" description="Status Clear Register 2"   >
		<bitfield id="status_level_vpac_out_0_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_0_3" acronym="status_clr_reg_level_vpac_out_0_3"  width="32" offset="0x70C" description="Status Clear Register 3"   >
		<bitfield id="status_level_vpac_out_0_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_0_4" acronym="status_clr_reg_level_vpac_out_0_4"  width="32" offset="0x710" description="Status Clear Register 4"   >
		<bitfield id="status_level_vpac_out_0_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_0_5" acronym="status_clr_reg_level_vpac_out_0_5"  width="32" offset="0x714" description="Status Clear Register 5"   >
		<bitfield id="status_level_vpac_out_0_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_0_6" acronym="status_clr_reg_level_vpac_out_0_6"  width="32" offset="0x718" description="Status Clear Register 6"   >
		<bitfield id="status_level_vpac_out_0_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_0_7" acronym="status_clr_reg_level_vpac_out_0_7"  width="32" offset="0x71C" description="Status Clear Register 7"   >
		<bitfield id="status_level_vpac_out_0_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_0_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_0_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_1_0" acronym="status_clr_reg_level_vpac_out_1_0"  width="32" offset="0x720" description="Status Clear Register 8"   >
		<bitfield id="status_level_vpac_out_1_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_1_1" acronym="status_clr_reg_level_vpac_out_1_1"  width="32" offset="0x724" description="Status Clear Register 9"   >
		<bitfield id="status_level_vpac_out_1_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_1_2" acronym="status_clr_reg_level_vpac_out_1_2"  width="32" offset="0x728" description="Status Clear Register 10"   >
		<bitfield id="status_level_vpac_out_1_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_1_3" acronym="status_clr_reg_level_vpac_out_1_3"  width="32" offset="0x72C" description="Status Clear Register 11"   >
		<bitfield id="status_level_vpac_out_1_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_1_4" acronym="status_clr_reg_level_vpac_out_1_4"  width="32" offset="0x730" description="Status Clear Register 12"   >
		<bitfield id="status_level_vpac_out_1_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_1_5" acronym="status_clr_reg_level_vpac_out_1_5"  width="32" offset="0x734" description="Status Clear Register 13"   >
		<bitfield id="status_level_vpac_out_1_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_1_6" acronym="status_clr_reg_level_vpac_out_1_6"  width="32" offset="0x738" description="Status Clear Register 14"   >
		<bitfield id="status_level_vpac_out_1_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_1_7" acronym="status_clr_reg_level_vpac_out_1_7"  width="32" offset="0x73C" description="Status Clear Register 15"   >
		<bitfield id="status_level_vpac_out_1_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_1_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_1_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_2_0" acronym="status_clr_reg_level_vpac_out_2_0"  width="32" offset="0x740" description="Status Clear Register 16"   >
		<bitfield id="status_level_vpac_out_2_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_2_1" acronym="status_clr_reg_level_vpac_out_2_1"  width="32" offset="0x744" description="Status Clear Register 17"   >
		<bitfield id="status_level_vpac_out_2_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_2_2" acronym="status_clr_reg_level_vpac_out_2_2"  width="32" offset="0x748" description="Status Clear Register 18"   >
		<bitfield id="status_level_vpac_out_2_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_2_3" acronym="status_clr_reg_level_vpac_out_2_3"  width="32" offset="0x74C" description="Status Clear Register 19"   >
		<bitfield id="status_level_vpac_out_2_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_2_4" acronym="status_clr_reg_level_vpac_out_2_4"  width="32" offset="0x750" description="Status Clear Register 20"   >
		<bitfield id="status_level_vpac_out_2_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_2_5" acronym="status_clr_reg_level_vpac_out_2_5"  width="32" offset="0x754" description="Status Clear Register 21"   >
		<bitfield id="status_level_vpac_out_2_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_2_6" acronym="status_clr_reg_level_vpac_out_2_6"  width="32" offset="0x758" description="Status Clear Register 22"   >
		<bitfield id="status_level_vpac_out_2_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_2_7" acronym="status_clr_reg_level_vpac_out_2_7"  width="32" offset="0x75C" description="Status Clear Register 23"   >
		<bitfield id="status_level_vpac_out_2_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_2_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_2_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_3_0" acronym="status_clr_reg_level_vpac_out_3_0"  width="32" offset="0x760" description="Status Clear Register 24"   >
		<bitfield id="status_level_vpac_out_3_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_3_1" acronym="status_clr_reg_level_vpac_out_3_1"  width="32" offset="0x764" description="Status Clear Register 25"   >
		<bitfield id="status_level_vpac_out_3_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_3_2" acronym="status_clr_reg_level_vpac_out_3_2"  width="32" offset="0x768" description="Status Clear Register 26"   >
		<bitfield id="status_level_vpac_out_3_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_3_3" acronym="status_clr_reg_level_vpac_out_3_3"  width="32" offset="0x76C" description="Status Clear Register 27"   >
		<bitfield id="status_level_vpac_out_3_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_3_4" acronym="status_clr_reg_level_vpac_out_3_4"  width="32" offset="0x770" description="Status Clear Register 28"   >
		<bitfield id="status_level_vpac_out_3_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_3_5" acronym="status_clr_reg_level_vpac_out_3_5"  width="32" offset="0x774" description="Status Clear Register 29"   >
		<bitfield id="status_level_vpac_out_3_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_3_6" acronym="status_clr_reg_level_vpac_out_3_6"  width="32" offset="0x778" description="Status Clear Register 30"   >
		<bitfield id="status_level_vpac_out_3_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_3_7" acronym="status_clr_reg_level_vpac_out_3_7"  width="32" offset="0x77C" description="Status Clear Register 31"   >
		<bitfield id="status_level_vpac_out_3_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_3_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_3_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_4_0" acronym="status_clr_reg_level_vpac_out_4_0"  width="32" offset="0x780" description="Status Clear Register 32"   >
		<bitfield id="status_level_vpac_out_4_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_4_1" acronym="status_clr_reg_level_vpac_out_4_1"  width="32" offset="0x784" description="Status Clear Register 33"   >
		<bitfield id="status_level_vpac_out_4_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_4_2" acronym="status_clr_reg_level_vpac_out_4_2"  width="32" offset="0x788" description="Status Clear Register 34"   >
		<bitfield id="status_level_vpac_out_4_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_4_3" acronym="status_clr_reg_level_vpac_out_4_3"  width="32" offset="0x78C" description="Status Clear Register 35"   >
		<bitfield id="status_level_vpac_out_4_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_4_4" acronym="status_clr_reg_level_vpac_out_4_4"  width="32" offset="0x790" description="Status Clear Register 36"   >
		<bitfield id="status_level_vpac_out_4_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_4_5" acronym="status_clr_reg_level_vpac_out_4_5"  width="32" offset="0x794" description="Status Clear Register 37"   >
		<bitfield id="status_level_vpac_out_4_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_4_6" acronym="status_clr_reg_level_vpac_out_4_6"  width="32" offset="0x798" description="Status Clear Register 38"   >
		<bitfield id="status_level_vpac_out_4_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_4_7" acronym="status_clr_reg_level_vpac_out_4_7"  width="32" offset="0x79C" description="Status Clear Register 39"   >
		<bitfield id="status_level_vpac_out_4_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_4_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_4_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_5_0" acronym="status_clr_reg_level_vpac_out_5_0"  width="32" offset="0x7A0" description="Status Clear Register 40"   >
		<bitfield id="status_level_vpac_out_5_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_5_1" acronym="status_clr_reg_level_vpac_out_5_1"  width="32" offset="0x7A4" description="Status Clear Register 41"   >
		<bitfield id="status_level_vpac_out_5_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_5_2" acronym="status_clr_reg_level_vpac_out_5_2"  width="32" offset="0x7A8" description="Status Clear Register 42"   >
		<bitfield id="status_level_vpac_out_5_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_5_3" acronym="status_clr_reg_level_vpac_out_5_3"  width="32" offset="0x7AC" description="Status Clear Register 43"   >
		<bitfield id="status_level_vpac_out_5_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_5_4" acronym="status_clr_reg_level_vpac_out_5_4"  width="32" offset="0x7B0" description="Status Clear Register 44"   >
		<bitfield id="status_level_vpac_out_5_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_5_5" acronym="status_clr_reg_level_vpac_out_5_5"  width="32" offset="0x7B4" description="Status Clear Register 45"   >
		<bitfield id="status_level_vpac_out_5_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_5_6" acronym="status_clr_reg_level_vpac_out_5_6"  width="32" offset="0x7B8" description="Status Clear Register 46"   >
		<bitfield id="status_level_vpac_out_5_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_vpac_out_5_7" acronym="status_clr_reg_level_vpac_out_5_7"  width="32" offset="0x7BC" description="Status Clear Register 47"   >
		<bitfield id="status_level_vpac_out_5_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_vpac_out_5_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_vpac_out_5_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_0_0" acronym="status_clr_reg_pulse_vpac_out_0_0"  width="32" offset="0x7C0" description="Status Clear Register 48"   >
		<bitfield id="status_pulse_vpac_out_0_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_0_1" acronym="status_clr_reg_pulse_vpac_out_0_1"  width="32" offset="0x7C4" description="Status Clear Register 49"   >
		<bitfield id="status_pulse_vpac_out_0_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_0_2" acronym="status_clr_reg_pulse_vpac_out_0_2"  width="32" offset="0x7C8" description="Status Clear Register 50"   >
		<bitfield id="status_pulse_vpac_out_0_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_0_3" acronym="status_clr_reg_pulse_vpac_out_0_3"  width="32" offset="0x7CC" description="Status Clear Register 51"   >
		<bitfield id="status_pulse_vpac_out_0_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_0_4" acronym="status_clr_reg_pulse_vpac_out_0_4"  width="32" offset="0x7D0" description="Status Clear Register 52"   >
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_0_5" acronym="status_clr_reg_pulse_vpac_out_0_5"  width="32" offset="0x7D4" description="Status Clear Register 53"   >
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_0_6" acronym="status_clr_reg_pulse_vpac_out_0_6"  width="32" offset="0x7D8" description="Status Clear Register 54"   >
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_0_7" acronym="status_clr_reg_pulse_vpac_out_0_7"  width="32" offset="0x7DC" description="Status Clear Register 55"   >
		<bitfield id="status_pulse_vpac_out_0_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_0_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_1_0" acronym="status_clr_reg_pulse_vpac_out_1_0"  width="32" offset="0x7E0" description="Status Clear Register 56"   >
		<bitfield id="status_pulse_vpac_out_1_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_1_1" acronym="status_clr_reg_pulse_vpac_out_1_1"  width="32" offset="0x7E4" description="Status Clear Register 57"   >
		<bitfield id="status_pulse_vpac_out_1_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_1_2" acronym="status_clr_reg_pulse_vpac_out_1_2"  width="32" offset="0x7E8" description="Status Clear Register 58"   >
		<bitfield id="status_pulse_vpac_out_1_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_1_3" acronym="status_clr_reg_pulse_vpac_out_1_3"  width="32" offset="0x7EC" description="Status Clear Register 59"   >
		<bitfield id="status_pulse_vpac_out_1_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_1_4" acronym="status_clr_reg_pulse_vpac_out_1_4"  width="32" offset="0x7F0" description="Status Clear Register 60"   >
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_1_5" acronym="status_clr_reg_pulse_vpac_out_1_5"  width="32" offset="0x7F4" description="Status Clear Register 61"   >
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_1_6" acronym="status_clr_reg_pulse_vpac_out_1_6"  width="32" offset="0x7F8" description="Status Clear Register 62"   >
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_1_7" acronym="status_clr_reg_pulse_vpac_out_1_7"  width="32" offset="0x7FC" description="Status Clear Register 63"   >
		<bitfield id="status_pulse_vpac_out_1_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_1_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_2_0" acronym="status_clr_reg_pulse_vpac_out_2_0"  width="32" offset="0x800" description="Status Clear Register 64"   >
		<bitfield id="status_pulse_vpac_out_2_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_2_1" acronym="status_clr_reg_pulse_vpac_out_2_1"  width="32" offset="0x804" description="Status Clear Register 65"   >
		<bitfield id="status_pulse_vpac_out_2_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_2_2" acronym="status_clr_reg_pulse_vpac_out_2_2"  width="32" offset="0x808" description="Status Clear Register 66"   >
		<bitfield id="status_pulse_vpac_out_2_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_2_3" acronym="status_clr_reg_pulse_vpac_out_2_3"  width="32" offset="0x80C" description="Status Clear Register 67"   >
		<bitfield id="status_pulse_vpac_out_2_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_2_4" acronym="status_clr_reg_pulse_vpac_out_2_4"  width="32" offset="0x810" description="Status Clear Register 68"   >
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_2_5" acronym="status_clr_reg_pulse_vpac_out_2_5"  width="32" offset="0x814" description="Status Clear Register 69"   >
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_2_6" acronym="status_clr_reg_pulse_vpac_out_2_6"  width="32" offset="0x818" description="Status Clear Register 70"   >
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_2_7" acronym="status_clr_reg_pulse_vpac_out_2_7"  width="32" offset="0x81C" description="Status Clear Register 71"   >
		<bitfield id="status_pulse_vpac_out_2_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_2_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_3_0" acronym="status_clr_reg_pulse_vpac_out_3_0"  width="32" offset="0x820" description="Status Clear Register 72"   >
		<bitfield id="status_pulse_vpac_out_3_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_3_1" acronym="status_clr_reg_pulse_vpac_out_3_1"  width="32" offset="0x824" description="Status Clear Register 73"   >
		<bitfield id="status_pulse_vpac_out_3_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_3_2" acronym="status_clr_reg_pulse_vpac_out_3_2"  width="32" offset="0x828" description="Status Clear Register 74"   >
		<bitfield id="status_pulse_vpac_out_3_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_3_3" acronym="status_clr_reg_pulse_vpac_out_3_3"  width="32" offset="0x82C" description="Status Clear Register 75"   >
		<bitfield id="status_pulse_vpac_out_3_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_3_4" acronym="status_clr_reg_pulse_vpac_out_3_4"  width="32" offset="0x830" description="Status Clear Register 76"   >
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_3_5" acronym="status_clr_reg_pulse_vpac_out_3_5"  width="32" offset="0x834" description="Status Clear Register 77"   >
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_3_6" acronym="status_clr_reg_pulse_vpac_out_3_6"  width="32" offset="0x838" description="Status Clear Register 78"   >
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_3_7" acronym="status_clr_reg_pulse_vpac_out_3_7"  width="32" offset="0x83C" description="Status Clear Register 79"   >
		<bitfield id="status_pulse_vpac_out_3_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_3_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_4_0" acronym="status_clr_reg_pulse_vpac_out_4_0"  width="32" offset="0x840" description="Status Clear Register 80"   >
		<bitfield id="status_pulse_vpac_out_4_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_4_1" acronym="status_clr_reg_pulse_vpac_out_4_1"  width="32" offset="0x844" description="Status Clear Register 81"   >
		<bitfield id="status_pulse_vpac_out_4_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_4_2" acronym="status_clr_reg_pulse_vpac_out_4_2"  width="32" offset="0x848" description="Status Clear Register 82"   >
		<bitfield id="status_pulse_vpac_out_4_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_4_3" acronym="status_clr_reg_pulse_vpac_out_4_3"  width="32" offset="0x84C" description="Status Clear Register 83"   >
		<bitfield id="status_pulse_vpac_out_4_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_4_4" acronym="status_clr_reg_pulse_vpac_out_4_4"  width="32" offset="0x850" description="Status Clear Register 84"   >
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_4_5" acronym="status_clr_reg_pulse_vpac_out_4_5"  width="32" offset="0x854" description="Status Clear Register 85"   >
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_4_6" acronym="status_clr_reg_pulse_vpac_out_4_6"  width="32" offset="0x858" description="Status Clear Register 86"   >
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_4_7" acronym="status_clr_reg_pulse_vpac_out_4_7"  width="32" offset="0x85C" description="Status Clear Register 87"   >
		<bitfield id="status_pulse_vpac_out_4_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_4_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_5_0" acronym="status_clr_reg_pulse_vpac_out_5_0"  width="32" offset="0x860" description="Status Clear Register 88"   >
		<bitfield id="status_pulse_vpac_out_5_viss0_rawfe_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_cfg_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_rawfe_aew_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_aew_pulse" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_rawfe_af_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_af_pulse" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_rawfe_h3a_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_h3a_pulse" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_rawfe_h3a_buf_ovrflow_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_nsf4v_linemem_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_nsf4v_hblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_nsf4v_hblank_err" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_nsf4v_vblank_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_nsf4v_vblank_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_cfg_err" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_filt_start_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_filt_start" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_filt_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_filt_done" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_hsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_hsync_err" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_vsync_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_vsync_err" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_glbce_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_vp_err" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_fcfa_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_fcfa_cfg_err" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_fcc_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_fcc_cfg_err" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_fcc_outif_ovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_fcc_outif_ovf_err" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_fcc_hist_read_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_fcc_hist_read_err" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_ee_cfg_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_ee_cfg_err" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_ee_syncovf_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_ee_syncovf_err" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_lse_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_lse_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_lse_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_lse_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_lse_cal_vp_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_lse_cal_vp_err" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_viss0_lse_out_fr_start_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_lse_out_fr_start_evt" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_5_1" acronym="status_clr_reg_pulse_vpac_out_5_1"  width="32" offset="0x864" description="Status Clear Register 89"   >
		<bitfield id="status_pulse_vpac_out_5_ldc0_pix_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_pix_iblk_outofbound" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_mesh_iblk_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_mesh_iblk_outofbound" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_pix_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_pix_iblk_memovf" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_mesh_iblk_memovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_mesh_iblk_memovf" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_ifr_outofbound_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_ifr_outofbound" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_int_szovf_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_int_szovf" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_fr_done_evt" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_sl2_wr_err" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ldc0_vbusm_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_vbusm_rd_err" end="8" begin="8" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_5_2" acronym="status_clr_reg_pulse_vpac_out_5_2"  width="32" offset="0x868" description="Status Clear Register 90"   >
		<bitfield id="status_pulse_vpac_out_5_msc_lse_fr_done_evt_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_msc_lse_fr_done_evt_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_msc_lse_fr_done_evt_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_msc_lse_fr_done_evt_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_msc_lse_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_msc_lse_sl2_rd_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_msc_lse_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_msc_lse_sl2_wr_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_nf_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_nf_frame_done" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_nf_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_nf_sl2_wr_err" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_nf_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_nf_sl2_rd_err" end="10" begin="10" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_5_3" acronym="status_clr_reg_pulse_vpac_out_5_3"  width="32" offset="0x86C" description="Status Clear Register 91"   >
		<bitfield id="status_pulse_vpac_out_5_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_pipe_done_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_tdone_0" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_tdone_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_tdone_2" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_tdone_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_tdone_4" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_tdone_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_tdone_5" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_tdone_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_tdone_6" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_spare_dec_0" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_spare_dec_1" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_watchdogtimer_err_0" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_watchdogtimer_err_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_watchdogtimer_err_2" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_watchdogtimer_err_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_watchdogtimer_err_4" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_watchdogtimer_err_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_watchdogtimer_err_5" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_watchdogtimer_err_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_watchdogtimer_err_6" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_5_4" acronym="status_clr_reg_pulse_vpac_out_5_4"  width="32" offset="0x870" description="Status Clear Register 92"   >
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_5_5" acronym="status_clr_reg_pulse_vpac_out_5_5"  width="32" offset="0x874" description="Status Clear Register 93"   >
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_5_6" acronym="status_clr_reg_pulse_vpac_out_5_6"  width="32" offset="0x878" description="Status Clear Register 94"   >
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_32_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_32" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_33_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_33" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_34_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_34" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_35_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_35" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_36_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_36" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_37_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_37" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_38_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_38" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_39_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_39" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_40_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_40" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_41_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_41" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_42_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_42" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_43_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_43" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_44_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_44" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_45_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_45" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_46_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_46" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_47_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_47" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_48_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_48" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_49_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_49" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_50_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_50" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_51_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_51" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_52_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_52" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_53_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_53" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_54_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_54" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_55_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_55" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_56_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_56" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_57_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_57" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_58_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_58" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_59_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_59" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_60_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_60" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_61_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_61" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_62_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_62" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_complete_63_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_complete_63" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_vpac_out_5_7" acronym="status_clr_reg_pulse_vpac_out_5_7"  width="32" offset="0x87C" description="Status Clear Register 95"   >
		<bitfield id="status_pulse_vpac_out_5_utc0_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_error" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_error" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc0_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_prot_err" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_utc1_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_prot_err" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_vpac_out_5_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ctm_pulse" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="intr_vector_reg_level_vpac_out_0" acronym="intr_vector_reg_level_vpac_out_0"  width="32" offset="0xA80" description="Interrupt Vector for level_vpac_out_0"   >
		<bitfield id="intr_vector_level_vpac_out_0" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_level_vpac_out_1" acronym="intr_vector_reg_level_vpac_out_1"  width="32" offset="0xA84" description="Interrupt Vector for level_vpac_out_1"   >
		<bitfield id="intr_vector_level_vpac_out_1" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_level_vpac_out_2" acronym="intr_vector_reg_level_vpac_out_2"  width="32" offset="0xA88" description="Interrupt Vector for level_vpac_out_2"   >
		<bitfield id="intr_vector_level_vpac_out_2" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_level_vpac_out_3" acronym="intr_vector_reg_level_vpac_out_3"  width="32" offset="0xA8C" description="Interrupt Vector for level_vpac_out_3"   >
		<bitfield id="intr_vector_level_vpac_out_3" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_level_vpac_out_4" acronym="intr_vector_reg_level_vpac_out_4"  width="32" offset="0xA90" description="Interrupt Vector for level_vpac_out_4"   >
		<bitfield id="intr_vector_level_vpac_out_4" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_level_vpac_out_5" acronym="intr_vector_reg_level_vpac_out_5"  width="32" offset="0xA94" description="Interrupt Vector for level_vpac_out_5"   >
		<bitfield id="intr_vector_level_vpac_out_5" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_pulse_vpac_out_0" acronym="intr_vector_reg_pulse_vpac_out_0"  width="32" offset="0xA98" description="Interrupt Vector for pulse_vpac_out_0"   >
		<bitfield id="intr_vector_pulse_vpac_out_0" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_pulse_vpac_out_1" acronym="intr_vector_reg_pulse_vpac_out_1"  width="32" offset="0xA9C" description="Interrupt Vector for pulse_vpac_out_1"   >
		<bitfield id="intr_vector_pulse_vpac_out_1" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_pulse_vpac_out_2" acronym="intr_vector_reg_pulse_vpac_out_2"  width="32" offset="0xAA0" description="Interrupt Vector for pulse_vpac_out_2"   >
		<bitfield id="intr_vector_pulse_vpac_out_2" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_pulse_vpac_out_3" acronym="intr_vector_reg_pulse_vpac_out_3"  width="32" offset="0xAA4" description="Interrupt Vector for pulse_vpac_out_3"   >
		<bitfield id="intr_vector_pulse_vpac_out_3" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_pulse_vpac_out_4" acronym="intr_vector_reg_pulse_vpac_out_4"  width="32" offset="0xAA8" description="Interrupt Vector for pulse_vpac_out_4"   >
		<bitfield id="intr_vector_pulse_vpac_out_4" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_pulse_vpac_out_5" acronym="intr_vector_reg_pulse_vpac_out_5"  width="32" offset="0xAAC" description="Interrupt Vector for pulse_vpac_out_5"   >
		<bitfield id="intr_vector_pulse_vpac_out_5" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="pipeline_control_0" acronym="pipeline_control_0"  width="32" offset="0x0" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 0 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_1" acronym="pipeline_control_1"  width="32" offset="0x4" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 1 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_2" acronym="pipeline_control_2"  width="32" offset="0x8" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 2 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_3" acronym="pipeline_control_3"  width="32" offset="0xC" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 3 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_4" acronym="pipeline_control_4"  width="32" offset="0x10" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 4 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_5" acronym="pipeline_control_5"  width="32" offset="0x14" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 5 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_6" acronym="pipeline_control_6"  width="32" offset="0x18" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 6 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="HWA0_scheduler_control" acronym="HWA0_scheduler_control"  width="32" offset="0x50" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA0 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA0 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA0 Scheduler resources must not be read during halted state.  '1'-> HWA0 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA0_HOP" acronym="HWA0_HOP"  width="32" offset="0x54" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA0_WDTimer" acronym="HWA0_WDTimer"  width="32" offset="0x58" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA0 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA0 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA0_BW_limiter" acronym="HWA0_BW_limiter"  width="32" offset="0x5C" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA0 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA0_cons0_control" acronym="HWA0_cons0_control"  width="32" offset="0x60" description="Controlling consumer socket 0 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_cons1_control" acronym="HWA0_cons1_control"  width="32" offset="0x64" description="Controlling consumer socket 1 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_cons2_control" acronym="HWA0_cons2_control"  width="32" offset="0x68" description="Controlling consumer socket 2 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_cons3_control" acronym="HWA0_cons3_control"  width="32" offset="0x6C" description="Controlling consumer socket 3 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 3 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 3 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_cons4_control" acronym="HWA0_cons4_control"  width="32" offset="0x70" description="Controlling consumer socket 4 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 4 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 4 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_cons5_control" acronym="HWA0_cons5_control"  width="32" offset="0x74" description="Controlling consumer socket 5 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 5 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 5 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_prod0_control" acronym="HWA0_prod0_control"  width="32" offset="0x78" description="Controlling producer socket0 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod0_buf_control" acronym="HWA0_prod0_buf_control"  width="32" offset="0x7C" description="Controlling producer socket0 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod0_count" acronym="HWA0_prod0_count"  width="32" offset="0x80" description=" Defining count values for pre/post load for generating pend by HWA0 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_pa0_control" acronym="HWA0_pa0_control"  width="32" offset="0x84" description=" control register to manage pattern adapter on HWA0 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA0_pa0_prodcount" acronym="HWA0_pa0_prodcount"  width="32" offset="0x88" description=" count values for HWA0 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA0_prod1_control" acronym="HWA0_prod1_control"  width="32" offset="0x8C" description="Controlling producer socket1 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod1_buf_control" acronym="HWA0_prod1_buf_control"  width="32" offset="0x90" description="Controlling producer socket1 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod1_count" acronym="HWA0_prod1_count"  width="32" offset="0x94" description=" Defining count values for pre/post load for generating pend by HWA0 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_pa1_control" acronym="HWA0_pa1_control"  width="32" offset="0x98" description=" control register to manage pattern adapter on HWA0 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA0_pa1_prodcount" acronym="HWA0_pa1_prodcount"  width="32" offset="0x9C" description=" count values for HWA0 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA0_prod2_control" acronym="HWA0_prod2_control"  width="32" offset="0xA0" description="Controlling producer socket2 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod2_buf_control" acronym="HWA0_prod2_buf_control"  width="32" offset="0xA4" description="Controlling producer socket2 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod2_count" acronym="HWA0_prod2_count"  width="32" offset="0xA8" description=" Defining count values for pre/post load for generating pend by HWA0 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_prod3_control" acronym="HWA0_prod3_control"  width="32" offset="0xB4" description="Controlling producer socket3 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod3_buf_control" acronym="HWA0_prod3_buf_control"  width="32" offset="0xB8" description="Controlling producer socket3 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod3_count" acronym="HWA0_prod3_count"  width="32" offset="0xBC" description=" Defining count values for pre/post load for generating pend by HWA0 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_prod4_control" acronym="HWA0_prod4_control"  width="32" offset="0xC8" description="Controlling producer socket4 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod4_buf_control" acronym="HWA0_prod4_buf_control"  width="32" offset="0xCC" description="Controlling producer socket4 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod4_count" acronym="HWA0_prod4_count"  width="32" offset="0xD0" description=" Defining count values for pre/post load for generating pend by HWA0 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_prod5_control" acronym="HWA0_prod5_control"  width="32" offset="0xDC" description="Controlling producer socket5 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod5_buf_control" acronym="HWA0_prod5_buf_control"  width="32" offset="0xE0" description="Controlling producer socket5 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod5_count" acronym="HWA0_prod5_count"  width="32" offset="0xE4" description=" Defining count values for pre/post load for generating pend by HWA0 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_prod6_control" acronym="HWA0_prod6_control"  width="32" offset="0xF0" description="Controlling producer socket6 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6 " end="24" begin="26" width="3" page="0" />
	</register>
	<register id="HWA0_prod6_buf_control" acronym="HWA0_prod6_buf_control"  width="32" offset="0xF4" description="Controlling producer socket6 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod6_count" acronym="HWA0_prod6_count"  width="32" offset="0xF8" description=" Defining count values for pre/post load for generating pend by HWA0 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_scheduler_control" acronym="HWA1_scheduler_control"  width="32" offset="0x104" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA1 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA1 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA1 Scheduler resources must not be read during halted state.  '1'-> HWA1 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA1_HOP" acronym="HWA1_HOP"  width="32" offset="0x108" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA1_WDTimer" acronym="HWA1_WDTimer"  width="32" offset="0x10C" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA1 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA1 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA1_BW_limiter" acronym="HWA1_BW_limiter"  width="32" offset="0x110" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA1 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA1_cons0_control" acronym="HWA1_cons0_control"  width="32" offset="0x114" description="Controlling consumer socket 0 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_cons1_control" acronym="HWA1_cons1_control"  width="32" offset="0x118" description="Controlling consumer socket 1 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_cons2_control" acronym="HWA1_cons2_control"  width="32" offset="0x11C" description="Controlling consumer socket 2 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_cons3_control" acronym="HWA1_cons3_control"  width="32" offset="0x120" description="Controlling consumer socket 3 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 3 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 3 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_cons4_control" acronym="HWA1_cons4_control"  width="32" offset="0x124" description="Controlling consumer socket 4 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 4 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 4 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_cons5_control" acronym="HWA1_cons5_control"  width="32" offset="0x128" description="Controlling consumer socket 5 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 5 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 5 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_prod0_control" acronym="HWA1_prod0_control"  width="32" offset="0x12C" description="Controlling producer socket0 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod0_buf_control" acronym="HWA1_prod0_buf_control"  width="32" offset="0x130" description="Controlling producer socket0 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod0_count" acronym="HWA1_prod0_count"  width="32" offset="0x134" description=" Defining count values for pre/post load for generating pend by HWA1 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_pa0_control" acronym="HWA1_pa0_control"  width="32" offset="0x138" description=" control register to manage pattern adapter on HWA1 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA1_pa0_prodcount" acronym="HWA1_pa0_prodcount"  width="32" offset="0x13C" description=" count values for HWA1 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA1_prod1_control" acronym="HWA1_prod1_control"  width="32" offset="0x140" description="Controlling producer socket1 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod1_buf_control" acronym="HWA1_prod1_buf_control"  width="32" offset="0x144" description="Controlling producer socket1 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod1_count" acronym="HWA1_prod1_count"  width="32" offset="0x148" description=" Defining count values for pre/post load for generating pend by HWA1 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_pa1_control" acronym="HWA1_pa1_control"  width="32" offset="0x14C" description=" control register to manage pattern adapter on HWA1 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA1_pa1_prodcount" acronym="HWA1_pa1_prodcount"  width="32" offset="0x150" description=" count values for HWA1 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA1_prod2_control" acronym="HWA1_prod2_control"  width="32" offset="0x154" description="Controlling producer socket2 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod2_buf_control" acronym="HWA1_prod2_buf_control"  width="32" offset="0x158" description="Controlling producer socket2 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod2_count" acronym="HWA1_prod2_count"  width="32" offset="0x15C" description=" Defining count values for pre/post load for generating pend by HWA1 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_prod3_control" acronym="HWA1_prod3_control"  width="32" offset="0x168" description="Controlling producer socket3 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod3_buf_control" acronym="HWA1_prod3_buf_control"  width="32" offset="0x16C" description="Controlling producer socket3 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod3_count" acronym="HWA1_prod3_count"  width="32" offset="0x170" description=" Defining count values for pre/post load for generating pend by HWA1 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_prod4_control" acronym="HWA1_prod4_control"  width="32" offset="0x17C" description="Controlling producer socket4 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod4_buf_control" acronym="HWA1_prod4_buf_control"  width="32" offset="0x180" description="Controlling producer socket4 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod4_count" acronym="HWA1_prod4_count"  width="32" offset="0x184" description=" Defining count values for pre/post load for generating pend by HWA1 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_prod5_control" acronym="HWA1_prod5_control"  width="32" offset="0x190" description="Controlling producer socket5 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod5_buf_control" acronym="HWA1_prod5_buf_control"  width="32" offset="0x194" description="Controlling producer socket5 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod5_count" acronym="HWA1_prod5_count"  width="32" offset="0x198" description=" Defining count values for pre/post load for generating pend by HWA1 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_prod6_control" acronym="HWA1_prod6_control"  width="32" offset="0x1A4" description="Controlling producer socket6 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6 " end="24" begin="26" width="3" page="0" />
	</register>
	<register id="HWA1_prod6_buf_control" acronym="HWA1_prod6_buf_control"  width="32" offset="0x1A8" description="Controlling producer socket6 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod6_count" acronym="HWA1_prod6_count"  width="32" offset="0x1AC" description=" Defining count values for pre/post load for generating pend by HWA1 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_scheduler_control" acronym="HWA2_scheduler_control"  width="32" offset="0x1B8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA2 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA2 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA2 Scheduler resources must not be read during halted state.  '1'-> HWA2 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="eor_en" rwaccess="RW" description="'1' -> LDC REGION/sub-frame feature enabled, '0' LDC works in Frame mode only " end="22" begin="22" width="1" page="0" />
	</register>
	<register id="HWA2_HOP" acronym="HWA2_HOP"  width="32" offset="0x1BC" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA2_WDTimer" acronym="HWA2_WDTimer"  width="32" offset="0x1C0" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA2 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA2 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA2_BW_limiter" acronym="HWA2_BW_limiter"  width="32" offset="0x1C4" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA2 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA2_cons0_control" acronym="HWA2_cons0_control"  width="32" offset="0x1C8" description="Controlling consumer socket 0 for HWA2"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA2 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA2_cons1_control" acronym="HWA2_cons1_control"  width="32" offset="0x1CC" description="Controlling consumer socket 1 for HWA2"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA2 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA2_cons2_control" acronym="HWA2_cons2_control"  width="32" offset="0x1D0" description="Controlling consumer socket 2 for HWA2"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA2 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA2_prod0_control" acronym="HWA2_prod0_control"  width="32" offset="0x1D4" description="Controlling producer socket0 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA2_prod0_buf_control" acronym="HWA2_prod0_buf_control"  width="32" offset="0x1D8" description="Controlling producer socket0 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod0_count" acronym="HWA2_prod0_count"  width="32" offset="0x1DC" description=" Defining count values for pre/post load for generating pend by HWA2 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa0_control" acronym="HWA2_pa0_control"  width="32" offset="0x1E0" description=" control register to manage pattern adapter on HWA2 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa0_prodcount" acronym="HWA2_pa0_prodcount"  width="32" offset="0x1E4" description=" count values for HWA2 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod1_control" acronym="HWA2_prod1_control"  width="32" offset="0x1E8" description="Controlling producer socket1 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA2_prod1_buf_control" acronym="HWA2_prod1_buf_control"  width="32" offset="0x1EC" description="Controlling producer socket1 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod1_count" acronym="HWA2_prod1_count"  width="32" offset="0x1F0" description=" Defining count values for pre/post load for generating pend by HWA2 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa1_control" acronym="HWA2_pa1_control"  width="32" offset="0x1F4" description=" control register to manage pattern adapter on HWA2 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa1_prodcount" acronym="HWA2_pa1_prodcount"  width="32" offset="0x1F8" description=" count values for HWA2 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod2_control" acronym="HWA2_prod2_control"  width="32" offset="0x1FC" description="Controlling producer socket2 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA2_prod2_buf_control" acronym="HWA2_prod2_buf_control"  width="32" offset="0x200" description="Controlling producer socket2 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod2_count" acronym="HWA2_prod2_count"  width="32" offset="0x204" description=" Defining count values for pre/post load for generating pend by HWA2 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa2_control" acronym="HWA2_pa2_control"  width="32" offset="0x208" description=" control register to manage pattern adapter on HWA2 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa2_prodcount" acronym="HWA2_pa2_prodcount"  width="32" offset="0x20C" description=" count values for HWA2 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod3_control" acronym="HWA2_prod3_control"  width="32" offset="0x210" description="Controlling producer socket3 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA2_prod3_buf_control" acronym="HWA2_prod3_buf_control"  width="32" offset="0x214" description="Controlling producer socket3 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod3_count" acronym="HWA2_prod3_count"  width="32" offset="0x218" description=" Defining count values for pre/post load for generating pend by HWA2 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa3_control" acronym="HWA2_pa3_control"  width="32" offset="0x21C" description=" control register to manage pattern adapter on HWA2 prod socket3 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa3_prodcount" acronym="HWA2_pa3_prodcount"  width="32" offset="0x220" description=" count values for HWA2 prod socket3 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod4_control" acronym="HWA2_prod4_control"  width="32" offset="0x224" description="Controlling producer socket4 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA2_prod4_buf_control" acronym="HWA2_prod4_buf_control"  width="32" offset="0x228" description="Controlling producer socket4 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod4_count" acronym="HWA2_prod4_count"  width="32" offset="0x22C" description=" Defining count values for pre/post load for generating pend by HWA2 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa4_control" acronym="HWA2_pa4_control"  width="32" offset="0x230" description=" control register to manage pattern adapter on HWA2 prod socket4 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa4_prodcount" acronym="HWA2_pa4_prodcount"  width="32" offset="0x234" description=" count values for HWA2 prod socket4 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod5_control" acronym="HWA2_prod5_control"  width="32" offset="0x238" description="Controlling producer socket5 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 5. tdone_mask[mask_select] applies to prod_socket5." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA2_prod5_buf_control" acronym="HWA2_prod5_buf_control"  width="32" offset="0x23C" description="Controlling producer socket5 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod5_count" acronym="HWA2_prod5_count"  width="32" offset="0x240" description=" Defining count values for pre/post load for generating pend by HWA2 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa5_control" acronym="HWA2_pa5_control"  width="32" offset="0x244" description=" control register to manage pattern adapter on HWA2 prod socket5 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa5_prodcount" acronym="HWA2_pa5_prodcount"  width="32" offset="0x248" description=" count values for HWA2 prod socket5 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod6_control" acronym="HWA2_prod6_control"  width="32" offset="0x24C" description="Controlling producer socket6 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA2_prod6_buf_control" acronym="HWA2_prod6_buf_control"  width="32" offset="0x250" description="Controlling producer socket6 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod6_count" acronym="HWA2_prod6_count"  width="32" offset="0x254" description=" Defining count values for pre/post load for generating pend by HWA2 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa6_control" acronym="HWA2_pa6_control"  width="32" offset="0x258" description=" control register to manage pattern adapter on HWA2 prod socket6 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa6_prodcount" acronym="HWA2_pa6_prodcount"  width="32" offset="0x25C" description=" count values for HWA2 prod socket6 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod7_control" acronym="HWA2_prod7_control"  width="32" offset="0x260" description="Controlling producer socket7 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 7. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 7. tdone_mask[mask_select] applies to prod_socket7." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA2_prod7_buf_control" acronym="HWA2_prod7_buf_control"  width="32" offset="0x264" description="Controlling producer socket7 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod7_count" acronym="HWA2_prod7_count"  width="32" offset="0x268" description=" Defining count values for pre/post load for generating pend by HWA2 prod7"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_scheduler_control" acronym="HWA3_scheduler_control"  width="32" offset="0x274" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA3 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA3 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA3 Scheduler resources must not be read during halted state.  '1'-> HWA3 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="eor_en" rwaccess="RW" description="'1' -> LDC REGION/sub-frame feature enabled, '0' LDC works in Frame mode only " end="22" begin="22" width="1" page="0" />
	</register>
	<register id="HWA3_HOP" acronym="HWA3_HOP"  width="32" offset="0x278" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA3_WDTimer" acronym="HWA3_WDTimer"  width="32" offset="0x27C" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA3 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA3 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA3_BW_limiter" acronym="HWA3_BW_limiter"  width="32" offset="0x280" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA3 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA3_cons0_control" acronym="HWA3_cons0_control"  width="32" offset="0x284" description="Controlling consumer socket 0 for HWA3"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA3 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA3_cons1_control" acronym="HWA3_cons1_control"  width="32" offset="0x288" description="Controlling consumer socket 1 for HWA3"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA3 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA3_cons2_control" acronym="HWA3_cons2_control"  width="32" offset="0x28C" description="Controlling consumer socket 2 for HWA3"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA3 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA3_prod0_control" acronym="HWA3_prod0_control"  width="32" offset="0x290" description="Controlling producer socket0 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA3_prod0_buf_control" acronym="HWA3_prod0_buf_control"  width="32" offset="0x294" description="Controlling producer socket0 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod0_count" acronym="HWA3_prod0_count"  width="32" offset="0x298" description=" Defining count values for pre/post load for generating pend by HWA3 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa0_control" acronym="HWA3_pa0_control"  width="32" offset="0x29C" description=" control register to manage pattern adapter on HWA3 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa0_prodcount" acronym="HWA3_pa0_prodcount"  width="32" offset="0x2A0" description=" count values for HWA3 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod1_control" acronym="HWA3_prod1_control"  width="32" offset="0x2A4" description="Controlling producer socket1 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA3_prod1_buf_control" acronym="HWA3_prod1_buf_control"  width="32" offset="0x2A8" description="Controlling producer socket1 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod1_count" acronym="HWA3_prod1_count"  width="32" offset="0x2AC" description=" Defining count values for pre/post load for generating pend by HWA3 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa1_control" acronym="HWA3_pa1_control"  width="32" offset="0x2B0" description=" control register to manage pattern adapter on HWA3 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa1_prodcount" acronym="HWA3_pa1_prodcount"  width="32" offset="0x2B4" description=" count values for HWA3 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod2_control" acronym="HWA3_prod2_control"  width="32" offset="0x2B8" description="Controlling producer socket2 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA3_prod2_buf_control" acronym="HWA3_prod2_buf_control"  width="32" offset="0x2BC" description="Controlling producer socket2 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod2_count" acronym="HWA3_prod2_count"  width="32" offset="0x2C0" description=" Defining count values for pre/post load for generating pend by HWA3 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa2_control" acronym="HWA3_pa2_control"  width="32" offset="0x2C4" description=" control register to manage pattern adapter on HWA3 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa2_prodcount" acronym="HWA3_pa2_prodcount"  width="32" offset="0x2C8" description=" count values for HWA3 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod3_control" acronym="HWA3_prod3_control"  width="32" offset="0x2CC" description="Controlling producer socket3 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA3_prod3_buf_control" acronym="HWA3_prod3_buf_control"  width="32" offset="0x2D0" description="Controlling producer socket3 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod3_count" acronym="HWA3_prod3_count"  width="32" offset="0x2D4" description=" Defining count values for pre/post load for generating pend by HWA3 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa3_control" acronym="HWA3_pa3_control"  width="32" offset="0x2D8" description=" control register to manage pattern adapter on HWA3 prod socket3 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa3_prodcount" acronym="HWA3_pa3_prodcount"  width="32" offset="0x2DC" description=" count values for HWA3 prod socket3 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod4_control" acronym="HWA3_prod4_control"  width="32" offset="0x2E0" description="Controlling producer socket4 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA3_prod4_buf_control" acronym="HWA3_prod4_buf_control"  width="32" offset="0x2E4" description="Controlling producer socket4 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod4_count" acronym="HWA3_prod4_count"  width="32" offset="0x2E8" description=" Defining count values for pre/post load for generating pend by HWA3 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa4_control" acronym="HWA3_pa4_control"  width="32" offset="0x2EC" description=" control register to manage pattern adapter on HWA3 prod socket4 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa4_prodcount" acronym="HWA3_pa4_prodcount"  width="32" offset="0x2F0" description=" count values for HWA3 prod socket4 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod5_control" acronym="HWA3_prod5_control"  width="32" offset="0x2F4" description="Controlling producer socket5 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 5. tdone_mask[mask_select] applies to prod_socket5." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA3_prod5_buf_control" acronym="HWA3_prod5_buf_control"  width="32" offset="0x2F8" description="Controlling producer socket5 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod5_count" acronym="HWA3_prod5_count"  width="32" offset="0x2FC" description=" Defining count values for pre/post load for generating pend by HWA3 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa5_control" acronym="HWA3_pa5_control"  width="32" offset="0x300" description=" control register to manage pattern adapter on HWA3 prod socket5 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa5_prodcount" acronym="HWA3_pa5_prodcount"  width="32" offset="0x304" description=" count values for HWA3 prod socket5 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod6_control" acronym="HWA3_prod6_control"  width="32" offset="0x308" description="Controlling producer socket6 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA3_prod6_buf_control" acronym="HWA3_prod6_buf_control"  width="32" offset="0x30C" description="Controlling producer socket6 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod6_count" acronym="HWA3_prod6_count"  width="32" offset="0x310" description=" Defining count values for pre/post load for generating pend by HWA3 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa6_control" acronym="HWA3_pa6_control"  width="32" offset="0x314" description=" control register to manage pattern adapter on HWA3 prod socket6 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa6_prodcount" acronym="HWA3_pa6_prodcount"  width="32" offset="0x318" description=" count values for HWA3 prod socket6 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod7_control" acronym="HWA3_prod7_control"  width="32" offset="0x31C" description="Controlling producer socket7 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 7. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 7. tdone_mask[mask_select] applies to prod_socket7." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA3_prod7_buf_control" acronym="HWA3_prod7_buf_control"  width="32" offset="0x320" description="Controlling producer socket7 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod7_count" acronym="HWA3_prod7_count"  width="32" offset="0x324" description=" Defining count values for pre/post load for generating pend by HWA3 prod7"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_scheduler_control" acronym="HWA4_scheduler_control"  width="32" offset="0x330" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA4 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA4 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA4 Scheduler resources must not be read during halted state.  '1'-> HWA4 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA4_HOP" acronym="HWA4_HOP"  width="32" offset="0x334" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA4_WDTimer" acronym="HWA4_WDTimer"  width="32" offset="0x338" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA4 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA4 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA4_BW_limiter" acronym="HWA4_BW_limiter"  width="32" offset="0x33C" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA4 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA4_cons0_control" acronym="HWA4_cons0_control"  width="32" offset="0x340" description="Controlling consumer socket 0 for HWA4"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA4 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA4_cons1_control" acronym="HWA4_cons1_control"  width="32" offset="0x344" description="Controlling consumer socket 1 for HWA4"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA4 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA4_prod0_control" acronym="HWA4_prod0_control"  width="32" offset="0x348" description="Controlling producer socket0 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod0_buf_control" acronym="HWA4_prod0_buf_control"  width="32" offset="0x34C" description="Controlling producer socket0 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod0_count" acronym="HWA4_prod0_count"  width="32" offset="0x350" description=" Defining count values for pre/post load for generating pend by HWA4 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod1_control" acronym="HWA4_prod1_control"  width="32" offset="0x35C" description="Controlling producer socket1 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod1_buf_control" acronym="HWA4_prod1_buf_control"  width="32" offset="0x360" description="Controlling producer socket1 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod1_count" acronym="HWA4_prod1_count"  width="32" offset="0x364" description=" Defining count values for pre/post load for generating pend by HWA4 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod2_control" acronym="HWA4_prod2_control"  width="32" offset="0x370" description="Controlling producer socket2 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod2_buf_control" acronym="HWA4_prod2_buf_control"  width="32" offset="0x374" description="Controlling producer socket2 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod2_count" acronym="HWA4_prod2_count"  width="32" offset="0x378" description=" Defining count values for pre/post load for generating pend by HWA4 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod3_control" acronym="HWA4_prod3_control"  width="32" offset="0x384" description="Controlling producer socket3 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod3_buf_control" acronym="HWA4_prod3_buf_control"  width="32" offset="0x388" description="Controlling producer socket3 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod3_count" acronym="HWA4_prod3_count"  width="32" offset="0x38C" description=" Defining count values for pre/post load for generating pend by HWA4 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod4_control" acronym="HWA4_prod4_control"  width="32" offset="0x398" description="Controlling producer socket4 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod4_buf_control" acronym="HWA4_prod4_buf_control"  width="32" offset="0x39C" description="Controlling producer socket4 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod4_count" acronym="HWA4_prod4_count"  width="32" offset="0x3A0" description=" Defining count values for pre/post load for generating pend by HWA4 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod5_control" acronym="HWA4_prod5_control"  width="32" offset="0x3AC" description="Controlling producer socket5 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod5_buf_control" acronym="HWA4_prod5_buf_control"  width="32" offset="0x3B0" description="Controlling producer socket5 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod5_count" acronym="HWA4_prod5_count"  width="32" offset="0x3B4" description=" Defining count values for pre/post load for generating pend by HWA4 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod6_control" acronym="HWA4_prod6_control"  width="32" offset="0x3C0" description="Controlling producer socket6 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod6_buf_control" acronym="HWA4_prod6_buf_control"  width="32" offset="0x3C4" description="Controlling producer socket6 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod6_count" acronym="HWA4_prod6_count"  width="32" offset="0x3C8" description=" Defining count values for pre/post load for generating pend by HWA4 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod7_control" acronym="HWA4_prod7_control"  width="32" offset="0x3D4" description="Controlling producer socket7 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 7. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod7_buf_control" acronym="HWA4_prod7_buf_control"  width="32" offset="0x3D8" description="Controlling producer socket7 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod7_count" acronym="HWA4_prod7_count"  width="32" offset="0x3DC" description=" Defining count values for pre/post load for generating pend by HWA4 prod7"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod8_control" acronym="HWA4_prod8_control"  width="32" offset="0x3E8" description="Controlling producer socket8 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 8. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod8_buf_control" acronym="HWA4_prod8_buf_control"  width="32" offset="0x3EC" description="Controlling producer socket8 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod8_count" acronym="HWA4_prod8_count"  width="32" offset="0x3F0" description=" Defining count values for pre/post load for generating pend by HWA4 prod8"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod9_control" acronym="HWA4_prod9_control"  width="32" offset="0x3FC" description="Controlling producer socket9 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 9. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod9_buf_control" acronym="HWA4_prod9_buf_control"  width="32" offset="0x400" description="Controlling producer socket9 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod9_count" acronym="HWA4_prod9_count"  width="32" offset="0x404" description=" Defining count values for pre/post load for generating pend by HWA4 prod9"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod10_control" acronym="HWA4_prod10_control"  width="32" offset="0x410" description="Controlling producer socket10 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 10. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 10. tdone_mask[mask_select] applies to prod_socket10 " end="24" begin="27" width="4" page="0" />
	</register>
	<register id="HWA4_prod10_buf_control" acronym="HWA4_prod10_buf_control"  width="32" offset="0x414" description="Controlling producer socket10 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod10_count" acronym="HWA4_prod10_count"  width="32" offset="0x418" description=" Defining count values for pre/post load for generating pend by HWA4 prod10"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_scheduler_control" acronym="HWA5_scheduler_control"  width="32" offset="0x424" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA5 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA5 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA5 Scheduler resources must not be read during halted state.  '1'-> HWA5 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA5_HOP" acronym="HWA5_HOP"  width="32" offset="0x428" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA5_WDTimer" acronym="HWA5_WDTimer"  width="32" offset="0x42C" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA5 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA5 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA5_BW_limiter" acronym="HWA5_BW_limiter"  width="32" offset="0x430" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA5 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA5_cons0_control" acronym="HWA5_cons0_control"  width="32" offset="0x434" description="Controlling consumer socket 0 for HWA5"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA5 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA5_cons1_control" acronym="HWA5_cons1_control"  width="32" offset="0x438" description="Controlling consumer socket 1 for HWA5"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA5 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA5_prod0_control" acronym="HWA5_prod0_control"  width="32" offset="0x43C" description="Controlling producer socket0 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod0_buf_control" acronym="HWA5_prod0_buf_control"  width="32" offset="0x440" description="Controlling producer socket0 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod0_count" acronym="HWA5_prod0_count"  width="32" offset="0x444" description=" Defining count values for pre/post load for generating pend by HWA5 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod1_control" acronym="HWA5_prod1_control"  width="32" offset="0x450" description="Controlling producer socket1 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod1_buf_control" acronym="HWA5_prod1_buf_control"  width="32" offset="0x454" description="Controlling producer socket1 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod1_count" acronym="HWA5_prod1_count"  width="32" offset="0x458" description=" Defining count values for pre/post load for generating pend by HWA5 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod2_control" acronym="HWA5_prod2_control"  width="32" offset="0x464" description="Controlling producer socket2 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod2_buf_control" acronym="HWA5_prod2_buf_control"  width="32" offset="0x468" description="Controlling producer socket2 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod2_count" acronym="HWA5_prod2_count"  width="32" offset="0x46C" description=" Defining count values for pre/post load for generating pend by HWA5 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod3_control" acronym="HWA5_prod3_control"  width="32" offset="0x478" description="Controlling producer socket3 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod3_buf_control" acronym="HWA5_prod3_buf_control"  width="32" offset="0x47C" description="Controlling producer socket3 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod3_count" acronym="HWA5_prod3_count"  width="32" offset="0x480" description=" Defining count values for pre/post load for generating pend by HWA5 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod4_control" acronym="HWA5_prod4_control"  width="32" offset="0x48C" description="Controlling producer socket4 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod4_buf_control" acronym="HWA5_prod4_buf_control"  width="32" offset="0x490" description="Controlling producer socket4 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod4_count" acronym="HWA5_prod4_count"  width="32" offset="0x494" description=" Defining count values for pre/post load for generating pend by HWA5 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod5_control" acronym="HWA5_prod5_control"  width="32" offset="0x4A0" description="Controlling producer socket5 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod5_buf_control" acronym="HWA5_prod5_buf_control"  width="32" offset="0x4A4" description="Controlling producer socket5 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod5_count" acronym="HWA5_prod5_count"  width="32" offset="0x4A8" description=" Defining count values for pre/post load for generating pend by HWA5 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod6_control" acronym="HWA5_prod6_control"  width="32" offset="0x4B4" description="Controlling producer socket6 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod6_buf_control" acronym="HWA5_prod6_buf_control"  width="32" offset="0x4B8" description="Controlling producer socket6 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod6_count" acronym="HWA5_prod6_count"  width="32" offset="0x4BC" description=" Defining count values for pre/post load for generating pend by HWA5 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod7_control" acronym="HWA5_prod7_control"  width="32" offset="0x4C8" description="Controlling producer socket7 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 7. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod7_buf_control" acronym="HWA5_prod7_buf_control"  width="32" offset="0x4CC" description="Controlling producer socket7 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod7_count" acronym="HWA5_prod7_count"  width="32" offset="0x4D0" description=" Defining count values for pre/post load for generating pend by HWA5 prod7"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod8_control" acronym="HWA5_prod8_control"  width="32" offset="0x4DC" description="Controlling producer socket8 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 8. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod8_buf_control" acronym="HWA5_prod8_buf_control"  width="32" offset="0x4E0" description="Controlling producer socket8 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod8_count" acronym="HWA5_prod8_count"  width="32" offset="0x4E4" description=" Defining count values for pre/post load for generating pend by HWA5 prod8"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod9_control" acronym="HWA5_prod9_control"  width="32" offset="0x4F0" description="Controlling producer socket9 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 9. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod9_buf_control" acronym="HWA5_prod9_buf_control"  width="32" offset="0x4F4" description="Controlling producer socket9 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod9_count" acronym="HWA5_prod9_count"  width="32" offset="0x4F8" description=" Defining count values for pre/post load for generating pend by HWA5 prod9"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod10_control" acronym="HWA5_prod10_control"  width="32" offset="0x504" description="Controlling producer socket10 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 10. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 10. tdone_mask[mask_select] applies to prod_socket10 " end="24" begin="27" width="4" page="0" />
	</register>
	<register id="HWA5_prod10_buf_control" acronym="HWA5_prod10_buf_control"  width="32" offset="0x508" description="Controlling producer socket10 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod10_count" acronym="HWA5_prod10_count"  width="32" offset="0x50C" description=" Defining count values for pre/post load for generating pend by HWA5 prod10"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA6_scheduler_control" acronym="HWA6_scheduler_control"  width="32" offset="0x518" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA6 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA6 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA6 Scheduler resources must not be read during halted state.  '1'-> HWA6 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA6_HOP" acronym="HWA6_HOP"  width="32" offset="0x51C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA6_WDTimer" acronym="HWA6_WDTimer"  width="32" offset="0x520" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA6 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA6 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA6_BW_limiter" acronym="HWA6_BW_limiter"  width="32" offset="0x524" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA6 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA6_cons0_control" acronym="HWA6_cons0_control"  width="32" offset="0x528" description="Controlling consumer socket 0 for HWA6"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA6 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA6_cons1_control" acronym="HWA6_cons1_control"  width="32" offset="0x52C" description="Controlling consumer socket 1 for HWA6"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA6 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA6_prod0_control" acronym="HWA6_prod0_control"  width="32" offset="0x530" description="Controlling producer socket0 for HWA6"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA6 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA6_prod0_buf_control" acronym="HWA6_prod0_buf_control"  width="32" offset="0x534" description="Controlling producer socket0 buffer for HWA6"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA6_prod0_count" acronym="HWA6_prod0_count"  width="32" offset="0x538" description=" Defining count values for pre/post load for generating pend by HWA6 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA6_prod1_control" acronym="HWA6_prod1_control"  width="32" offset="0x544" description="Controlling producer socket1 for HWA6"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA6 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA6_prod1_buf_control" acronym="HWA6_prod1_buf_control"  width="32" offset="0x548" description="Controlling producer socket1 buffer for HWA6"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA6_prod1_count" acronym="HWA6_prod1_count"  width="32" offset="0x54C" description=" Defining count values for pre/post load for generating pend by HWA6 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA7_scheduler_control" acronym="HWA7_scheduler_control"  width="32" offset="0x558" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA7 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA7 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA7 Scheduler resources must not be read during halted state.  '1'-> HWA7 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA7_HOP" acronym="HWA7_HOP"  width="32" offset="0x55C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA7_WDTimer" acronym="HWA7_WDTimer"  width="32" offset="0x560" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA7 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA7 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA7_BW_limiter" acronym="HWA7_BW_limiter"  width="32" offset="0x564" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA7 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA7_cons0_control" acronym="HWA7_cons0_control"  width="32" offset="0x568" description="Controlling consumer socket 0 for HWA7"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA7 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA7_cons1_control" acronym="HWA7_cons1_control"  width="32" offset="0x56C" description="Controlling consumer socket 1 for HWA7"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA7 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA7_cons2_control" acronym="HWA7_cons2_control"  width="32" offset="0x570" description="Controlling consumer socket 2 for HWA7"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA7 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA7_cons3_control" acronym="HWA7_cons3_control"  width="32" offset="0x574" description="Controlling consumer socket 3 for HWA7"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 3 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA7 cons socket 3 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA7_cons4_control" acronym="HWA7_cons4_control"  width="32" offset="0x578" description="Controlling consumer socket 4 for HWA7"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 4 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA7 cons socket 4 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA7_prod0_control" acronym="HWA7_prod0_control"  width="32" offset="0x57C" description="Controlling producer socket0 for HWA7"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA7 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA7_prod0_buf_control" acronym="HWA7_prod0_buf_control"  width="32" offset="0x580" description="Controlling producer socket0 buffer for HWA7"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA7_prod0_count" acronym="HWA7_prod0_count"  width="32" offset="0x584" description=" Defining count values for pre/post load for generating pend by HWA7 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA7_pa0_control" acronym="HWA7_pa0_control"  width="32" offset="0x588" description=" control register to manage pattern adapter on HWA7 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA7_pa0_prodcount" acronym="HWA7_pa0_prodcount"  width="32" offset="0x58C" description=" count values for HWA7 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA7_prod1_control" acronym="HWA7_prod1_control"  width="32" offset="0x590" description="Controlling producer socket1 for HWA7"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA7 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA7_prod1_buf_control" acronym="HWA7_prod1_buf_control"  width="32" offset="0x594" description="Controlling producer socket1 buffer for HWA7"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA7_prod1_count" acronym="HWA7_prod1_count"  width="32" offset="0x598" description=" Defining count values for pre/post load for generating pend by HWA7 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA7_pa1_control" acronym="HWA7_pa1_control"  width="32" offset="0x59C" description=" control register to manage pattern adapter on HWA7 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA7_pa1_prodcount" acronym="HWA7_pa1_prodcount"  width="32" offset="0x5A0" description=" count values for HWA7 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA7_prod2_control" acronym="HWA7_prod2_control"  width="32" offset="0x5A4" description="Controlling producer socket2 for HWA7"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA7 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA7_prod2_buf_control" acronym="HWA7_prod2_buf_control"  width="32" offset="0x5A8" description="Controlling producer socket2 buffer for HWA7"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA7_prod2_count" acronym="HWA7_prod2_count"  width="32" offset="0x5AC" description=" Defining count values for pre/post load for generating pend by HWA7 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA7_pa2_control" acronym="HWA7_pa2_control"  width="32" offset="0x5B0" description=" control register to manage pattern adapter on HWA7 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA7_pa2_prodcount" acronym="HWA7_pa2_prodcount"  width="32" offset="0x5B4" description=" count values for HWA7 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA7_prod3_control" acronym="HWA7_prod3_control"  width="32" offset="0x5B8" description="Controlling producer socket3 for HWA7"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA7 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA7_prod3_buf_control" acronym="HWA7_prod3_buf_control"  width="32" offset="0x5BC" description="Controlling producer socket3 buffer for HWA7"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA7_prod3_count" acronym="HWA7_prod3_count"  width="32" offset="0x5C0" description=" Defining count values for pre/post load for generating pend by HWA7 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA7_pa3_control" acronym="HWA7_pa3_control"  width="32" offset="0x5C4" description=" control register to manage pattern adapter on HWA7 prod socket3 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA7_pa3_prodcount" acronym="HWA7_pa3_prodcount"  width="32" offset="0x5C8" description=" count values for HWA7 prod socket3 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA7_prod4_control" acronym="HWA7_prod4_control"  width="32" offset="0x5CC" description="Controlling producer socket4 for HWA7"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA7 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4 " end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA7_prod4_buf_control" acronym="HWA7_prod4_buf_control"  width="32" offset="0x5D0" description="Controlling producer socket4 buffer for HWA7"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA7_prod4_count" acronym="HWA7_prod4_count"  width="32" offset="0x5D4" description=" Defining count values for pre/post load for generating pend by HWA7 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA8_scheduler_control" acronym="HWA8_scheduler_control"  width="32" offset="0x5E0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA8 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA8 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA8 Scheduler resources must not be read during halted state.  '1'-> HWA8 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA8_HOP" acronym="HWA8_HOP"  width="32" offset="0x5E4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA8_WDTimer" acronym="HWA8_WDTimer"  width="32" offset="0x5E8" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA8 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA8 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA8_BW_limiter" acronym="HWA8_BW_limiter"  width="32" offset="0x5EC" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA8 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA8_cons0_control" acronym="HWA8_cons0_control"  width="32" offset="0x5F0" description="Controlling consumer socket 0 for HWA8"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA8 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA8_cons1_control" acronym="HWA8_cons1_control"  width="32" offset="0x5F4" description="Controlling consumer socket 1 for HWA8"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA8 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA8_cons2_control" acronym="HWA8_cons2_control"  width="32" offset="0x5F8" description="Controlling consumer socket 2 for HWA8"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA8 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA8_cons3_control" acronym="HWA8_cons3_control"  width="32" offset="0x5FC" description="Controlling consumer socket 3 for HWA8"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 3 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA8 cons socket 3 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA8_cons4_control" acronym="HWA8_cons4_control"  width="32" offset="0x600" description="Controlling consumer socket 4 for HWA8"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 4 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA8 cons socket 4 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA8_prod0_control" acronym="HWA8_prod0_control"  width="32" offset="0x604" description="Controlling producer socket0 for HWA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA8 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA8_prod0_buf_control" acronym="HWA8_prod0_buf_control"  width="32" offset="0x608" description="Controlling producer socket0 buffer for HWA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA8_prod0_count" acronym="HWA8_prod0_count"  width="32" offset="0x60C" description=" Defining count values for pre/post load for generating pend by HWA8 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA8_pa0_control" acronym="HWA8_pa0_control"  width="32" offset="0x610" description=" control register to manage pattern adapter on HWA8 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA8_pa0_prodcount" acronym="HWA8_pa0_prodcount"  width="32" offset="0x614" description=" count values for HWA8 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA8_prod1_control" acronym="HWA8_prod1_control"  width="32" offset="0x618" description="Controlling producer socket1 for HWA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA8 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA8_prod1_buf_control" acronym="HWA8_prod1_buf_control"  width="32" offset="0x61C" description="Controlling producer socket1 buffer for HWA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA8_prod1_count" acronym="HWA8_prod1_count"  width="32" offset="0x620" description=" Defining count values for pre/post load for generating pend by HWA8 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA8_pa1_control" acronym="HWA8_pa1_control"  width="32" offset="0x624" description=" control register to manage pattern adapter on HWA8 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA8_pa1_prodcount" acronym="HWA8_pa1_prodcount"  width="32" offset="0x628" description=" count values for HWA8 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA8_prod2_control" acronym="HWA8_prod2_control"  width="32" offset="0x62C" description="Controlling producer socket2 for HWA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA8 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA8_prod2_buf_control" acronym="HWA8_prod2_buf_control"  width="32" offset="0x630" description="Controlling producer socket2 buffer for HWA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA8_prod2_count" acronym="HWA8_prod2_count"  width="32" offset="0x634" description=" Defining count values for pre/post load for generating pend by HWA8 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA8_pa2_control" acronym="HWA8_pa2_control"  width="32" offset="0x638" description=" control register to manage pattern adapter on HWA8 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA8_pa2_prodcount" acronym="HWA8_pa2_prodcount"  width="32" offset="0x63C" description=" count values for HWA8 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA8_prod3_control" acronym="HWA8_prod3_control"  width="32" offset="0x640" description="Controlling producer socket3 for HWA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA8 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA8_prod3_buf_control" acronym="HWA8_prod3_buf_control"  width="32" offset="0x644" description="Controlling producer socket3 buffer for HWA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA8_prod3_count" acronym="HWA8_prod3_count"  width="32" offset="0x648" description=" Defining count values for pre/post load for generating pend by HWA8 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA8_pa3_control" acronym="HWA8_pa3_control"  width="32" offset="0x64C" description=" control register to manage pattern adapter on HWA8 prod socket3 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA8_pa3_prodcount" acronym="HWA8_pa3_prodcount"  width="32" offset="0x650" description=" count values for HWA8 prod socket3 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA8_prod4_control" acronym="HWA8_prod4_control"  width="32" offset="0x654" description="Controlling producer socket4 for HWA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA8 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4 " end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA8_prod4_buf_control" acronym="HWA8_prod4_buf_control"  width="32" offset="0x658" description="Controlling producer socket4 buffer for HWA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA8_prod4_count" acronym="HWA8_prod4_count"  width="32" offset="0x65C" description=" Defining count values for pre/post load for generating pend by HWA8 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA12_scheduler_control" acronym="HWA12_scheduler_control"  width="32" offset="0x668" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA12 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA12 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA12 Scheduler resources must not be read during halted state.  '1'-> HWA12 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA12" end="13" begin="20" width="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="23" width="1" page="0" />
	</register>
	<register id="HWA12_HOP" acronym="HWA12_HOP"  width="32" offset="0x66C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA12_cons0_control" acronym="HWA12_cons0_control"  width="32" offset="0x678" description="Controlling consumer socket 0 for HWA12"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA12 cons socket 0 " end="1" begin="9" width="9" page="0" />
		<bitfield id="set_pend" rwaccess="WO" description=" writing '1' sets pend on consumer socket  " end="30" begin="30" width="1" page="0" />
		<bitfield id="ehwa_prod" rwaccess="RW" description=" '1' -> spare consumer is connected to external host producer , '0' --> no external host producer" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="HWA12_cons1_control" acronym="HWA12_cons1_control"  width="32" offset="0x67C" description="Controlling consumer socket 1 for HWA12"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA12 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA12_prod0_control" acronym="HWA12_prod0_control"  width="32" offset="0x680" description="Controlling producer socket0 for HWA12"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA12 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="prod_dec" rwaccess="WO" description=" writing '1' decrement prod count value " end="30" begin="30" width="1" page="0" />
		<bitfield id="ehwa_cons" rwaccess="RW" description=" '1' -> spare consumer is connected to external host consumer , '0' --> no external host consumer" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="HWA12_prod0_buf_control" acronym="HWA12_prod0_buf_control"  width="32" offset="0x684" description="Controlling producer socket0 buffer for HWA12"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA12_prod0_count" acronym="HWA12_prod0_count"  width="32" offset="0x688" description=" Defining count values for pre/post load for generating pend by HWA12 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA12_pa0_control" acronym="HWA12_pa0_control"  width="32" offset="0x68C" description=" control register to manage pattern adapter on HWA12 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA12_pa0_prodcount" acronym="HWA12_pa0_prodcount"  width="32" offset="0x690" description=" count values for HWA12 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA12_prod1_control" acronym="HWA12_prod1_control"  width="32" offset="0x694" description="Controlling producer socket1 for HWA12"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA12 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA12_prod1_buf_control" acronym="HWA12_prod1_buf_control"  width="32" offset="0x698" description="Controlling producer socket1 buffer for HWA12"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA12_prod1_count" acronym="HWA12_prod1_count"  width="32" offset="0x69C" description=" Defining count values for pre/post load for generating pend by HWA12 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA12_pa1_control" acronym="HWA12_pa1_control"  width="32" offset="0x6A0" description=" control register to manage pattern adapter on HWA12 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA12_pa1_prodcount" acronym="HWA12_pa1_prodcount"  width="32" offset="0x6A4" description=" count values for HWA12 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA12_prod2_control" acronym="HWA12_prod2_control"  width="32" offset="0x6A8" description="Controlling producer socket2 for HWA12"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA12 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA12_prod2_buf_control" acronym="HWA12_prod2_buf_control"  width="32" offset="0x6AC" description="Controlling producer socket2 buffer for HWA12"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA12_prod2_count" acronym="HWA12_prod2_count"  width="32" offset="0x6B0" description=" Defining count values for pre/post load for generating pend by HWA12 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA12_pa2_control" acronym="HWA12_pa2_control"  width="32" offset="0x6B4" description=" control register to manage pattern adapter on HWA12 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA12_pa2_prodcount" acronym="HWA12_pa2_prodcount"  width="32" offset="0x6B8" description=" count values for HWA12 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA12_prod3_control" acronym="HWA12_prod3_control"  width="32" offset="0x6BC" description="Controlling producer socket3 for HWA12"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA12 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA12_prod3_buf_control" acronym="HWA12_prod3_buf_control"  width="32" offset="0x6C0" description="Controlling producer socket3 buffer for HWA12"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA12_prod3_count" acronym="HWA12_prod3_count"  width="32" offset="0x6C4" description=" Defining count values for pre/post load for generating pend by HWA12 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA13_scheduler_control" acronym="HWA13_scheduler_control"  width="32" offset="0x6D0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA13 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA13 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA13 Scheduler resources must not be read during halted state.  '1'-> HWA13 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA13" end="13" begin="20" width="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="23" width="1" page="0" />
	</register>
	<register id="HWA13_HOP" acronym="HWA13_HOP"  width="32" offset="0x6D4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA13_cons0_control" acronym="HWA13_cons0_control"  width="32" offset="0x6E0" description="Controlling consumer socket 0 for HWA13"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA13 cons socket 0 " end="1" begin="9" width="9" page="0" />
		<bitfield id="set_pend" rwaccess="WO" description=" writing '1' sets pend on consumer socket  " end="30" begin="30" width="1" page="0" />
		<bitfield id="ehwa_prod" rwaccess="RW" description=" '1' -> spare consumer is connected to external host producer , '0' --> no external host producer" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="HWA13_cons1_control" acronym="HWA13_cons1_control"  width="32" offset="0x6E4" description="Controlling consumer socket 1 for HWA13"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA13 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA13_prod0_control" acronym="HWA13_prod0_control"  width="32" offset="0x6E8" description="Controlling producer socket0 for HWA13"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA13 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="prod_dec" rwaccess="WO" description=" writing '1' decrement prod count value " end="30" begin="30" width="1" page="0" />
		<bitfield id="ehwa_cons" rwaccess="RW" description=" '1' -> spare consumer is connected to external host consumer , '0' --> no external host consumer" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="HWA13_prod0_buf_control" acronym="HWA13_prod0_buf_control"  width="32" offset="0x6EC" description="Controlling producer socket0 buffer for HWA13"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA13_prod0_count" acronym="HWA13_prod0_count"  width="32" offset="0x6F0" description=" Defining count values for pre/post load for generating pend by HWA13 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA13_pa0_control" acronym="HWA13_pa0_control"  width="32" offset="0x6F4" description=" control register to manage pattern adapter on HWA13 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA13_pa0_prodcount" acronym="HWA13_pa0_prodcount"  width="32" offset="0x6F8" description=" count values for HWA13 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA13_prod1_control" acronym="HWA13_prod1_control"  width="32" offset="0x6FC" description="Controlling producer socket1 for HWA13"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA13 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA13_prod1_buf_control" acronym="HWA13_prod1_buf_control"  width="32" offset="0x700" description="Controlling producer socket1 buffer for HWA13"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA13_prod1_count" acronym="HWA13_prod1_count"  width="32" offset="0x704" description=" Defining count values for pre/post load for generating pend by HWA13 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA13_pa1_control" acronym="HWA13_pa1_control"  width="32" offset="0x708" description=" control register to manage pattern adapter on HWA13 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA13_pa1_prodcount" acronym="HWA13_pa1_prodcount"  width="32" offset="0x70C" description=" count values for HWA13 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA13_prod2_control" acronym="HWA13_prod2_control"  width="32" offset="0x710" description="Controlling producer socket2 for HWA13"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA13 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA13_prod2_buf_control" acronym="HWA13_prod2_buf_control"  width="32" offset="0x714" description="Controlling producer socket2 buffer for HWA13"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA13_prod2_count" acronym="HWA13_prod2_count"  width="32" offset="0x718" description=" Defining count values for pre/post load for generating pend by HWA13 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA13_pa2_control" acronym="HWA13_pa2_control"  width="32" offset="0x71C" description=" control register to manage pattern adapter on HWA13 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA13_pa2_prodcount" acronym="HWA13_pa2_prodcount"  width="32" offset="0x720" description=" count values for HWA13 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA13_prod3_control" acronym="HWA13_prod3_control"  width="32" offset="0x724" description="Controlling producer socket3 for HWA13"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA13 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA13_prod3_buf_control" acronym="HWA13_prod3_buf_control"  width="32" offset="0x728" description="Controlling producer socket3 buffer for HWA13"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA13_prod3_count" acronym="HWA13_prod3_count"  width="32" offset="0x72C" description=" Defining count values for pre/post load for generating pend by HWA13 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA14_scheduler_control" acronym="HWA14_scheduler_control"  width="32" offset="0x738" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA14 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA14 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA14 Scheduler resources must not be read during halted state.  '1'-> HWA14 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA14" end="13" begin="20" width="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="23" width="1" page="0" />
	</register>
	<register id="HWA14_HOP" acronym="HWA14_HOP"  width="32" offset="0x73C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA14_cons0_control" acronym="HWA14_cons0_control"  width="32" offset="0x748" description="Controlling consumer socket 0 for HWA14"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA14 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA14_cons1_control" acronym="HWA14_cons1_control"  width="32" offset="0x74C" description="Controlling consumer socket 1 for HWA14"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA14 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA14_prod0_control" acronym="HWA14_prod0_control"  width="32" offset="0x750" description="Controlling producer socket0 for HWA14"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA14 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA14_prod0_buf_control" acronym="HWA14_prod0_buf_control"  width="32" offset="0x754" description="Controlling producer socket0 buffer for HWA14"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA14_prod0_count" acronym="HWA14_prod0_count"  width="32" offset="0x758" description=" Defining count values for pre/post load for generating pend by HWA14 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA14_pa0_control" acronym="HWA14_pa0_control"  width="32" offset="0x75C" description=" control register to manage pattern adapter on HWA14 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA14_pa0_prodcount" acronym="HWA14_pa0_prodcount"  width="32" offset="0x760" description=" count values for HWA14 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA14_prod1_control" acronym="HWA14_prod1_control"  width="32" offset="0x764" description="Controlling producer socket1 for HWA14"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA14 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA14_prod1_buf_control" acronym="HWA14_prod1_buf_control"  width="32" offset="0x768" description="Controlling producer socket1 buffer for HWA14"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA14_prod1_count" acronym="HWA14_prod1_count"  width="32" offset="0x76C" description=" Defining count values for pre/post load for generating pend by HWA14 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA14_pa1_control" acronym="HWA14_pa1_control"  width="32" offset="0x770" description=" control register to manage pattern adapter on HWA14 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA14_pa1_prodcount" acronym="HWA14_pa1_prodcount"  width="32" offset="0x774" description=" count values for HWA14 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA14_prod2_control" acronym="HWA14_prod2_control"  width="32" offset="0x778" description="Controlling producer socket2 for HWA14"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA14 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA14_prod2_buf_control" acronym="HWA14_prod2_buf_control"  width="32" offset="0x77C" description="Controlling producer socket2 buffer for HWA14"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA14_prod2_count" acronym="HWA14_prod2_count"  width="32" offset="0x780" description=" Defining count values for pre/post load for generating pend by HWA14 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA14_pa2_control" acronym="HWA14_pa2_control"  width="32" offset="0x784" description=" control register to manage pattern adapter on HWA14 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA14_pa2_prodcount" acronym="HWA14_pa2_prodcount"  width="32" offset="0x788" description=" count values for HWA14 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA14_prod3_control" acronym="HWA14_prod3_control"  width="32" offset="0x78C" description="Controlling producer socket3 for HWA14"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA14 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA14_prod3_buf_control" acronym="HWA14_prod3_buf_control"  width="32" offset="0x790" description="Controlling producer socket3 buffer for HWA14"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA14_prod3_count" acronym="HWA14_prod3_count"  width="32" offset="0x794" description=" Defining count values for pre/post load for generating pend by HWA14 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA15_scheduler_control" acronym="HWA15_scheduler_control"  width="32" offset="0x7A0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA15 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA15 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA15 Scheduler resources must not be read during halted state.  '1'-> HWA15 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA15" end="13" begin="20" width="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="23" width="1" page="0" />
	</register>
	<register id="HWA15_HOP" acronym="HWA15_HOP"  width="32" offset="0x7A4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA15_cons0_control" acronym="HWA15_cons0_control"  width="32" offset="0x7B0" description="Controlling consumer socket 0 for HWA15"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA15 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA15_cons1_control" acronym="HWA15_cons1_control"  width="32" offset="0x7B4" description="Controlling consumer socket 1 for HWA15"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA15 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA15_prod0_control" acronym="HWA15_prod0_control"  width="32" offset="0x7B8" description="Controlling producer socket0 for HWA15"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA15 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA15_prod0_buf_control" acronym="HWA15_prod0_buf_control"  width="32" offset="0x7BC" description="Controlling producer socket0 buffer for HWA15"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA15_prod0_count" acronym="HWA15_prod0_count"  width="32" offset="0x7C0" description=" Defining count values for pre/post load for generating pend by HWA15 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA15_pa0_control" acronym="HWA15_pa0_control"  width="32" offset="0x7C4" description=" control register to manage pattern adapter on HWA15 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA15_pa0_prodcount" acronym="HWA15_pa0_prodcount"  width="32" offset="0x7C8" description=" count values for HWA15 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA15_prod1_control" acronym="HWA15_prod1_control"  width="32" offset="0x7CC" description="Controlling producer socket1 for HWA15"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA15 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA15_prod1_buf_control" acronym="HWA15_prod1_buf_control"  width="32" offset="0x7D0" description="Controlling producer socket1 buffer for HWA15"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA15_prod1_count" acronym="HWA15_prod1_count"  width="32" offset="0x7D4" description=" Defining count values for pre/post load for generating pend by HWA15 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA15_pa1_control" acronym="HWA15_pa1_control"  width="32" offset="0x7D8" description=" control register to manage pattern adapter on HWA15 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA15_pa1_prodcount" acronym="HWA15_pa1_prodcount"  width="32" offset="0x7DC" description=" count values for HWA15 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA15_prod2_control" acronym="HWA15_prod2_control"  width="32" offset="0x7E0" description="Controlling producer socket2 for HWA15"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA15 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA15_prod2_buf_control" acronym="HWA15_prod2_buf_control"  width="32" offset="0x7E4" description="Controlling producer socket2 buffer for HWA15"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA15_prod2_count" acronym="HWA15_prod2_count"  width="32" offset="0x7E8" description=" Defining count values for pre/post load for generating pend by HWA15 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA15_pa2_control" acronym="HWA15_pa2_control"  width="32" offset="0x7EC" description=" control register to manage pattern adapter on HWA15 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA15_pa2_prodcount" acronym="HWA15_pa2_prodcount"  width="32" offset="0x7F0" description=" count values for HWA15 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA15_prod3_control" acronym="HWA15_prod3_control"  width="32" offset="0x7F4" description="Controlling producer socket3 for HWA15"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA15 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA15_prod3_buf_control" acronym="HWA15_prod3_buf_control"  width="32" offset="0x7F8" description="Controlling producer socket3 buffer for HWA15"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA15_prod3_count" acronym="HWA15_prod3_count"  width="32" offset="0x7FC" description=" Defining count values for pre/post load for generating pend by HWA15 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA16_scheduler_control" acronym="HWA16_scheduler_control"  width="32" offset="0x808" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA16 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA16 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA16 Scheduler resources must not be read during halted state.  '1'-> HWA16 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA16" end="13" begin="20" width="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="23" width="1" page="0" />
	</register>
	<register id="HWA16_HOP" acronym="HWA16_HOP"  width="32" offset="0x80C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA16_cons0_control" acronym="HWA16_cons0_control"  width="32" offset="0x818" description="Controlling consumer socket 0 for HWA16"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA16 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA16_cons1_control" acronym="HWA16_cons1_control"  width="32" offset="0x81C" description="Controlling consumer socket 1 for HWA16"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA16 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA16_prod0_control" acronym="HWA16_prod0_control"  width="32" offset="0x820" description="Controlling producer socket0 for HWA16"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA16 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA16_prod0_buf_control" acronym="HWA16_prod0_buf_control"  width="32" offset="0x824" description="Controlling producer socket0 buffer for HWA16"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA16_prod0_count" acronym="HWA16_prod0_count"  width="32" offset="0x828" description=" Defining count values for pre/post load for generating pend by HWA16 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA16_pa0_control" acronym="HWA16_pa0_control"  width="32" offset="0x82C" description=" control register to manage pattern adapter on HWA16 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA16_pa0_prodcount" acronym="HWA16_pa0_prodcount"  width="32" offset="0x830" description=" count values for HWA16 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA16_prod1_control" acronym="HWA16_prod1_control"  width="32" offset="0x834" description="Controlling producer socket1 for HWA16"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA16 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA16_prod1_buf_control" acronym="HWA16_prod1_buf_control"  width="32" offset="0x838" description="Controlling producer socket1 buffer for HWA16"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA16_prod1_count" acronym="HWA16_prod1_count"  width="32" offset="0x83C" description=" Defining count values for pre/post load for generating pend by HWA16 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA16_pa1_control" acronym="HWA16_pa1_control"  width="32" offset="0x840" description=" control register to manage pattern adapter on HWA16 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA16_pa1_prodcount" acronym="HWA16_pa1_prodcount"  width="32" offset="0x844" description=" count values for HWA16 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA16_prod2_control" acronym="HWA16_prod2_control"  width="32" offset="0x848" description="Controlling producer socket2 for HWA16"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA16 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA16_prod2_buf_control" acronym="HWA16_prod2_buf_control"  width="32" offset="0x84C" description="Controlling producer socket2 buffer for HWA16"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA16_prod2_count" acronym="HWA16_prod2_count"  width="32" offset="0x850" description=" Defining count values for pre/post load for generating pend by HWA16 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA16_pa2_control" acronym="HWA16_pa2_control"  width="32" offset="0x854" description=" control register to manage pattern adapter on HWA16 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA16_pa2_prodcount" acronym="HWA16_pa2_prodcount"  width="32" offset="0x858" description=" count values for HWA16 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA16_prod3_control" acronym="HWA16_prod3_control"  width="32" offset="0x85C" description="Controlling producer socket3 for HWA16"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA16 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA16_prod3_buf_control" acronym="HWA16_prod3_buf_control"  width="32" offset="0x860" description="Controlling producer socket3 buffer for HWA16"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA16_prod3_count" acronym="HWA16_prod3_count"  width="32" offset="0x864" description=" Defining count values for pre/post load for generating pend by HWA16 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA17_scheduler_control" acronym="HWA17_scheduler_control"  width="32" offset="0x870" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA17 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA17 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA17 Scheduler resources must not be read during halted state.  '1'-> HWA17 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA17" end="13" begin="20" width="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="23" width="1" page="0" />
	</register>
	<register id="HWA17_HOP" acronym="HWA17_HOP"  width="32" offset="0x874" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA17_cons0_control" acronym="HWA17_cons0_control"  width="32" offset="0x880" description="Controlling consumer socket 0 for HWA17"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA17 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA17_cons1_control" acronym="HWA17_cons1_control"  width="32" offset="0x884" description="Controlling consumer socket 1 for HWA17"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA17 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA17_prod0_control" acronym="HWA17_prod0_control"  width="32" offset="0x888" description="Controlling producer socket0 for HWA17"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA17 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA17_prod0_buf_control" acronym="HWA17_prod0_buf_control"  width="32" offset="0x88C" description="Controlling producer socket0 buffer for HWA17"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA17_prod0_count" acronym="HWA17_prod0_count"  width="32" offset="0x890" description=" Defining count values for pre/post load for generating pend by HWA17 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA17_pa0_control" acronym="HWA17_pa0_control"  width="32" offset="0x894" description=" control register to manage pattern adapter on HWA17 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA17_pa0_prodcount" acronym="HWA17_pa0_prodcount"  width="32" offset="0x898" description=" count values for HWA17 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA17_prod1_control" acronym="HWA17_prod1_control"  width="32" offset="0x89C" description="Controlling producer socket1 for HWA17"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA17 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA17_prod1_buf_control" acronym="HWA17_prod1_buf_control"  width="32" offset="0x8A0" description="Controlling producer socket1 buffer for HWA17"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA17_prod1_count" acronym="HWA17_prod1_count"  width="32" offset="0x8A4" description=" Defining count values for pre/post load for generating pend by HWA17 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA17_pa1_control" acronym="HWA17_pa1_control"  width="32" offset="0x8A8" description=" control register to manage pattern adapter on HWA17 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA17_pa1_prodcount" acronym="HWA17_pa1_prodcount"  width="32" offset="0x8AC" description=" count values for HWA17 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA17_prod2_control" acronym="HWA17_prod2_control"  width="32" offset="0x8B0" description="Controlling producer socket2 for HWA17"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA17 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA17_prod2_buf_control" acronym="HWA17_prod2_buf_control"  width="32" offset="0x8B4" description="Controlling producer socket2 buffer for HWA17"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA17_prod2_count" acronym="HWA17_prod2_count"  width="32" offset="0x8B8" description=" Defining count values for pre/post load for generating pend by HWA17 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA17_pa2_control" acronym="HWA17_pa2_control"  width="32" offset="0x8BC" description=" control register to manage pattern adapter on HWA17 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA17_pa2_prodcount" acronym="HWA17_pa2_prodcount"  width="32" offset="0x8C0" description=" count values for HWA17 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA17_prod3_control" acronym="HWA17_prod3_control"  width="32" offset="0x8C4" description="Controlling producer socket3 for HWA17"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA17 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA17_prod3_buf_control" acronym="HWA17_prod3_buf_control"  width="32" offset="0x8C8" description="Controlling producer socket3 buffer for HWA17"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA17_prod3_count" acronym="HWA17_prod3_count"  width="32" offset="0x8CC" description=" Defining count values for pre/post load for generating pend by HWA17 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA18_scheduler_control" acronym="HWA18_scheduler_control"  width="32" offset="0x8D8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA18 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA18 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA18 Scheduler resources must not be read during halted state.  '1'-> HWA18 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA18" end="13" begin="20" width="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="23" width="1" page="0" />
	</register>
	<register id="HWA18_HOP" acronym="HWA18_HOP"  width="32" offset="0x8DC" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA18_cons0_control" acronym="HWA18_cons0_control"  width="32" offset="0x8E8" description="Controlling consumer socket 0 for HWA18"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA18 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA18_cons1_control" acronym="HWA18_cons1_control"  width="32" offset="0x8EC" description="Controlling consumer socket 1 for HWA18"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA18 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA18_prod0_control" acronym="HWA18_prod0_control"  width="32" offset="0x8F0" description="Controlling producer socket0 for HWA18"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA18 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA18_prod0_buf_control" acronym="HWA18_prod0_buf_control"  width="32" offset="0x8F4" description="Controlling producer socket0 buffer for HWA18"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA18_prod0_count" acronym="HWA18_prod0_count"  width="32" offset="0x8F8" description=" Defining count values for pre/post load for generating pend by HWA18 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA18_pa0_control" acronym="HWA18_pa0_control"  width="32" offset="0x8FC" description=" control register to manage pattern adapter on HWA18 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA18_pa0_prodcount" acronym="HWA18_pa0_prodcount"  width="32" offset="0x900" description=" count values for HWA18 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA18_prod1_control" acronym="HWA18_prod1_control"  width="32" offset="0x904" description="Controlling producer socket1 for HWA18"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA18 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA18_prod1_buf_control" acronym="HWA18_prod1_buf_control"  width="32" offset="0x908" description="Controlling producer socket1 buffer for HWA18"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA18_prod1_count" acronym="HWA18_prod1_count"  width="32" offset="0x90C" description=" Defining count values for pre/post load for generating pend by HWA18 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA18_pa1_control" acronym="HWA18_pa1_control"  width="32" offset="0x910" description=" control register to manage pattern adapter on HWA18 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA18_pa1_prodcount" acronym="HWA18_pa1_prodcount"  width="32" offset="0x914" description=" count values for HWA18 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA18_prod2_control" acronym="HWA18_prod2_control"  width="32" offset="0x918" description="Controlling producer socket2 for HWA18"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA18 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA18_prod2_buf_control" acronym="HWA18_prod2_buf_control"  width="32" offset="0x91C" description="Controlling producer socket2 buffer for HWA18"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA18_prod2_count" acronym="HWA18_prod2_count"  width="32" offset="0x920" description=" Defining count values for pre/post load for generating pend by HWA18 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA18_pa2_control" acronym="HWA18_pa2_control"  width="32" offset="0x924" description=" control register to manage pattern adapter on HWA18 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA18_pa2_prodcount" acronym="HWA18_pa2_prodcount"  width="32" offset="0x928" description=" count values for HWA18 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA18_prod3_control" acronym="HWA18_prod3_control"  width="32" offset="0x92C" description="Controlling producer socket3 for HWA18"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA18 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA18_prod3_buf_control" acronym="HWA18_prod3_buf_control"  width="32" offset="0x930" description="Controlling producer socket3 buffer for HWA18"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA18_prod3_count" acronym="HWA18_prod3_count"  width="32" offset="0x934" description=" Defining count values for pre/post load for generating pend by HWA18 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA19_scheduler_control" acronym="HWA19_scheduler_control"  width="32" offset="0x940" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA19 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA19 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA19 Scheduler resources must not be read during halted state.  '1'-> HWA19 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA19" end="13" begin="20" width="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="23" width="1" page="0" />
	</register>
	<register id="HWA19_HOP" acronym="HWA19_HOP"  width="32" offset="0x944" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA19_cons0_control" acronym="HWA19_cons0_control"  width="32" offset="0x950" description="Controlling consumer socket 0 for HWA19"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA19 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA19_cons1_control" acronym="HWA19_cons1_control"  width="32" offset="0x954" description="Controlling consumer socket 1 for HWA19"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA19 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA19_prod0_control" acronym="HWA19_prod0_control"  width="32" offset="0x958" description="Controlling producer socket0 for HWA19"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA19 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA19_prod0_buf_control" acronym="HWA19_prod0_buf_control"  width="32" offset="0x95C" description="Controlling producer socket0 buffer for HWA19"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA19_prod0_count" acronym="HWA19_prod0_count"  width="32" offset="0x960" description=" Defining count values for pre/post load for generating pend by HWA19 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA19_pa0_control" acronym="HWA19_pa0_control"  width="32" offset="0x964" description=" control register to manage pattern adapter on HWA19 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA19_pa0_prodcount" acronym="HWA19_pa0_prodcount"  width="32" offset="0x968" description=" count values for HWA19 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA19_prod1_control" acronym="HWA19_prod1_control"  width="32" offset="0x96C" description="Controlling producer socket1 for HWA19"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA19 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA19_prod1_buf_control" acronym="HWA19_prod1_buf_control"  width="32" offset="0x970" description="Controlling producer socket1 buffer for HWA19"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA19_prod1_count" acronym="HWA19_prod1_count"  width="32" offset="0x974" description=" Defining count values for pre/post load for generating pend by HWA19 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA19_pa1_control" acronym="HWA19_pa1_control"  width="32" offset="0x978" description=" control register to manage pattern adapter on HWA19 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA19_pa1_prodcount" acronym="HWA19_pa1_prodcount"  width="32" offset="0x97C" description=" count values for HWA19 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA19_prod2_control" acronym="HWA19_prod2_control"  width="32" offset="0x980" description="Controlling producer socket2 for HWA19"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA19 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA19_prod2_buf_control" acronym="HWA19_prod2_buf_control"  width="32" offset="0x984" description="Controlling producer socket2 buffer for HWA19"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA19_prod2_count" acronym="HWA19_prod2_count"  width="32" offset="0x988" description=" Defining count values for pre/post load for generating pend by HWA19 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA19_pa2_control" acronym="HWA19_pa2_control"  width="32" offset="0x98C" description=" control register to manage pattern adapter on HWA19 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA19_pa2_prodcount" acronym="HWA19_pa2_prodcount"  width="32" offset="0x990" description=" count values for HWA19 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA19_prod3_control" acronym="HWA19_prod3_control"  width="32" offset="0x994" description="Controlling producer socket3 for HWA19"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA19 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA19_prod3_buf_control" acronym="HWA19_prod3_buf_control"  width="32" offset="0x998" description="Controlling producer socket3 buffer for HWA19"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA19_prod3_count" acronym="HWA19_prod3_count"  width="32" offset="0x99C" description=" Defining count values for pre/post load for generating pend by HWA19 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA0_scheduler_control" acronym="DMA0_scheduler_control"  width="32" offset="0x9A8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA0 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA0 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA0 Scheduler resources must not be read during halted state.  '1'-> DMA0 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA0" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA0_HOP" acronym="DMA0_HOP"  width="32" offset="0x9AC" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA0_prod0_control" acronym="DMA0_prod0_control"  width="32" offset="0x9B8" description="Controlling producer socket0 for DMA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA0 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA0_prod0_buf_control" acronym="DMA0_prod0_buf_control"  width="32" offset="0x9BC" description="Controlling producer socket0 buffer for DMA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA0_prod0_count" acronym="DMA0_prod0_count"  width="32" offset="0x9C0" description=" Defining count values for pre/post load for generating pend by DMA0 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA1_scheduler_control" acronym="DMA1_scheduler_control"  width="32" offset="0x9C4" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA1 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA1 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA1 Scheduler resources must not be read during halted state.  '1'-> DMA1 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA1" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA1_HOP" acronym="DMA1_HOP"  width="32" offset="0x9C8" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA1_prod0_control" acronym="DMA1_prod0_control"  width="32" offset="0x9D4" description="Controlling producer socket0 for DMA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA1 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA1_prod0_buf_control" acronym="DMA1_prod0_buf_control"  width="32" offset="0x9D8" description="Controlling producer socket0 buffer for DMA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA1_prod0_count" acronym="DMA1_prod0_count"  width="32" offset="0x9DC" description=" Defining count values for pre/post load for generating pend by DMA1 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA2_scheduler_control" acronym="DMA2_scheduler_control"  width="32" offset="0x9E0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA2 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA2 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA2 Scheduler resources must not be read during halted state.  '1'-> DMA2 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA2" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA2_HOP" acronym="DMA2_HOP"  width="32" offset="0x9E4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA2_prod0_control" acronym="DMA2_prod0_control"  width="32" offset="0x9F0" description="Controlling producer socket0 for DMA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA2 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA2_prod0_buf_control" acronym="DMA2_prod0_buf_control"  width="32" offset="0x9F4" description="Controlling producer socket0 buffer for DMA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA2_prod0_count" acronym="DMA2_prod0_count"  width="32" offset="0x9F8" description=" Defining count values for pre/post load for generating pend by DMA2 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA3_scheduler_control" acronym="DMA3_scheduler_control"  width="32" offset="0x9FC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA3 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA3 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA3 Scheduler resources must not be read during halted state.  '1'-> DMA3 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA3" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA3_HOP" acronym="DMA3_HOP"  width="32" offset="0xA00" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA3_prod0_control" acronym="DMA3_prod0_control"  width="32" offset="0xA0C" description="Controlling producer socket0 for DMA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA3 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA3_prod0_buf_control" acronym="DMA3_prod0_buf_control"  width="32" offset="0xA10" description="Controlling producer socket0 buffer for DMA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA3_prod0_count" acronym="DMA3_prod0_count"  width="32" offset="0xA14" description=" Defining count values for pre/post load for generating pend by DMA3 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA4_scheduler_control" acronym="DMA4_scheduler_control"  width="32" offset="0xA18" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA4 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA4 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA4 Scheduler resources must not be read during halted state.  '1'-> DMA4 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA4" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA4_HOP" acronym="DMA4_HOP"  width="32" offset="0xA1C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA4_prod0_control" acronym="DMA4_prod0_control"  width="32" offset="0xA28" description="Controlling producer socket0 for DMA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA4 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA4_prod0_buf_control" acronym="DMA4_prod0_buf_control"  width="32" offset="0xA2C" description="Controlling producer socket0 buffer for DMA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA4_prod0_count" acronym="DMA4_prod0_count"  width="32" offset="0xA30" description=" Defining count values for pre/post load for generating pend by DMA4 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA8_scheduler_control" acronym="DMA8_scheduler_control"  width="32" offset="0xA88" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA8 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA8 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA8 Scheduler resources must not be read during halted state.  '1'-> DMA8 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA8" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA8_HOP" acronym="DMA8_HOP"  width="32" offset="0xA8C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA8_prod0_control" acronym="DMA8_prod0_control"  width="32" offset="0xA98" description="Controlling producer socket0 for DMA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA8 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA8_prod0_buf_control" acronym="DMA8_prod0_buf_control"  width="32" offset="0xA9C" description="Controlling producer socket0 buffer for DMA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA8_prod0_count" acronym="DMA8_prod0_count"  width="32" offset="0xAA0" description=" Defining count values for pre/post load for generating pend by DMA8 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA8_pa0_control" acronym="DMA8_pa0_control"  width="32" offset="0xAA4" description=" control register to manage pattern adapter on DMA8 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="DMA8_pa0_prodcount" acronym="DMA8_pa0_prodcount"  width="32" offset="0xAA8" description=" count values for HWA8 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="DMA9_scheduler_control" acronym="DMA9_scheduler_control"  width="32" offset="0xAAC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA9 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA9 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA9 Scheduler resources must not be read during halted state.  '1'-> DMA9 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA9" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA9_HOP" acronym="DMA9_HOP"  width="32" offset="0xAB0" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA9_prod0_control" acronym="DMA9_prod0_control"  width="32" offset="0xABC" description="Controlling producer socket0 for DMA9"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA9 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA9_prod0_buf_control" acronym="DMA9_prod0_buf_control"  width="32" offset="0xAC0" description="Controlling producer socket0 buffer for DMA9"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA9_prod0_count" acronym="DMA9_prod0_count"  width="32" offset="0xAC4" description=" Defining count values for pre/post load for generating pend by DMA9 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA9_pa0_control" acronym="DMA9_pa0_control"  width="32" offset="0xAC8" description=" control register to manage pattern adapter on DMA9 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="DMA9_pa0_prodcount" acronym="DMA9_pa0_prodcount"  width="32" offset="0xACC" description=" count values for HWA9 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="DMA10_scheduler_control" acronym="DMA10_scheduler_control"  width="32" offset="0xAD0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA10 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA10 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA10 Scheduler resources must not be read during halted state.  '1'-> DMA10 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA10" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA10_HOP" acronym="DMA10_HOP"  width="32" offset="0xAD4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA10_prod0_control" acronym="DMA10_prod0_control"  width="32" offset="0xAE0" description="Controlling producer socket0 for DMA10"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA10 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA10_prod0_buf_control" acronym="DMA10_prod0_buf_control"  width="32" offset="0xAE4" description="Controlling producer socket0 buffer for DMA10"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA10_prod0_count" acronym="DMA10_prod0_count"  width="32" offset="0xAE8" description=" Defining count values for pre/post load for generating pend by DMA10 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA10_pa0_control" acronym="DMA10_pa0_control"  width="32" offset="0xAEC" description=" control register to manage pattern adapter on DMA10 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="DMA10_pa0_prodcount" acronym="DMA10_pa0_prodcount"  width="32" offset="0xAF0" description=" count values for HWA10 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="DMA32_scheduler_control" acronym="DMA32_scheduler_control"  width="32" offset="0xD40" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA32 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA32 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA32 Scheduler resources must not be read during halted state.  '1'-> DMA32 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA32" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA32_HOP" acronym="DMA32_HOP"  width="32" offset="0xD44" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA32_prod0_control" acronym="DMA32_prod0_control"  width="32" offset="0xD50" description="Controlling producer socket0 for DMA32"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA32 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA32_prod0_buf_control" acronym="DMA32_prod0_buf_control"  width="32" offset="0xD54" description="Controlling producer socket0 buffer for DMA32"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA32_prod0_count" acronym="DMA32_prod0_count"  width="32" offset="0xD58" description=" Defining count values for pre/post load for generating pend by DMA32 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA40_scheduler_control" acronym="DMA40_scheduler_control"  width="32" offset="0xE20" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA40 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA40 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA40 Scheduler resources must not be read during halted state.  '1'-> DMA40 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA40" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA40_HOP" acronym="DMA40_HOP"  width="32" offset="0xE24" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA40_prod0_control" acronym="DMA40_prod0_control"  width="32" offset="0xE30" description="Controlling producer socket0 for DMA40"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA40 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA40_prod0_buf_control" acronym="DMA40_prod0_buf_control"  width="32" offset="0xE34" description="Controlling producer socket0 buffer for DMA40"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA40_prod0_count" acronym="DMA40_prod0_count"  width="32" offset="0xE38" description=" Defining count values for pre/post load for generating pend by DMA40 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA48_scheduler_control" acronym="DMA48_scheduler_control"  width="32" offset="0xF00" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA48 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA48 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA48 Scheduler resources must not be read during halted state.  '1'-> DMA48 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA48" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA48_HOP" acronym="DMA48_HOP"  width="32" offset="0xF04" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA48_prod0_control" acronym="DMA48_prod0_control"  width="32" offset="0xF10" description="Controlling producer socket0 for DMA48"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA48 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA48_prod0_buf_control" acronym="DMA48_prod0_buf_control"  width="32" offset="0xF14" description="Controlling producer socket0 buffer for DMA48"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA48_prod0_count" acronym="DMA48_prod0_count"  width="32" offset="0xF18" description=" Defining count values for pre/post load for generating pend by DMA48 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA56_scheduler_control" acronym="DMA56_scheduler_control"  width="32" offset="0xFE0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA56 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA56 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA56 Scheduler resources must not be read during halted state.  '1'-> DMA56 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA56" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA56_HOP" acronym="DMA56_HOP"  width="32" offset="0xFE4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA56_prod0_control" acronym="DMA56_prod0_control"  width="32" offset="0xFF0" description="Controlling producer socket0 for DMA56"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA56 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA56_prod0_buf_control" acronym="DMA56_prod0_buf_control"  width="32" offset="0xFF4" description="Controlling producer socket0 buffer for DMA56"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA56_prod0_count" acronym="DMA56_prod0_count"  width="32" offset="0xFF8" description=" Defining count values for pre/post load for generating pend by DMA56 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA57_scheduler_control" acronym="DMA57_scheduler_control"  width="32" offset="0xFFC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA57 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA57 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA57 Scheduler resources must not be read during halted state.  '1'-> DMA57 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA57" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA57_HOP" acronym="DMA57_HOP"  width="32" offset="0x1000" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA57_prod0_control" acronym="DMA57_prod0_control"  width="32" offset="0x100C" description="Controlling producer socket0 for DMA57"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA57 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA57_prod0_buf_control" acronym="DMA57_prod0_buf_control"  width="32" offset="0x1010" description="Controlling producer socket0 buffer for DMA57"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA57_prod0_count" acronym="DMA57_prod0_count"  width="32" offset="0x1014" description=" Defining count values for pre/post load for generating pend by DMA57 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA58_scheduler_control" acronym="DMA58_scheduler_control"  width="32" offset="0x1018" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA58 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA58 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA58 Scheduler resources must not be read during halted state.  '1'-> DMA58 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA58" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA58_HOP" acronym="DMA58_HOP"  width="32" offset="0x101C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA58_prod0_control" acronym="DMA58_prod0_control"  width="32" offset="0x1028" description="Controlling producer socket0 for DMA58"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA58 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA58_prod0_buf_control" acronym="DMA58_prod0_buf_control"  width="32" offset="0x102C" description="Controlling producer socket0 buffer for DMA58"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA58_prod0_count" acronym="DMA58_prod0_count"  width="32" offset="0x1030" description=" Defining count values for pre/post load for generating pend by DMA58 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA59_scheduler_control" acronym="DMA59_scheduler_control"  width="32" offset="0x1034" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA59 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA59 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA59 Scheduler resources must not be read during halted state.  '1'-> DMA59 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA59" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA59_HOP" acronym="DMA59_HOP"  width="32" offset="0x1038" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA59_prod0_control" acronym="DMA59_prod0_control"  width="32" offset="0x1044" description="Controlling producer socket0 for DMA59"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA59 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA59_prod0_buf_control" acronym="DMA59_prod0_buf_control"  width="32" offset="0x1048" description="Controlling producer socket0 buffer for DMA59"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA59_prod0_count" acronym="DMA59_prod0_count"  width="32" offset="0x104C" description=" Defining count values for pre/post load for generating pend by DMA59 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA64_scheduler_control" acronym="DMA64_scheduler_control"  width="32" offset="0x10C0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA64 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA64 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA64 Scheduler resources must not be read during halted state.  '1'-> DMA64 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA64" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA64_HOP" acronym="DMA64_HOP"  width="32" offset="0x10C4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA64_prod0_control" acronym="DMA64_prod0_control"  width="32" offset="0x10D0" description="Controlling producer socket0 for DMA64"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA64 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA64_prod0_buf_control" acronym="DMA64_prod0_buf_control"  width="32" offset="0x10D4" description="Controlling producer socket0 buffer for DMA64"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA64_prod0_count" acronym="DMA64_prod0_count"  width="32" offset="0x10D8" description=" Defining count values for pre/post load for generating pend by DMA64 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA65_scheduler_control" acronym="DMA65_scheduler_control"  width="32" offset="0x10DC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA65 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA65 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA65 Scheduler resources must not be read during halted state.  '1'-> DMA65 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA65" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA65_HOP" acronym="DMA65_HOP"  width="32" offset="0x10E0" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA65_prod0_control" acronym="DMA65_prod0_control"  width="32" offset="0x10EC" description="Controlling producer socket0 for DMA65"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA65 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA65_prod0_buf_control" acronym="DMA65_prod0_buf_control"  width="32" offset="0x10F0" description="Controlling producer socket0 buffer for DMA65"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA65_prod0_count" acronym="DMA65_prod0_count"  width="32" offset="0x10F4" description=" Defining count values for pre/post load for generating pend by DMA65 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA66_scheduler_control" acronym="DMA66_scheduler_control"  width="32" offset="0x10F8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA66 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA66 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA66 Scheduler resources must not be read during halted state.  '1'-> DMA66 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA66" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA66_HOP" acronym="DMA66_HOP"  width="32" offset="0x10FC" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA66_prod0_control" acronym="DMA66_prod0_control"  width="32" offset="0x1108" description="Controlling producer socket0 for DMA66"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA66 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA66_prod0_buf_control" acronym="DMA66_prod0_buf_control"  width="32" offset="0x110C" description="Controlling producer socket0 buffer for DMA66"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA66_prod0_count" acronym="DMA66_prod0_count"  width="32" offset="0x1110" description=" Defining count values for pre/post load for generating pend by DMA66 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA67_scheduler_control" acronym="DMA67_scheduler_control"  width="32" offset="0x1114" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA67 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA67 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA67 Scheduler resources must not be read during halted state.  '1'-> DMA67 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA67" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA67_HOP" acronym="DMA67_HOP"  width="32" offset="0x1118" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="DMA67_prod0_control" acronym="DMA67_prod0_control"  width="32" offset="0x1124" description="Controlling producer socket0 for DMA67"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA67 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="DMA67_prod0_buf_control" acronym="DMA67_prod0_buf_control"  width="32" offset="0x1128" description="Controlling producer socket0 buffer for DMA67"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="DMA67_prod0_count" acronym="DMA67_prod0_count"  width="32" offset="0x112C" description=" Defining count values for pre/post load for generating pend by DMA67 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DMA240_scheduler_control" acronym="DMA240_scheduler_control"  width="32" offset="0x21B4" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA240 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA240 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA240 Scheduler resources must not be read during halted state.  '1'-> DMA240 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA240" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA240_cons0_control" acronym="DMA240_cons0_control"  width="32" offset="0x21C4" description="Controlling consumer socket 0 for DMA240"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA240 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA241_scheduler_control" acronym="DMA241_scheduler_control"  width="32" offset="0x21C8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA241 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA241 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA241 Scheduler resources must not be read during halted state.  '1'-> DMA241 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA241" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA241_cons0_control" acronym="DMA241_cons0_control"  width="32" offset="0x21D8" description="Controlling consumer socket 0 for DMA241"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA241 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA242_scheduler_control" acronym="DMA242_scheduler_control"  width="32" offset="0x21DC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA242 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA242 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA242 Scheduler resources must not be read during halted state.  '1'-> DMA242 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA242" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA242_cons0_control" acronym="DMA242_cons0_control"  width="32" offset="0x21EC" description="Controlling consumer socket 0 for DMA242"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA242 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA243_scheduler_control" acronym="DMA243_scheduler_control"  width="32" offset="0x21F0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA243 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA243 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA243 Scheduler resources must not be read during halted state.  '1'-> DMA243 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA243" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA243_cons0_control" acronym="DMA243_cons0_control"  width="32" offset="0x2200" description="Controlling consumer socket 0 for DMA243"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA243 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA244_scheduler_control" acronym="DMA244_scheduler_control"  width="32" offset="0x2204" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA244 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA244 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA244 Scheduler resources must not be read during halted state.  '1'-> DMA244 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA244" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA244_cons0_control" acronym="DMA244_cons0_control"  width="32" offset="0x2214" description="Controlling consumer socket 0 for DMA244"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA244 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA245_scheduler_control" acronym="DMA245_scheduler_control"  width="32" offset="0x2218" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA245 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA245 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA245 Scheduler resources must not be read during halted state.  '1'-> DMA245 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA245" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA245_cons0_control" acronym="DMA245_cons0_control"  width="32" offset="0x2228" description="Controlling consumer socket 0 for DMA245"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA245 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA256_scheduler_control" acronym="DMA256_scheduler_control"  width="32" offset="0x222C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA256 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA256 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA256 Scheduler resources must not be read during halted state.  '1'-> DMA256 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA256" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA256_cons0_control" acronym="DMA256_cons0_control"  width="32" offset="0x223C" description="Controlling consumer socket 0 for DMA256"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA256 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA257_scheduler_control" acronym="DMA257_scheduler_control"  width="32" offset="0x2240" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA257 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA257 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA257 Scheduler resources must not be read during halted state.  '1'-> DMA257 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA257" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA257_cons0_control" acronym="DMA257_cons0_control"  width="32" offset="0x2250" description="Controlling consumer socket 0 for DMA257"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA257 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA258_scheduler_control" acronym="DMA258_scheduler_control"  width="32" offset="0x2254" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA258 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA258 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA258 Scheduler resources must not be read during halted state.  '1'-> DMA258 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA258" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA258_cons0_control" acronym="DMA258_cons0_control"  width="32" offset="0x2264" description="Controlling consumer socket 0 for DMA258"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA258 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA259_scheduler_control" acronym="DMA259_scheduler_control"  width="32" offset="0x2268" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA259 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA259 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA259 Scheduler resources must not be read during halted state.  '1'-> DMA259 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA259" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA259_cons0_control" acronym="DMA259_cons0_control"  width="32" offset="0x2278" description="Controlling consumer socket 0 for DMA259"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA259 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA260_scheduler_control" acronym="DMA260_scheduler_control"  width="32" offset="0x227C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA260 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA260 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA260 Scheduler resources must not be read during halted state.  '1'-> DMA260 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA260" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA260_cons0_control" acronym="DMA260_cons0_control"  width="32" offset="0x228C" description="Controlling consumer socket 0 for DMA260"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA260 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA261_scheduler_control" acronym="DMA261_scheduler_control"  width="32" offset="0x2290" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA261 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA261 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA261 Scheduler resources must not be read during halted state.  '1'-> DMA261 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA261" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA261_cons0_control" acronym="DMA261_cons0_control"  width="32" offset="0x22A0" description="Controlling consumer socket 0 for DMA261"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA261 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA272_scheduler_control" acronym="DMA272_scheduler_control"  width="32" offset="0x22A4" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA272 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA272 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA272 Scheduler resources must not be read during halted state.  '1'-> DMA272 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA272" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA272_cons0_control" acronym="DMA272_cons0_control"  width="32" offset="0x22B4" description="Controlling consumer socket 0 for DMA272"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA272 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA273_scheduler_control" acronym="DMA273_scheduler_control"  width="32" offset="0x22B8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA273 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA273 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA273 Scheduler resources must not be read during halted state.  '1'-> DMA273 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA273" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA273_cons0_control" acronym="DMA273_cons0_control"  width="32" offset="0x22C8" description="Controlling consumer socket 0 for DMA273"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA273 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA274_scheduler_control" acronym="DMA274_scheduler_control"  width="32" offset="0x22CC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA274 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA274 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA274 Scheduler resources must not be read during halted state.  '1'-> DMA274 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA274" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA274_cons0_control" acronym="DMA274_cons0_control"  width="32" offset="0x22DC" description="Controlling consumer socket 0 for DMA274"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA274 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA275_scheduler_control" acronym="DMA275_scheduler_control"  width="32" offset="0x22E0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA275 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA275 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA275 Scheduler resources must not be read during halted state.  '1'-> DMA275 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA275" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA275_cons0_control" acronym="DMA275_cons0_control"  width="32" offset="0x22F0" description="Controlling consumer socket 0 for DMA275"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA275 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA288_scheduler_control" acronym="DMA288_scheduler_control"  width="32" offset="0x22F4" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA288 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA288 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA288 Scheduler resources must not be read during halted state.  '1'-> DMA288 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA288" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA288_cons0_control" acronym="DMA288_cons0_control"  width="32" offset="0x2304" description="Controlling consumer socket 0 for DMA288"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA288 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA289_scheduler_control" acronym="DMA289_scheduler_control"  width="32" offset="0x2308" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA289 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA289 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA289 Scheduler resources must not be read during halted state.  '1'-> DMA289 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA289" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA289_cons0_control" acronym="DMA289_cons0_control"  width="32" offset="0x2318" description="Controlling consumer socket 0 for DMA289"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA289 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA290_scheduler_control" acronym="DMA290_scheduler_control"  width="32" offset="0x231C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA290 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA290 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA290 Scheduler resources must not be read during halted state.  '1'-> DMA290 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA290" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA290_cons0_control" acronym="DMA290_cons0_control"  width="32" offset="0x232C" description="Controlling consumer socket 0 for DMA290"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA290 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA291_scheduler_control" acronym="DMA291_scheduler_control"  width="32" offset="0x2330" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA291 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA291 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA291 Scheduler resources must not be read during halted state.  '1'-> DMA291 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA291" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA291_cons0_control" acronym="DMA291_cons0_control"  width="32" offset="0x2340" description="Controlling consumer socket 0 for DMA291"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA291 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA304_scheduler_control" acronym="DMA304_scheduler_control"  width="32" offset="0x2344" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA304 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA304 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA304 Scheduler resources must not be read during halted state.  '1'-> DMA304 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA304" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA304_cons0_control" acronym="DMA304_cons0_control"  width="32" offset="0x2354" description="Controlling consumer socket 0 for DMA304"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA304 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA305_scheduler_control" acronym="DMA305_scheduler_control"  width="32" offset="0x2358" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA305 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA305 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA305 Scheduler resources must not be read during halted state.  '1'-> DMA305 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA305" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA305_cons0_control" acronym="DMA305_cons0_control"  width="32" offset="0x2368" description="Controlling consumer socket 0 for DMA305"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA305 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA306_scheduler_control" acronym="DMA306_scheduler_control"  width="32" offset="0x236C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA306 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA306 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA306 Scheduler resources must not be read during halted state.  '1'-> DMA306 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA306" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA306_cons0_control" acronym="DMA306_cons0_control"  width="32" offset="0x237C" description="Controlling consumer socket 0 for DMA306"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA306 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA307_scheduler_control" acronym="DMA307_scheduler_control"  width="32" offset="0x2380" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA307 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA307 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA307 Scheduler resources must not be read during halted state.  '1'-> DMA307 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA307" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA307_cons0_control" acronym="DMA307_cons0_control"  width="32" offset="0x2390" description="Controlling consumer socket 0 for DMA307"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA307 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA308_scheduler_control" acronym="DMA308_scheduler_control"  width="32" offset="0x2394" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA308 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA308 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA308 Scheduler resources must not be read during halted state.  '1'-> DMA308 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA308" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA308_cons0_control" acronym="DMA308_cons0_control"  width="32" offset="0x23A4" description="Controlling consumer socket 0 for DMA308"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA308 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA309_scheduler_control" acronym="DMA309_scheduler_control"  width="32" offset="0x23A8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA309 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA309 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA309 Scheduler resources must not be read during halted state.  '1'-> DMA309 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA309" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA309_cons0_control" acronym="DMA309_cons0_control"  width="32" offset="0x23B8" description="Controlling consumer socket 0 for DMA309"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA309 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA310_scheduler_control" acronym="DMA310_scheduler_control"  width="32" offset="0x23BC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA310 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA310 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA310 Scheduler resources must not be read during halted state.  '1'-> DMA310 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA310" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA310_cons0_control" acronym="DMA310_cons0_control"  width="32" offset="0x23CC" description="Controlling consumer socket 0 for DMA310"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA310 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA311_scheduler_control" acronym="DMA311_scheduler_control"  width="32" offset="0x23D0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA311 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA311 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA311 Scheduler resources must not be read during halted state.  '1'-> DMA311 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA311" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA311_cons0_control" acronym="DMA311_cons0_control"  width="32" offset="0x23E0" description="Controlling consumer socket 0 for DMA311"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA311 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA312_scheduler_control" acronym="DMA312_scheduler_control"  width="32" offset="0x23E4" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA312 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA312 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA312 Scheduler resources must not be read during halted state.  '1'-> DMA312 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA312" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA312_cons0_control" acronym="DMA312_cons0_control"  width="32" offset="0x23F4" description="Controlling consumer socket 0 for DMA312"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA312 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA313_scheduler_control" acronym="DMA313_scheduler_control"  width="32" offset="0x23F8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA313 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA313 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA313 Scheduler resources must not be read during halted state.  '1'-> DMA313 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA313" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA313_cons0_control" acronym="DMA313_cons0_control"  width="32" offset="0x2408" description="Controlling consumer socket 0 for DMA313"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA313 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA336_scheduler_control" acronym="DMA336_scheduler_control"  width="32" offset="0x240C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA336 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA336 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA336 Scheduler resources must not be read during halted state.  '1'-> DMA336 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA336" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA336_cons0_control" acronym="DMA336_cons0_control"  width="32" offset="0x241C" description="Controlling consumer socket 0 for DMA336"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA336 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA352_scheduler_control" acronym="DMA352_scheduler_control"  width="32" offset="0x2420" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA352 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA352 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA352 Scheduler resources must not be read during halted state.  '1'-> DMA352 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA352" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA352_cons0_control" acronym="DMA352_cons0_control"  width="32" offset="0x2430" description="Controlling consumer socket 0 for DMA352"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA352 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA353_scheduler_control" acronym="DMA353_scheduler_control"  width="32" offset="0x2434" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA353 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA353 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA353 Scheduler resources must not be read during halted state.  '1'-> DMA353 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA353" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA353_cons0_control" acronym="DMA353_cons0_control"  width="32" offset="0x2444" description="Controlling consumer socket 0 for DMA353"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA353 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA354_scheduler_control" acronym="DMA354_scheduler_control"  width="32" offset="0x2448" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA354 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA354 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA354 Scheduler resources must not be read during halted state.  '1'-> DMA354 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA354" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA354_cons0_control" acronym="DMA354_cons0_control"  width="32" offset="0x2458" description="Controlling consumer socket 0 for DMA354"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA354 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA355_scheduler_control" acronym="DMA355_scheduler_control"  width="32" offset="0x245C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA355 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA355 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA355 Scheduler resources must not be read during halted state.  '1'-> DMA355 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA355" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA355_cons0_control" acronym="DMA355_cons0_control"  width="32" offset="0x246C" description="Controlling consumer socket 0 for DMA355"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA355 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA368_scheduler_control" acronym="DMA368_scheduler_control"  width="32" offset="0x2470" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA368 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA368 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA368 Scheduler resources must not be read during halted state.  '1'-> DMA368 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA368" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA368_cons0_control" acronym="DMA368_cons0_control"  width="32" offset="0x2480" description="Controlling consumer socket 0 for DMA368"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA368 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA369_scheduler_control" acronym="DMA369_scheduler_control"  width="32" offset="0x2484" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA369 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA369 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA369 Scheduler resources must not be read during halted state.  '1'-> DMA369 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA369" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA369_cons0_control" acronym="DMA369_cons0_control"  width="32" offset="0x2494" description="Controlling consumer socket 0 for DMA369"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA369 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA370_scheduler_control" acronym="DMA370_scheduler_control"  width="32" offset="0x2498" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA370 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA370 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA370 Scheduler resources must not be read during halted state.  '1'-> DMA370 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA370" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA370_cons0_control" acronym="DMA370_cons0_control"  width="32" offset="0x24A8" description="Controlling consumer socket 0 for DMA370"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA370 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="DMA371_scheduler_control" acronym="DMA371_scheduler_control"  width="32" offset="0x24AC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA371 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA371 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA371 Scheduler resources must not be read during halted state.  '1'-> DMA371 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA371" end="13" begin="20" width="8" page="0" />
	</register>
	<register id="DMA371_cons0_control" acronym="DMA371_cons0_control"  width="32" offset="0x24BC" description="Controlling consumer socket 0 for DMA371"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA371 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="pipe_dbg_cntl" acronym="pipe_dbg_cntl"  width="32" offset="0x2650" description="Pipeline Debug Control register is used by debug software to control pipeline debug behavior"   >
		<bitfield id="pipe_dbg_dis_0" rwaccess="RW" description="'1' -> Pipeline0 doesn't respond to debug events, '0' Pipeline0 respond to debug events " end="0" begin="0" width="1" page="0" />
		<bitfield id="pipe_dbg_dis_1" rwaccess="RW" description="'1' -> Pipeline1 doesn't respond to debug events, '0' Pipeline1 respond to debug events " end="1" begin="1" width="1" page="0" />
		<bitfield id="pipe_dbg_dis_2" rwaccess="RW" description="'1' -> Pipeline2 doesn't respond to debug events, '0' Pipeline2 respond to debug events " end="2" begin="2" width="1" page="0" />
		<bitfield id="pipe_dbg_dis_3" rwaccess="RW" description="'1' -> Pipeline3 doesn't respond to debug events, '0' Pipeline3 respond to debug events " end="3" begin="3" width="1" page="0" />
		<bitfield id="pipe_dbg_dis_4" rwaccess="RW" description="'1' -> Pipeline4 doesn't respond to debug events, '0' Pipeline4 respond to debug events " end="4" begin="4" width="1" page="0" />
		<bitfield id="pipe_dbg_dis_5" rwaccess="RW" description="'1' -> Pipeline5 doesn't respond to debug events, '0' Pipeline5 respond to debug events " end="5" begin="5" width="1" page="0" />
		<bitfield id="pipe_dbg_dis_6" rwaccess="RW" description="'1' -> Pipeline6 doesn't respond to debug events, '0' Pipeline5 respond to debug events " end="6" begin="6" width="1" page="0" />
		<bitfield id="abort_debug" rwaccess="WO" description="'1' -> Abort Debug activity on debug enabled pipelines, '0' no impact " end="16" begin="16" width="1" page="0" />
		<bitfield id="debug_state" rwaccess="RO" description="Current state of Debug activity" end="17" begin="19" width="3" page="0" />
	</register>
	<register id="dbg_cap" acronym="dbg_cap"  width="32" offset="0x2654" description="Debug Capability register is used by debug software to determine which optional debug modules are present and how many instances of each module exist."   >
		<bitfield id="REV_MIN" rwaccess="RO" description="Minor Revision" end="0" begin="3" width="4" page="0" />
		<bitfield id="REV_MAJ" rwaccess="RO" description="Major Revision" end="4" begin="7" width="4" page="0" />
		<bitfield id="NUM_BPS" rwaccess="RO" description="The number of breakpoint modules that exist.  The registers supporting the breakpoint modules must be implemented consecutively in the memory map." end="8" begin="11" width="4" page="0" />
		<bitfield id="NUM_WPS" rwaccess="RO" description="The number of watchpoint modules that exist.  The registers supporting the watchpoint modules must be implemented consecutively in the memory map" end="12" begin="15" width="4" page="0" />
		<bitfield id="NUM_CNTRS" rwaccess="RO" description="The number of counter modules that exist.  The registers supporting the counter modules must be implemented consecutively in the memory map." end="16" begin="19" width="4" page="0" />
		<bitfield id="TRIG_CHNS" rwaccess="RO" description="Number of Trigger Channels Supported.  b00 ------ No channels supported.  b01 ------ One channel supported.  b10 ------ Two channels supported.  Others ---- Reserved." end="20" begin="21" width="2" page="0" />
		<bitfield id="TRIG_INPUT" rwaccess="RO" description="b0  -  Trigger Inputs are not supported.  b1  -  Trigger Inputs are supported." end="22" begin="22" width="1" page="0" />
		<bitfield id="TRIG_OUTPUT" rwaccess="RO" description="b0 - Trigger Outputs are not supported.  b1  - Trigger Outputs are supported." end="23" begin="23" width="1" page="0" />
		<bitfield id="SYS_EXE_REQ" rwaccess="RO" description="Whether HWA Core Execution status and control is supported.  b0 - Not Supported.  b1 - Supported." end="24" begin="24" width="1" page="0" />
		<bitfield id="DBQ_RESET_SUP" rwaccess="RO" description="Whether HWA Core reset is supported or not which does not affect debug logic.  b0 - Not Supported.  b1 - Supported." end="25" begin="25" width="1" page="0" />
		<bitfield id="DBG_SWBP_SUP" rwaccess="RO" description="Whether HWA Core supports SWBP or not.  b0 - Not Supported.  b1 - Supported." end="26" begin="26" width="1" page="0" />
		<bitfield id="DBG_INDIRECT_SUP" rwaccess="RO" description="Indicates if the HWA supports an indirect memory access port.  v2.0 and above.  b0 - Not Supported.  b1 - Indirect port supported." end="27" begin="27" width="1" page="0" />
		<bitfield id="DBG_OWN_SUP" rwaccess="RO" description="Indicates if the HWA supports an module ownership.  v2.0 and above.  b0 - Not Supported.  b1 - Ownership supported." end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_WP_DATA_SUP" rwaccess="RO" description="Indicates if the WP resources has corresponding data qualification.  b0 - Not supported.  b1 - Data qualifiers are supported." end="29" begin="29" width="1" page="0" />
		<bitfield id="DBG_INT_STEP_SUP" rwaccess="RO" description="Indicates that debug execution control can determine if single step blocks or allows interrupts.  b0 No step/interrupt control b1 Step interrupt control via DBG_INT_STEP_IN" end="30" begin="30" width="1" page="0" />
	</register>
	<register id="dbg_cntl" acronym="dbg_cntl"  width="32" offset="0x2658" description="Debug Control register is used by debug software to control all of the basic debug functions."   >
		<bitfield id="dbg_halt" rwaccess="RW" description="Global debug run control.  The bit will be read as being set upon entry to HALTED state due to halted state being entered because of SWBP, HWBP, HWWP, EMU0 / 1 trigger or manual halt requested through this control. Writing '1' when read '0' shall cause a halt on the next possible halt boundary.Writing '0' when read '1' returns the system to the natural execution state.A synchronous run hardware request has the same effect.Reading '1' means that the halted state has been reached or been requested by the manual halt mechanism.Reading '0' means that the target is in its natural execution state.NOTE: 1. The natural execution state means the FSM state entered prior to last entry into Halted state.  2. This would be the last application requested FSM state unless the DBG_SYS_EXE_REQ control was used to change it." end="0" begin="0" width="1" page="0" />
		<bitfield id="dbg_restart" rwaccess="RW" description="Debug Restart Status bit.This bit is normally set when the DBG_HALT bit transitions from '1' to '0' when the natural execution state is entered.It is a sticky bit. It may also be set when a synchronous run causes the accelerator to leave halted state.  Reading '1' means HWA Core exited halted state (at least temporarily).  Reading '0' means HWA Core did not exit halted state.  Writing '1' shall clear the bit if set.  There is no restriction on when it can be cleared.  Writing '0' shall have no effect." end="1" begin="1" width="1" page="0" />
		<bitfield id="dbg_single_step_en" rwaccess="RW" description="Single Step Execution enable.  When this bit is set, the accelerator core shall be halted upon execution of   a single instruction.  This is after the accelerator core has left the halted state by clearing the DBG_HALT control bit.  Writing '1' enables halting when the next instruction following exit from halted state is executed.  Writing '0' disables halts via single step.  NOTE: 1. When the accelerator core enters its natural execution state, it may or may not execute an instruction and re-enter HALTED state." end="2" begin="2" width="1" page="0" />
		<bitfield id="DBG_EMU0_EN" rwaccess="RW" description="EMU0 input trigger enable Writing '1' enables halting on the falling edge of the EMU0 input Writing '0' disables halts via EMU0 input" end="5" begin="5" width="1" page="0" />
		<bitfield id="DBG_EXE_STAT" rwaccess="RO" description="The execution status of the module Set to '1' when halted due to debug event Set to '0' when execution resumes" end="7" begin="7" width="1" page="0" />
		<bitfield id="DBG_HALT_STEP" rwaccess="RO" description="Execution halted due to single step completion Set to '1' when the single step completes Set to '0' when execution resumes" end="10" begin="10" width="1" page="0" />
		<bitfield id="DBG_HALT_USER" rwaccess="RO" description="Execution halted due to register update of DBG_HALT Set to '1' when halt due to DBG_HALT update completes Set to '0' when execution resumes" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_HALT_EMU0" rwaccess="RO" description="Execution halted due to trigger in on EMU0 input Set to '1' when halt due to EMU0 input completes Set to '0' when execution resumes" end="12" begin="12" width="1" page="0" />
		<bitfield id="DBG_EMU0_CNTL" rwaccess="RW" description="EMU0 output control. The cross trigger output control.  The value in this field determines the behavior of the outputs generated on EMU0.  NOTE: The effect of setting any non-zero value is ignored if the HWA Core is currently in HALTED state until the HWA core exits and re-enters HALTED state.  DBG_EMUn_CNTL Output Enable Output Pulse Description 0 De-asserted 0 NA No output.  Input only 1 Stopping  0 Yes Pulse on halt. If this bit is set when halted then no effect until the HWA re-enters halted state.  2 HWBP 0 Yes Pulse when any HWBP triggers 3 HWWP 0 Yes Pulse when any HWWP triggers 4 Asserted 1 No Drive pin high 5 Asserted 0 No Drive pin low 6-15 - -  Reserved" end="16" begin="19" width="4" page="0" />
		<bitfield id="DBG_RESET_OCC" rwaccess="RW" description="Sticky status bit to reflect reset has been generated" end="26" begin="26" width="1" page="0" />
	</register>
	<register id="aggr_revision" acronym="aggr_revision"  width="32" offset="0x0" description="Revision parameters"   >
		<bitfield id="revmin" rwaccess="RO" description="Minor version" end="0" begin="5" width="6" page="0" />
		<bitfield id="custom" rwaccess="RO" description="Custom version" end="6" begin="7" width="2" page="0" />
		<bitfield id="revmaj" rwaccess="RO" description="Major version" end="8" begin="10" width="3" page="0" />
		<bitfield id="revrtl" rwaccess="RO" description="RTL version" end="11" begin="15" width="5" page="0" />
		<bitfield id="module_id" rwaccess="RO" description="Module ID" end="16" begin="27" width="12" page="0" />
		<bitfield id="bu" rwaccess="RO" description="bu" end="28" begin="29" width="2" page="0" />
		<bitfield id="scheme" rwaccess="RO" description="Scheme" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="ecc_vector" acronym="ecc_vector"  width="32" offset="0x8" description="ECC Vector Register"   >
		<bitfield id="ecc_vector" rwaccess="RW" description="Value written to select the corresponding ECC RAM for control or status" end="0" begin="10" width="11" page="0" />
		<bitfield id="rd_svbus" rwaccess="RW" description="Write 1 to trigger a read on the serial VBUS" end="15" begin="15" width="1" page="0" />
		<bitfield id="rd_svbus_address" rwaccess="RW" description="Read address" end="16" begin="23" width="8" page="0" />
		<bitfield id="rd_svbus_done" rwaccess="RW" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." end="24" begin="24" width="1" page="0" />
	</register>
	<register id="misc_status" acronym="misc_status"  width="32" offset="0xC" description="Misc Status"   >
		<bitfield id="num_rams" rwaccess="RO" description="Indicates the number of RAMS serviced by the ECC aggregator" end="0" begin="10" width="11" page="0" />
	</register>
	<register id="reserved_svbus" acronym="reserved_svbus"  width="32" offset="0x10" description="Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets."   >
		<bitfield id="data" rwaccess="RW" description="Serial VBUS register data" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="sec_eoi_reg" acronym="sec_eoi_reg"  width="32" offset="0x3C" description="EOI Register"   >
		<bitfield id="eoi_wr" rwaccess="RW" description="EOI Register" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="sec_status_reg0" acronym="sec_status_reg0"  width="32" offset="0x40" description="Interrupt Status Register 0"   >
		<bitfield id="utc0_dru_eng_edc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_eng_edc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="utc0_dru_psi_edc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_psi_edc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="utc0_tpram_dru_response_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_tpram_dru_response_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_queue_buffer0_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer1_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_queue_buffer1_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer2_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_queue_buffer2_ecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="utc0_dru_state_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_state_buffer0_ecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="utc1_dru_eng_edc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_eng_edc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="utc1_dru_psi_edc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_psi_edc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="utc1_tpram_dru_response_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_tpram_dru_response_buffer0_ecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_queue_buffer0_ecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer1_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_queue_buffer1_ecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer2_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_queue_buffer2_ecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="utc1_dru_state_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_state_buffer0_ecc_pend" end="13" begin="13" width="1" page="0" />
	</register>
	<register id="sec_enable_set_reg0" acronym="sec_enable_set_reg0"  width="32" offset="0x80" description="Interrupt Enable Set Register 0"   >
		<bitfield id="utc0_dru_eng_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_eng_edc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="utc0_dru_psi_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_psi_edc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="utc0_tpram_dru_response_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_tpram_dru_response_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_queue_buffer0_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer1_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_queue_buffer1_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer2_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_queue_buffer2_ecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="utc0_dru_state_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_state_buffer0_ecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="utc1_dru_eng_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_eng_edc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="utc1_dru_psi_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_psi_edc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="utc1_tpram_dru_response_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_tpram_dru_response_buffer0_ecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_queue_buffer0_ecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer1_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_queue_buffer1_ecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer2_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_queue_buffer2_ecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="utc1_dru_state_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_state_buffer0_ecc_pend" end="13" begin="13" width="1" page="0" />
	</register>
	<register id="sec_enable_clr_reg0" acronym="sec_enable_clr_reg0"  width="32" offset="0xC0" description="Interrupt Enable Clear Register 0"   >
		<bitfield id="utc0_dru_eng_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_eng_edc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="utc0_dru_psi_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_psi_edc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="utc0_tpram_dru_response_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_tpram_dru_response_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_queue_buffer0_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer1_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_queue_buffer1_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer2_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_queue_buffer2_ecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="utc0_dru_state_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_state_buffer0_ecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="utc1_dru_eng_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_eng_edc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="utc1_dru_psi_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_psi_edc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="utc1_tpram_dru_response_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_tpram_dru_response_buffer0_ecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_queue_buffer0_ecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer1_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_queue_buffer1_ecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer2_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_queue_buffer2_ecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="utc1_dru_state_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_state_buffer0_ecc_pend" end="13" begin="13" width="1" page="0" />
	</register>
	<register id="ded_eoi_reg" acronym="ded_eoi_reg"  width="32" offset="0x13C" description="EOI Register"   >
		<bitfield id="eoi_wr" rwaccess="RW" description="EOI Register" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="ded_status_reg0" acronym="ded_status_reg0"  width="32" offset="0x140" description="Interrupt Status Register 0"   >
		<bitfield id="utc0_dru_eng_edc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_eng_edc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="utc0_dru_psi_edc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_psi_edc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="utc0_tpram_dru_response_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_tpram_dru_response_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_queue_buffer0_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer1_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_queue_buffer1_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer2_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_queue_buffer2_ecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="utc0_dru_state_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc0_dru_state_buffer0_ecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="utc1_dru_eng_edc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_eng_edc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="utc1_dru_psi_edc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_psi_edc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="utc1_tpram_dru_response_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_tpram_dru_response_buffer0_ecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_queue_buffer0_ecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer1_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_queue_buffer1_ecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer2_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_queue_buffer2_ecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="utc1_dru_state_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for utc1_dru_state_buffer0_ecc_pend" end="13" begin="13" width="1" page="0" />
	</register>
	<register id="ded_enable_set_reg0" acronym="ded_enable_set_reg0"  width="32" offset="0x180" description="Interrupt Enable Set Register 0"   >
		<bitfield id="utc0_dru_eng_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_eng_edc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="utc0_dru_psi_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_psi_edc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="utc0_tpram_dru_response_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_tpram_dru_response_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_queue_buffer0_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer1_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_queue_buffer1_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer2_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_queue_buffer2_ecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="utc0_dru_state_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc0_dru_state_buffer0_ecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="utc1_dru_eng_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_eng_edc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="utc1_dru_psi_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_psi_edc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="utc1_tpram_dru_response_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_tpram_dru_response_buffer0_ecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_queue_buffer0_ecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer1_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_queue_buffer1_ecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer2_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_queue_buffer2_ecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="utc1_dru_state_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for utc1_dru_state_buffer0_ecc_pend" end="13" begin="13" width="1" page="0" />
	</register>
	<register id="ded_enable_clr_reg0" acronym="ded_enable_clr_reg0"  width="32" offset="0x1C0" description="Interrupt Enable Clear Register 0"   >
		<bitfield id="utc0_dru_eng_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_eng_edc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="utc0_dru_psi_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_psi_edc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="utc0_tpram_dru_response_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_tpram_dru_response_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_queue_buffer0_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer1_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_queue_buffer1_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="utc0_dru_queue_buffer2_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_queue_buffer2_ecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="utc0_dru_state_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc0_dru_state_buffer0_ecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="utc1_dru_eng_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_eng_edc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="utc1_dru_psi_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_psi_edc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="utc1_tpram_dru_response_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_tpram_dru_response_buffer0_ecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_queue_buffer0_ecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer1_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_queue_buffer1_ecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="utc1_dru_queue_buffer2_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_queue_buffer2_ecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="utc1_dru_state_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for utc1_dru_state_buffer0_ecc_pend" end="13" begin="13" width="1" page="0" />
	</register>
	<register id="aggr_enable_set" acronym="aggr_enable_set"  width="32" offset="0x200" description="AGGR interrupt enable set Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt enable set for parity errors" end="0" begin="0" width="1" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt enable set for svbus timeout errors" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="aggr_enable_clr" acronym="aggr_enable_clr"  width="32" offset="0x204" description="AGGR interrupt enable clear Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt enable clear for parity errors" end="0" begin="0" width="1" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt enable clear for svbus timeout errors" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="aggr_status_set" acronym="aggr_status_set"  width="32" offset="0x208" description="AGGR interrupt status set Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt status set for parity errors" end="0" begin="1" width="2" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt status set for svbus timeout errors" end="2" begin="3" width="2" page="0" />
	</register>
	<register id="aggr_status_clr" acronym="aggr_status_clr"  width="32" offset="0x20C" description="AGGR interrupt status clear Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt status clear for parity errors" end="0" begin="1" width="2" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt status clear for svbus timeout errors" end="2" begin="3" width="2" page="0" />
	</register>
	<register id="CTSETID" acronym="CTSETID"  width="32" offset="0x0" description=" CTSET identification register"   >
		<bitfield id="MINOR_REV" rwaccess="RO" description=" Minor Revision. This field changes when features are scaled up or down" end="0" begin="5" width="6" page="0" />
		<bitfield id="CUSTOM" rwaccess="RO" description=" Indicates a special version for a particular device. 0 if non-custom" end="6" begin="7" width="2" page="0" />
		<bitfield id="MAJOR_REV" rwaccess="RO" description=" Major Revision. This field changes when there is a major feature change." end="8" begin="10" width="3" page="0" />
		<bitfield id="RTL_VERSION" rwaccess="RO" description=" This field changes on bug fix, and resets to '0' when either Minor Revision or Major Revision field changes" end="11" begin="15" width="5" page="0" />
		<bitfield id="FUNCTION" rwaccess="RO" description=" Function : Indicates a Debug IP (0x2nn) and 0x80 is the identifier for CT-SET" end="16" begin="27" width="12" page="0" />
		<bitfield id="BU" rwaccess="RO" description=" The value 10b designates this as Processor Business Unit IP" end="28" begin="29" width="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description=" Used to distinguish between old Scheme and current" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTSETSYSCFG" acronym="CTSETSYSCFG"  width="32" offset="0x10" description=" CTSET system configuration register"   >
		<bitfield id="SoftReset" rwaccess="RW" description=" This will reset entire CTSET, except the registers and the CFG interface. This bit is automatically cleared by hardware. Reads always return 0" end="0" begin="0" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="1" begin="1" width="1" page="0" />
		<bitfield id="IdleMode" rwaccess="RW" description=" Sets the Idle Mode for CTSET (0=Force Idle, 1=No Idle, 2=Smart Idle, 3= Smart Idle wakeup)" end="2" begin="3" width="2" page="0" />
		<bitfield id="Reserved1" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="31" width="28" page="0" />
	</register>
	<register id="SETSTR" acronym="SETSTR"  width="32" offset="0x14" description=" CTSET status register"   >
		<bitfield id="ResetDone" rwaccess="RO" description=" Reset status, 0 means reset ongoing, 1 indicates completed" end="0" begin="0" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="1" begin="7" width="7" page="0" />
		<bitfield id="HWFIFOEmpty" rwaccess="RO" description=" System Event Trace FIFO status, 1 is empty, 0 means captured data not yet exported" end="8" begin="8" width="1" page="0" />
		<bitfield id="Reserved1" rwaccess="RO" description=" Reserved, returns 0" end="9" begin="31" width="23" page="0" />
	</register>
	<register id="DBGTIMELOW" acronym="DBGTIMELOW"  width="32" offset="0x18" description="The 32 low order bits of the debug time value supplied on the time input interface"   >
		<bitfield id="DBGTIME" rwaccess="RO" description="debug time" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="DBGTIMEHI" acronym="DBGTIMEHI"  width="32" offset="0x1C" description="The 32 high order bits of the debug time value supplied on the time input interface"   >
		<bitfield id="DBGTIME" rwaccess="RO" description="debug time" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTSETCFG" acronym="CTSETCFG"  width="32" offset="0x24" description=" The 32 low order bits of the debug time value supplied on the time input interface The 32 high order bits of the debug time value supplied on the time input interface. Reading DBGTIMEHI latches the lower 32 bits of debug time value CTSET configuration register"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="0" width="1" page="0" />
		<bitfield id="StartCapt" rwaccess="RW" description=" Start capturing system events from external trigger detection" end="1" begin="1" width="1" page="0" />
		<bitfield id="StopCapt" rwaccess="RW" description=" Stop capturing system events from external trigger detection" end="2" begin="2" width="1" page="0" />
		<bitfield id="MsgMode" rwaccess="RW" description=" Message generated based on event detection, 0 is sampling window, 1 is event detection" end="3" begin="3" width="1" page="0" />
		<bitfield id="EventLevel" rwaccess="RW" description=" 0 enables low level event detection, 1 enables high level event detection" end="4" begin="4" width="1" page="0" />
		<bitfield id="Reserved1" rwaccess="RO" description=" Reserved, returns 0" end="5" begin="6" width="2" page="0" />
		<bitfield id="SysEventCaptEn" rwaccess="RW" description=" When 1 the System event capture is enabled" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved2" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="27" width="20" page="0" />
		<bitfield id="Claim" rwaccess="RW" description=" Claim control and status. To program any bits other than 31 : 28, CTSET ownership must be claimed using bits 31 : 28." end="28" begin="31" width="4" page="0" />
	</register>
	<register id="SETSPLREG" acronym="SETSPLREG"  width="32" offset="0x28" description=" System Event Sampling Window register"   >
		<bitfield id="WindowSize" rwaccess="RW" description=" System events sampling window size expressed as CTSET cycles" end="0" begin="7" width="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="SETEVTENBL1" acronym="SETEVTENBL1"  width="32" offset="0x30" description=" System event detection enable register 1"   >
		<bitfield id="Event1DetEn" rwaccess="RW" description=" Event(1) Detection Enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="Event2DetEn" rwaccess="RW" description=" Event(2) Detection Enable" end="1" begin="1" width="1" page="0" />
		<bitfield id="Event3DetEn" rwaccess="RW" description=" Event(3) Detection Enable" end="2" begin="2" width="1" page="0" />
		<bitfield id="Event4DetEn" rwaccess="RW" description=" Event(4) Detection Enable" end="3" begin="3" width="1" page="0" />
		<bitfield id="Event5DetEn" rwaccess="RW" description=" Event(5) Detection Enable" end="4" begin="4" width="1" page="0" />
		<bitfield id="Event6DetEn" rwaccess="RW" description=" Event(6) Detection Enable" end="5" begin="5" width="1" page="0" />
		<bitfield id="Event7DetEn" rwaccess="RW" description=" Event(7) Detection Enable" end="6" begin="6" width="1" page="0" />
		<bitfield id="Event8DetEn" rwaccess="RW" description=" Event(8) Detection Enable" end="7" begin="7" width="1" page="0" />
		<bitfield id="Event9DetEn" rwaccess="RW" description=" Event(9) Detection Enable" end="8" begin="8" width="1" page="0" />
		<bitfield id="Event10DetEn" rwaccess="RW" description=" Event(10) Detection Enable" end="9" begin="9" width="1" page="0" />
		<bitfield id="Event11DetEn" rwaccess="RW" description=" Event(11) Detection Enable" end="10" begin="10" width="1" page="0" />
		<bitfield id="Event12DetEn" rwaccess="RW" description=" Event(12) Detection Enable" end="11" begin="11" width="1" page="0" />
		<bitfield id="Event13DetEn" rwaccess="RW" description=" Event(13) Detection Enable" end="12" begin="12" width="1" page="0" />
		<bitfield id="Event14DetEn" rwaccess="RW" description=" Event(14) Detection Enable" end="13" begin="13" width="1" page="0" />
		<bitfield id="Event15DetEn" rwaccess="RW" description=" Event(15) Detection Enable" end="14" begin="14" width="1" page="0" />
		<bitfield id="Event16DetEn" rwaccess="RW" description=" Event(16) Detection Enable" end="15" begin="15" width="1" page="0" />
		<bitfield id="Event17DetEn" rwaccess="RW" description=" Event(17) Detection Enable" end="16" begin="16" width="1" page="0" />
		<bitfield id="Event18DetEn" rwaccess="RW" description=" Event(18) Detection Enable" end="17" begin="17" width="1" page="0" />
		<bitfield id="Event19DetEn" rwaccess="RW" description=" Event(19) Detection Enable" end="18" begin="18" width="1" page="0" />
		<bitfield id="Event20DetEn" rwaccess="RW" description=" Event(20) Detection Enable" end="19" begin="19" width="1" page="0" />
		<bitfield id="Event21DetEn" rwaccess="RW" description=" Event(21) Detection Enable" end="20" begin="20" width="1" page="0" />
		<bitfield id="Event22DetEn" rwaccess="RW" description=" Event(22) Detection Enable" end="21" begin="21" width="1" page="0" />
		<bitfield id="Event23DetEn" rwaccess="RW" description=" Event(23) Detection Enable" end="22" begin="22" width="1" page="0" />
		<bitfield id="Event24DetEn" rwaccess="RW" description=" Event(24) Detection Enable" end="23" begin="23" width="1" page="0" />
		<bitfield id="Event25DetEn" rwaccess="RW" description=" Event(25) Detection Enable" end="24" begin="24" width="1" page="0" />
		<bitfield id="Event26DetEn" rwaccess="RW" description=" Event(26) Detection Enable" end="25" begin="25" width="1" page="0" />
		<bitfield id="Event27DetEn" rwaccess="RW" description=" Event(27) Detection Enable" end="26" begin="26" width="1" page="0" />
		<bitfield id="Event28DetEn" rwaccess="RW" description=" Event(28) Detection Enable" end="27" begin="27" width="1" page="0" />
		<bitfield id="Event29DetEn" rwaccess="RW" description=" Event(29) Detection Enable" end="28" begin="28" width="1" page="0" />
		<bitfield id="Event30DetEn" rwaccess="RW" description=" Event(30) Detection Enable" end="29" begin="29" width="1" page="0" />
		<bitfield id="Event31DetEn" rwaccess="RW" description=" Event(31) Detection Enable" end="30" begin="30" width="1" page="0" />
		<bitfield id="Event32DetEn" rwaccess="RW" description=" Event(32) Detection Enable" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="SETEVTENBL2" acronym="SETEVTENBL2"  width="32" offset="0x34" description=" System event detection enable register 2 (if number of events > 32)"   >
		<bitfield id="Event33DetEn" rwaccess="RW" description=" Event(33) Detection Enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="Event34DetEn" rwaccess="RW" description=" Event(34) Detection Enable" end="1" begin="1" width="1" page="0" />
		<bitfield id="Event35DetEn" rwaccess="RW" description=" Event(35) Detection Enable" end="2" begin="2" width="1" page="0" />
		<bitfield id="Event36DetEn" rwaccess="RW" description=" Event(36) Detection Enable" end="3" begin="3" width="1" page="0" />
		<bitfield id="Event37DetEn" rwaccess="RW" description=" Event(37) Detection Enable" end="4" begin="4" width="1" page="0" />
		<bitfield id="Event38DetEn" rwaccess="RW" description=" Event(38) Detection Enable" end="5" begin="5" width="1" page="0" />
		<bitfield id="Event39DetEn" rwaccess="RW" description=" Event(39) Detection Enable" end="6" begin="6" width="1" page="0" />
		<bitfield id="Event40DetEn" rwaccess="RW" description=" Event(40) Detection Enable" end="7" begin="7" width="1" page="0" />
		<bitfield id="Event41DetEn" rwaccess="RW" description=" Event(41) Detection Enable" end="8" begin="8" width="1" page="0" />
		<bitfield id="Event42DetEn" rwaccess="RW" description=" Event(42) Detection Enable" end="9" begin="9" width="1" page="0" />
		<bitfield id="Event43DetEn" rwaccess="RW" description=" Event(43) Detection Enable" end="10" begin="10" width="1" page="0" />
		<bitfield id="Event44DetEn" rwaccess="RW" description=" Event(44) Detection Enable" end="11" begin="11" width="1" page="0" />
		<bitfield id="Event45DetEn" rwaccess="RW" description=" Event(45) Detection Enable" end="12" begin="12" width="1" page="0" />
		<bitfield id="Event46DetEn" rwaccess="RW" description=" Event(46) Detection Enable" end="13" begin="13" width="1" page="0" />
		<bitfield id="Event47DetEn" rwaccess="RW" description=" Event(47) Detection Enable" end="14" begin="14" width="1" page="0" />
		<bitfield id="Event48DetEn" rwaccess="RW" description=" Event(48) Detection Enable" end="15" begin="15" width="1" page="0" />
		<bitfield id="Event49DetEn" rwaccess="RW" description=" Event(49) Detection Enable" end="16" begin="16" width="1" page="0" />
		<bitfield id="Event50DetEn" rwaccess="RW" description=" Event(50) Detection Enable" end="17" begin="17" width="1" page="0" />
		<bitfield id="Event51DetEn" rwaccess="RW" description=" Event(51) Detection Enable" end="18" begin="18" width="1" page="0" />
		<bitfield id="Event52DetEn" rwaccess="RW" description=" Event(52) Detection Enable" end="19" begin="19" width="1" page="0" />
		<bitfield id="Event53DetEn" rwaccess="RW" description=" Event(53) Detection Enable" end="20" begin="20" width="1" page="0" />
		<bitfield id="Event54DetEn" rwaccess="RW" description=" Event(54) Detection Enable" end="21" begin="21" width="1" page="0" />
		<bitfield id="Event55DetEn" rwaccess="RW" description=" Event(55) Detection Enable" end="22" begin="22" width="1" page="0" />
		<bitfield id="Event56DetEn" rwaccess="RW" description=" Event(56) Detection Enable" end="23" begin="23" width="1" page="0" />
		<bitfield id="Event57DetEn" rwaccess="RW" description=" Event(57) Detection Enable" end="24" begin="24" width="1" page="0" />
		<bitfield id="Event58DetEn" rwaccess="RW" description=" Event(58) Detection Enable" end="25" begin="25" width="1" page="0" />
		<bitfield id="Event59DetEn" rwaccess="RW" description=" Event(59) Detection Enable" end="26" begin="26" width="1" page="0" />
		<bitfield id="Event60DetEn" rwaccess="RW" description=" Event(60) Detection Enable" end="27" begin="27" width="1" page="0" />
		<bitfield id="Event61DetEn" rwaccess="RW" description=" Event(61) Detection Enable" end="28" begin="28" width="1" page="0" />
		<bitfield id="Event62DetEn" rwaccess="RW" description=" Event(62) Detection Enable" end="29" begin="29" width="1" page="0" />
		<bitfield id="Event63DetEn" rwaccess="RW" description=" Event(63) Detection Enable" end="30" begin="30" width="1" page="0" />
		<bitfield id="Event64DetEn" rwaccess="RW" description=" Event(64) Detection Enable" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="SETEVTENBL3" acronym="SETEVTENBL3"  width="32" offset="0x38" description=" System event detection enable register 3 (if number of events > 64)"   >
		<bitfield id="Event65DetEn" rwaccess="RW" description=" Event(65) Detection Enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="Event66DetEn" rwaccess="RW" description=" Event(66) Detection Enable" end="1" begin="1" width="1" page="0" />
		<bitfield id="Event67DetEn" rwaccess="RW" description=" Event(67) Detection Enable" end="2" begin="2" width="1" page="0" />
		<bitfield id="Event68DetEn" rwaccess="RW" description=" Event(68) Detection Enable" end="3" begin="3" width="1" page="0" />
		<bitfield id="Event69DetEn" rwaccess="RW" description=" Event(69) Detection Enable" end="4" begin="4" width="1" page="0" />
		<bitfield id="Event70DetEn" rwaccess="RW" description=" Event(70) Detection Enable" end="5" begin="5" width="1" page="0" />
		<bitfield id="Event71DetEn" rwaccess="RW" description=" Event(71) Detection Enable" end="6" begin="6" width="1" page="0" />
		<bitfield id="Event72DetEn" rwaccess="RW" description=" Event(72) Detection Enable" end="7" begin="7" width="1" page="0" />
		<bitfield id="Event73DetEn" rwaccess="RW" description=" Event(73) Detection Enable" end="8" begin="8" width="1" page="0" />
		<bitfield id="Event74DetEn" rwaccess="RW" description=" Event(74) Detection Enable" end="9" begin="9" width="1" page="0" />
		<bitfield id="Event75DetEn" rwaccess="RW" description=" Event(75) Detection Enable" end="10" begin="10" width="1" page="0" />
		<bitfield id="Event76DetEn" rwaccess="RW" description=" Event(76) Detection Enable" end="11" begin="11" width="1" page="0" />
		<bitfield id="Event77DetEn" rwaccess="RW" description=" Event(77) Detection Enable" end="12" begin="12" width="1" page="0" />
		<bitfield id="Event78DetEn" rwaccess="RW" description=" Event(78) Detection Enable" end="13" begin="13" width="1" page="0" />
		<bitfield id="Event79DetEn" rwaccess="RW" description=" Event(79) Detection Enable" end="14" begin="14" width="1" page="0" />
		<bitfield id="Event80DetEn" rwaccess="RW" description=" Event(80) Detection Enable" end="15" begin="15" width="1" page="0" />
		<bitfield id="Event81DetEn" rwaccess="RW" description=" Event(81) Detection Enable" end="16" begin="16" width="1" page="0" />
		<bitfield id="Event82DetEn" rwaccess="RW" description=" Event(82) Detection Enable" end="17" begin="17" width="1" page="0" />
		<bitfield id="Event83DetEn" rwaccess="RW" description=" Event(83) Detection Enable" end="18" begin="18" width="1" page="0" />
		<bitfield id="Event84DetEn" rwaccess="RW" description=" Event(84) Detection Enable" end="19" begin="19" width="1" page="0" />
		<bitfield id="Event85DetEn" rwaccess="RW" description=" Event(85) Detection Enable" end="20" begin="20" width="1" page="0" />
		<bitfield id="Event86DetEn" rwaccess="RW" description=" Event(86) Detection Enable" end="21" begin="21" width="1" page="0" />
		<bitfield id="Event87DetEn" rwaccess="RW" description=" Event(87) Detection Enable" end="22" begin="22" width="1" page="0" />
		<bitfield id="Event88DetEn" rwaccess="RW" description=" Event(88) Detection Enable" end="23" begin="23" width="1" page="0" />
		<bitfield id="Event89DetEn" rwaccess="RW" description=" Event(89) Detection Enable" end="24" begin="24" width="1" page="0" />
		<bitfield id="Event90DetEn" rwaccess="RW" description=" Event(90) Detection Enable" end="25" begin="25" width="1" page="0" />
		<bitfield id="Event91DetEn" rwaccess="RW" description=" Event(91) Detection Enable" end="26" begin="26" width="1" page="0" />
		<bitfield id="Event92DetEn" rwaccess="RW" description=" Event(92) Detection Enable" end="27" begin="27" width="1" page="0" />
		<bitfield id="Event93DetEn" rwaccess="RW" description=" Event(93) Detection Enable" end="28" begin="28" width="1" page="0" />
		<bitfield id="Event94DetEn" rwaccess="RW" description=" Event(94) Detection Enable" end="29" begin="29" width="1" page="0" />
		<bitfield id="Event95DetEn" rwaccess="RW" description=" Event(95) Detection Enable" end="30" begin="30" width="1" page="0" />
		<bitfield id="Event96DetEn" rwaccess="RW" description=" Event(96) Detection Enable" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="SETEVTENBL4" acronym="SETEVTENBL4"  width="32" offset="0x3C" description=" System event detection enable register 4 (if number of events > 96)"   >
		<bitfield id="Event97DetEn" rwaccess="RW" description=" Event(97) Detection Enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="Event98DetEn" rwaccess="RW" description=" Event(98) Detection Enable" end="1" begin="1" width="1" page="0" />
		<bitfield id="Event99DetEn" rwaccess="RW" description=" Event(99) Detection Enable" end="2" begin="2" width="1" page="0" />
		<bitfield id="Event100DetEn" rwaccess="RW" description=" Event(100) Detection Enable" end="3" begin="3" width="1" page="0" />
		<bitfield id="Event101DetEn" rwaccess="RW" description=" Event(101) Detection Enable" end="4" begin="4" width="1" page="0" />
		<bitfield id="Event102DetEn" rwaccess="RW" description=" Event(102) Detection Enable" end="5" begin="5" width="1" page="0" />
		<bitfield id="Event103DetEn" rwaccess="RW" description=" Event(103) Detection Enable" end="6" begin="6" width="1" page="0" />
		<bitfield id="Event104DetEn" rwaccess="RW" description=" Event(104) Detection Enable" end="7" begin="7" width="1" page="0" />
		<bitfield id="Event105DetEn" rwaccess="RW" description=" Event(105) Detection Enable" end="8" begin="8" width="1" page="0" />
		<bitfield id="Event106DetEn" rwaccess="RW" description=" Event(106) Detection Enable" end="9" begin="9" width="1" page="0" />
		<bitfield id="Event107DetEn" rwaccess="RW" description=" Event(107) Detection Enable" end="10" begin="10" width="1" page="0" />
		<bitfield id="Event108DetEn" rwaccess="RW" description=" Event(108) Detection Enable" end="11" begin="11" width="1" page="0" />
		<bitfield id="Event109DetEn" rwaccess="RW" description=" Event(109) Detection Enable" end="12" begin="12" width="1" page="0" />
		<bitfield id="Event110DetEn" rwaccess="RW" description=" Event(110) Detection Enable" end="13" begin="13" width="1" page="0" />
		<bitfield id="Event111DetEn" rwaccess="RW" description=" Event(111) Detection Enable" end="14" begin="14" width="1" page="0" />
		<bitfield id="Event112DetEn" rwaccess="RW" description=" Event(112) Detection Enable" end="15" begin="15" width="1" page="0" />
		<bitfield id="Event113DetEn" rwaccess="RW" description=" Event(113) Detection Enable" end="16" begin="16" width="1" page="0" />
		<bitfield id="Event114DetEn" rwaccess="RW" description=" Event(114) Detection Enable" end="17" begin="17" width="1" page="0" />
		<bitfield id="Event115DetEn" rwaccess="RW" description=" Event(115) Detection Enable" end="18" begin="18" width="1" page="0" />
		<bitfield id="Event116DetEn" rwaccess="RW" description=" Event(116) Detection Enable" end="19" begin="19" width="1" page="0" />
		<bitfield id="Event117DetEn" rwaccess="RW" description=" Event(117) Detection Enable" end="20" begin="20" width="1" page="0" />
		<bitfield id="Event118DetEn" rwaccess="RW" description=" Event(118) Detection Enable" end="21" begin="21" width="1" page="0" />
		<bitfield id="Event119DetEn" rwaccess="RW" description=" Event(119) Detection Enable" end="22" begin="22" width="1" page="0" />
		<bitfield id="Event120DetEn" rwaccess="RW" description=" Event(120) Detection Enable" end="23" begin="23" width="1" page="0" />
		<bitfield id="Event121DetEn" rwaccess="RW" description=" Event(121) Detection Enable" end="24" begin="24" width="1" page="0" />
		<bitfield id="Event122DetEn" rwaccess="RW" description=" Event(122) Detection Enable" end="25" begin="25" width="1" page="0" />
		<bitfield id="Event123DetEn" rwaccess="RW" description=" Event(123) Detection Enable" end="26" begin="26" width="1" page="0" />
		<bitfield id="Event124DetEn" rwaccess="RW" description=" Event(124) Detection Enable" end="27" begin="27" width="1" page="0" />
		<bitfield id="Event125DetEn" rwaccess="RW" description=" Event(125) Detection Enable" end="28" begin="28" width="1" page="0" />
		<bitfield id="Event126DetEn" rwaccess="RW" description=" Event(126) Detection Enable" end="29" begin="29" width="1" page="0" />
		<bitfield id="Event127DetEn" rwaccess="RW" description=" Event(127) Detection Enable" end="30" begin="30" width="1" page="0" />
		<bitfield id="Event128DetEn" rwaccess="RW" description=" Event(128) Detection Enable" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="SETEVTENBL5" acronym="SETEVTENBL5"  width="32" offset="0x40" description=" System event detection enable register 5 (if number of events > 128)"   >
		<bitfield id="Event129DetEn" rwaccess="RW" description=" Event(129) Detection Enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="Event130DetEn" rwaccess="RW" description=" Event(130) Detection Enable" end="1" begin="1" width="1" page="0" />
		<bitfield id="Event131DetEn" rwaccess="RW" description=" Event(131) Detection Enable" end="2" begin="2" width="1" page="0" />
		<bitfield id="Event132DetEn" rwaccess="RW" description=" Event(132) Detection Enable" end="3" begin="3" width="1" page="0" />
		<bitfield id="Event133DetEn" rwaccess="RW" description=" Event(133) Detection Enable" end="4" begin="4" width="1" page="0" />
		<bitfield id="Event134DetEn" rwaccess="RW" description=" Event(134) Detection Enable" end="5" begin="5" width="1" page="0" />
		<bitfield id="Event135DetEn" rwaccess="RW" description=" Event(135) Detection Enable" end="6" begin="6" width="1" page="0" />
		<bitfield id="Event136DetEn" rwaccess="RW" description=" Event(136) Detection Enable" end="7" begin="7" width="1" page="0" />
		<bitfield id="Event137DetEn" rwaccess="RW" description=" Event(137) Detection Enable" end="8" begin="8" width="1" page="0" />
		<bitfield id="Event138DetEn" rwaccess="RW" description=" Event(138) Detection Enable" end="9" begin="9" width="1" page="0" />
		<bitfield id="Event139DetEn" rwaccess="RW" description=" Event(139) Detection Enable" end="10" begin="10" width="1" page="0" />
		<bitfield id="Event140DetEn" rwaccess="RW" description=" Event(140) Detection Enable" end="11" begin="11" width="1" page="0" />
		<bitfield id="Event141DetEn" rwaccess="RW" description=" Event(141) Detection Enable" end="12" begin="12" width="1" page="0" />
		<bitfield id="Event142DetEn" rwaccess="RW" description=" Event(142) Detection Enable" end="13" begin="13" width="1" page="0" />
		<bitfield id="Event143DetEn" rwaccess="RW" description=" Event(143) Detection Enable" end="14" begin="14" width="1" page="0" />
		<bitfield id="Event144DetEn" rwaccess="RW" description=" Event(144) Detection Enable" end="15" begin="15" width="1" page="0" />
		<bitfield id="Event145DetEn" rwaccess="RW" description=" Event(145) Detection Enable" end="16" begin="16" width="1" page="0" />
		<bitfield id="Event1468DetEn" rwaccess="RW" description=" Event(146) Detection Enable" end="17" begin="17" width="1" page="0" />
		<bitfield id="Event147DetEn" rwaccess="RW" description=" Event(147) Detection Enable" end="18" begin="18" width="1" page="0" />
		<bitfield id="Event148DetEn" rwaccess="RW" description=" Event(148) Detection Enable" end="19" begin="19" width="1" page="0" />
		<bitfield id="Event149DetEn" rwaccess="RW" description=" Event(149) Detection Enable" end="20" begin="20" width="1" page="0" />
		<bitfield id="Event150DetEn" rwaccess="RW" description=" Event(150) Detection Enable" end="21" begin="21" width="1" page="0" />
		<bitfield id="Event151DetEn" rwaccess="RW" description=" Event(151) Detection Enable" end="22" begin="22" width="1" page="0" />
		<bitfield id="Event152DetEn" rwaccess="RW" description=" Event(152) Detection Enable" end="23" begin="23" width="1" page="0" />
		<bitfield id="Event153DetEn" rwaccess="RW" description=" Event(153) Detection Enable" end="24" begin="24" width="1" page="0" />
		<bitfield id="Event154DetEn" rwaccess="RW" description=" Event(154) Detection Enable" end="25" begin="25" width="1" page="0" />
		<bitfield id="Event155DetEn" rwaccess="RW" description=" Event(155) Detection Enable" end="26" begin="26" width="1" page="0" />
		<bitfield id="Event156DetEn" rwaccess="RW" description=" Event(156) Detection Enable" end="27" begin="27" width="1" page="0" />
		<bitfield id="Event157DetEn" rwaccess="RW" description=" Event(157) Detection Enable" end="28" begin="28" width="1" page="0" />
		<bitfield id="Event158DetEn" rwaccess="RW" description=" Event(158) Detection Enable" end="29" begin="29" width="1" page="0" />
		<bitfield id="Event159DetEn" rwaccess="RW" description=" Event(159) Detection Enable" end="30" begin="30" width="1" page="0" />
		<bitfield id="Event160DetEn" rwaccess="RW" description=" Event(160) Detection Enable" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="SETEVTENBL6" acronym="SETEVTENBL6"  width="32" offset="0x44" description=" System event detection enable register 6 (if number of events > 160)"   >
		<bitfield id="Event161DetEn" rwaccess="RW" description=" Event(161) Detection Enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="Event162DetEn" rwaccess="RW" description=" Event(162) Detection Enable" end="1" begin="1" width="1" page="0" />
		<bitfield id="Event163DetEn" rwaccess="RW" description=" Event(163) Detection Enable" end="2" begin="2" width="1" page="0" />
		<bitfield id="Event164DetEn" rwaccess="RW" description=" Event(164) Detection Enable" end="3" begin="3" width="1" page="0" />
		<bitfield id="Event165DetEn" rwaccess="RW" description=" Event(165) Detection Enable" end="4" begin="4" width="1" page="0" />
		<bitfield id="Event166DetEn" rwaccess="RW" description=" Event(166) Detection Enable" end="5" begin="5" width="1" page="0" />
		<bitfield id="Event167DetEn" rwaccess="RW" description=" Event(167) Detection Enable" end="6" begin="6" width="1" page="0" />
		<bitfield id="Event168DetEn" rwaccess="RW" description=" Event(168) Detection Enable" end="7" begin="7" width="1" page="0" />
		<bitfield id="Event169DetEn" rwaccess="RW" description=" Event(169) Detection Enable" end="8" begin="8" width="1" page="0" />
		<bitfield id="Event170DetEn" rwaccess="RW" description=" Event(170) Detection Enable" end="9" begin="9" width="1" page="0" />
		<bitfield id="Event171DetEn" rwaccess="RW" description=" Event(171) Detection Enable" end="10" begin="10" width="1" page="0" />
		<bitfield id="Event172DetEn" rwaccess="RW" description=" Event(172) Detection Enable" end="11" begin="11" width="1" page="0" />
		<bitfield id="Event173DetEn" rwaccess="RW" description=" Event(173) Detection Enable" end="12" begin="12" width="1" page="0" />
		<bitfield id="Event174DetEn" rwaccess="RW" description=" Event(174) Detection Enable" end="13" begin="13" width="1" page="0" />
		<bitfield id="Event175DetEn" rwaccess="RW" description=" Event(175) Detection Enable" end="14" begin="14" width="1" page="0" />
		<bitfield id="Event176DetEn" rwaccess="RW" description=" Event(176) Detection Enable" end="15" begin="15" width="1" page="0" />
		<bitfield id="Event177DetEn" rwaccess="RW" description=" Event(177) Detection Enable" end="16" begin="16" width="1" page="0" />
		<bitfield id="Event178DetEn" rwaccess="RW" description=" Event(178) Detection Enable" end="17" begin="17" width="1" page="0" />
		<bitfield id="Event179DetEn" rwaccess="RW" description=" Event(179) Detection Enable" end="18" begin="18" width="1" page="0" />
		<bitfield id="Event180DetEn" rwaccess="RW" description=" Event(180) Detection Enable" end="19" begin="19" width="1" page="0" />
		<bitfield id="Event181DetEn" rwaccess="RW" description=" Event(181) Detection Enable" end="20" begin="20" width="1" page="0" />
		<bitfield id="Event182DetEn" rwaccess="RW" description=" Event(182) Detection Enable" end="21" begin="21" width="1" page="0" />
		<bitfield id="Event183DetEn" rwaccess="RW" description=" Event(183) Detection Enable" end="22" begin="22" width="1" page="0" />
		<bitfield id="Event184DetEn" rwaccess="RW" description=" Event(184) Detection Enable" end="23" begin="23" width="1" page="0" />
		<bitfield id="Event185DetEn" rwaccess="RW" description=" Event(185) Detection Enable" end="24" begin="24" width="1" page="0" />
		<bitfield id="Event186DetEn" rwaccess="RW" description=" Event(186) Detection Enable" end="25" begin="25" width="1" page="0" />
		<bitfield id="Event187DetEn" rwaccess="RW" description=" Event(187) Detection Enable" end="26" begin="26" width="1" page="0" />
		<bitfield id="Event188DetEn" rwaccess="RW" description=" Event(188) Detection Enable" end="27" begin="27" width="1" page="0" />
		<bitfield id="Event189DetEn" rwaccess="RW" description=" Event(189) Detection Enable" end="28" begin="28" width="1" page="0" />
		<bitfield id="Event190DetEn" rwaccess="RW" description=" Event(190) Detection Enable" end="29" begin="29" width="1" page="0" />
		<bitfield id="Event191DetEn" rwaccess="RW" description=" Event(191) Detection Enable" end="30" begin="30" width="1" page="0" />
		<bitfield id="Event192DetEn" rwaccess="RW" description=" Event(192) Detection Enable" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="SETEVTENBL7" acronym="SETEVTENBL7"  width="32" offset="0x48" description=" System event detection enable register 7 (if number of events > 192)"   >
		<bitfield id="Event193DetEn" rwaccess="RW" description=" Event(193) Detection Enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="Event194DetEn" rwaccess="RW" description=" Event(194) Detection Enable" end="1" begin="1" width="1" page="0" />
		<bitfield id="Event195DetEn" rwaccess="RW" description=" Event(195) Detection Enable" end="2" begin="2" width="1" page="0" />
		<bitfield id="Event196DetEn" rwaccess="RW" description=" Event(196) Detection Enable" end="3" begin="3" width="1" page="0" />
		<bitfield id="Event197DetEn" rwaccess="RW" description=" Event(197) Detection Enable" end="4" begin="4" width="1" page="0" />
		<bitfield id="Event198DetEn" rwaccess="RW" description=" Event(198) Detection Enable" end="5" begin="5" width="1" page="0" />
		<bitfield id="Event199DetEn" rwaccess="RW" description=" Event(199) Detection Enable" end="6" begin="6" width="1" page="0" />
		<bitfield id="Event200DetEn" rwaccess="RW" description=" Event(200) Detection Enable" end="7" begin="7" width="1" page="0" />
		<bitfield id="Event201DetEn" rwaccess="RW" description=" Event(201) Detection Enable" end="8" begin="8" width="1" page="0" />
		<bitfield id="Event202DetEn" rwaccess="RW" description=" Event(202) Detection Enable" end="9" begin="9" width="1" page="0" />
		<bitfield id="Event203DetEn" rwaccess="RW" description=" Event(203) Detection Enable" end="10" begin="10" width="1" page="0" />
		<bitfield id="Event204DetEn" rwaccess="RW" description=" Event(204) Detection Enable" end="11" begin="11" width="1" page="0" />
		<bitfield id="Event205DetEn" rwaccess="RW" description=" Event(205) Detection Enable" end="12" begin="12" width="1" page="0" />
		<bitfield id="Event206DetEn" rwaccess="RW" description=" Event(206) Detection Enable" end="13" begin="13" width="1" page="0" />
		<bitfield id="Event207DetEn" rwaccess="RW" description=" Event(207) Detection Enable" end="14" begin="14" width="1" page="0" />
		<bitfield id="Event208DetEn" rwaccess="RW" description=" Event(208) Detection Enable" end="15" begin="15" width="1" page="0" />
		<bitfield id="Event209DetEn" rwaccess="RW" description=" Event(209) Detection Enable" end="16" begin="16" width="1" page="0" />
		<bitfield id="Event210DetEn" rwaccess="RW" description=" Event(210) Detection Enable" end="17" begin="17" width="1" page="0" />
		<bitfield id="Event211DetEn" rwaccess="RW" description=" Event(211) Detection Enable" end="18" begin="18" width="1" page="0" />
		<bitfield id="Event212DetEn" rwaccess="RW" description=" Event(212) Detection Enable" end="19" begin="19" width="1" page="0" />
		<bitfield id="Event213DetEn" rwaccess="RW" description=" Event(213) Detection Enable" end="20" begin="20" width="1" page="0" />
		<bitfield id="Event214DetEn" rwaccess="RW" description=" Event(214) Detection Enable" end="21" begin="21" width="1" page="0" />
		<bitfield id="Event215DetEn" rwaccess="RW" description=" Event(215) Detection Enable" end="22" begin="22" width="1" page="0" />
		<bitfield id="Event216DetEn" rwaccess="RW" description=" Event(216) Detection Enable" end="23" begin="23" width="1" page="0" />
		<bitfield id="Event217DetEn" rwaccess="RW" description=" Event(217) Detection Enable" end="24" begin="24" width="1" page="0" />
		<bitfield id="Event218DetEn" rwaccess="RW" description=" Event(218) Detection Enable" end="25" begin="25" width="1" page="0" />
		<bitfield id="Event219DetEn" rwaccess="RW" description=" Event(219) Detection Enable" end="26" begin="26" width="1" page="0" />
		<bitfield id="Event220DetEn" rwaccess="RW" description=" Event(220) Detection Enable" end="27" begin="27" width="1" page="0" />
		<bitfield id="Event221DetEn" rwaccess="RW" description=" Event(221) Detection Enable" end="28" begin="28" width="1" page="0" />
		<bitfield id="Event222DetEn" rwaccess="RW" description=" Event(222) Detection Enable" end="29" begin="29" width="1" page="0" />
		<bitfield id="Event223DetEn" rwaccess="RW" description=" Event(223) Detection Enable" end="30" begin="30" width="1" page="0" />
		<bitfield id="Event224DetEn" rwaccess="RW" description=" Event(224) Detection Enable" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="SETEVTENBL8" acronym="SETEVTENBL8"  width="32" offset="0x4C" description=" System event detection enable register 8 (if number of events > 224)"   >
		<bitfield id="Event225DetEn" rwaccess="RW" description=" Event(225) Detection Enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="Event226DetEn" rwaccess="RW" description=" Event(226) Detection Enable" end="1" begin="1" width="1" page="0" />
		<bitfield id="Event227DetEn" rwaccess="RW" description=" Event(227) Detection Enable" end="2" begin="2" width="1" page="0" />
		<bitfield id="Event228DetEn" rwaccess="RW" description=" Event(228) Detection Enable" end="3" begin="3" width="1" page="0" />
		<bitfield id="Event229DetEn" rwaccess="RW" description=" Event(229) Detection Enable" end="4" begin="4" width="1" page="0" />
		<bitfield id="Event230DetEn" rwaccess="RW" description=" Event(230) Detection Enable" end="5" begin="5" width="1" page="0" />
		<bitfield id="Event231DetEn" rwaccess="RW" description=" Event(231) Detection Enable" end="6" begin="6" width="1" page="0" />
		<bitfield id="Event232DetEn" rwaccess="RW" description=" Event(232) Detection Enable" end="7" begin="7" width="1" page="0" />
		<bitfield id="Event233DetEn" rwaccess="RW" description=" Event(233) Detection Enable" end="8" begin="8" width="1" page="0" />
		<bitfield id="Event234DetEn" rwaccess="RW" description=" Event(234) Detection Enable" end="9" begin="9" width="1" page="0" />
		<bitfield id="Event235DetEn" rwaccess="RW" description=" Event(235) Detection Enable" end="10" begin="10" width="1" page="0" />
		<bitfield id="Event236DetEn" rwaccess="RW" description=" Event(236) Detection Enable" end="11" begin="11" width="1" page="0" />
		<bitfield id="Event237DetEn" rwaccess="RW" description=" Event(237) Detection Enable" end="12" begin="12" width="1" page="0" />
		<bitfield id="Event238DetEn" rwaccess="RW" description=" Event(238) Detection Enable" end="13" begin="13" width="1" page="0" />
		<bitfield id="Event239DetEn" rwaccess="RW" description=" Event(239) Detection Enable" end="14" begin="14" width="1" page="0" />
		<bitfield id="Event240DetEn" rwaccess="RW" description=" Event(240) Detection Enable" end="15" begin="15" width="1" page="0" />
		<bitfield id="Event241DetEn" rwaccess="RW" description=" Event(241) Detection Enable" end="16" begin="16" width="1" page="0" />
		<bitfield id="Event242DetEn" rwaccess="RW" description=" Event(242) Detection Enable" end="17" begin="17" width="1" page="0" />
		<bitfield id="Event243DetEn" rwaccess="RW" description=" Event(243) Detection Enable" end="18" begin="18" width="1" page="0" />
		<bitfield id="Event244DetEn" rwaccess="RW" description=" Event(244) Detection Enable" end="19" begin="19" width="1" page="0" />
		<bitfield id="Event245DetEn" rwaccess="RW" description=" Event(245) Detection Enable" end="20" begin="20" width="1" page="0" />
		<bitfield id="Event246DetEn" rwaccess="RW" description=" Event(246) Detection Enable" end="21" begin="21" width="1" page="0" />
		<bitfield id="Event247DetEn" rwaccess="RW" description=" Event(247) Detection Enable" end="22" begin="22" width="1" page="0" />
		<bitfield id="Event248DetEn" rwaccess="RW" description=" Event(248) Detection Enable" end="23" begin="23" width="1" page="0" />
		<bitfield id="Event249DetEn" rwaccess="RW" description=" Event(249) Detection Enable" end="24" begin="24" width="1" page="0" />
		<bitfield id="Event250DetEn" rwaccess="RW" description=" Event(250) Detection Enable" end="25" begin="25" width="1" page="0" />
		<bitfield id="Event251DetEn" rwaccess="RW" description=" Event(251) Detection Enable" end="26" begin="26" width="1" page="0" />
		<bitfield id="Event252DetEn" rwaccess="RW" description=" Event(252) Detection Enable" end="27" begin="27" width="1" page="0" />
		<bitfield id="Event253DetEn" rwaccess="RW" description=" Event(253) Detection Enable" end="28" begin="28" width="1" page="0" />
		<bitfield id="Event254DetEn" rwaccess="RW" description=" Event(254) Detection Enable" end="29" begin="29" width="1" page="0" />
		<bitfield id="Event255DetEn" rwaccess="RW" description=" Event(255) Detection Enable" end="30" begin="30" width="1" page="0" />
		<bitfield id="Event256DetEn" rwaccess="RW" description=" Event(256) Detection Enable" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="SETMSTID" acronym="SETMSTID"  width="32" offset="0x50" description=" System Event Master ID"   >
		<bitfield id="MASTID" rwaccess="RW" description=" HW Master ID for System Event module. Software may overwrite the value at any time, but this is only recommended for scenarios where top-level configuration errors result in a collision between HW master IDs" end="0" begin="7" width="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTCNTL" acronym="CTCNTL"  width="32" offset="0x800" description=" Counter Timer Control"   >
		<bitfield id="NUMCOREMD" rwaccess="RO" description=" Indicated the number of mode bus interfaces, 0 is 2 CPU buses, 1 is 4 buses" end="0" begin="0" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="1" begin="1" width="1" page="0" />
		<bitfield id="REVID" rwaccess="RO" description=" Revision ID of CTSET" end="3" begin="6" width="4" page="0" />
		<bitfield id="NUMCNTR" rwaccess="RO" description=" Number of counters in the module" end="7" begin="12" width="6" page="0" />
		<bitfield id="NUMTIMR" rwaccess="RO" description=" Number of timers in the module" end="13" begin="17" width="5" page="0" />
		<bitfield id="NUMINPT" rwaccess="RO" description=" Number of event input signals" end="18" begin="25" width="8" page="0" />
		<bitfield id="NUMSTM" rwaccess="RO" description=" Number of counters that can export via STM" end="26" begin="31" width="6" page="0" />
	</register>
	<register id="CTNUMDBG" acronym="CTNUMDBG"  width="32" offset="0x804" description=" Counter Timer Number Debug Event Register"   >
		<bitfield id="NUMEVT" rwaccess="RO" description=" Number of input selectors for debug events" end="0" begin="2" width="3" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="31" width="28" page="0" />
	</register>
	<register id="CTUSERACCCTL" acronym="CTUSERACCCTL"  width="32" offset="0x808" description=" Counter Timer User Access Control, can only be written in priviledged mode"   >
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="0" begin="0" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="1" begin="1" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="3" begin="31" width="29" page="0" />
	</register>
	<register id="CTSTMCNTL" acronym="CTSTMCNTL"  width="32" offset="0x820" description=" Counter Timer STM Control register"   >
		<bitfield id="ENBL" rwaccess="RW" description=" CTSET STM global enable for counter/timer messages" end="0" begin="0" width="1" page="0" />
		<bitfield id="SENDOVR" rwaccess="RW" description=" Send overflow data in CSM frame" end="1" begin="1" width="1" page="0" />
		<bitfield id="CSMXPORT" rwaccess="RW" description=" SW control of CSM message export" end="2" begin="2" width="1" page="0" />
		<bitfield id="CCMAVAIL" rwaccess="RW" description=" CTSET supports CCM export" end="3" begin="3" width="1" page="0" />
		<bitfield id="CCMPORT" rwaccess="RW" description=" SW control of CCM message export" end="4" begin="4" width="1" page="0" />
		<bitfield id="XPORTACT" rwaccess="RO" description=" Indicates if a frame is currently being written to the STM." end="5" begin="5" width="1" page="0" />
		<bitfield id="NUMXPORT" rwaccess="RO" description=" The total number of counters designated for export" end="6" begin="11" width="6" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="12" begin="31" width="20" page="0" />
	</register>
	<register id="CTSTMMSTID" acronym="CTSTMMSTID"  width="32" offset="0x824" description=" Counter Timer STM Master ID register"   >
		<bitfield id="MASTID" rwaccess="RW" description=" HW Master ID for System Event module" end="0" begin="7" width="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTSTMINTVL" acronym="CTSTMINTVL"  width="32" offset="0x828" description=" Counter Timer STM Interval Register"   >
		<bitfield id="INTERVAL" rwaccess="RW" description=" Counter Timer Periodic export interval" end="0" begin="14" width="15" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="CTSTMSEL0" acronym="CTSTMSEL0"  width="32" offset="0x82C" description=" Counter Timer STM Counter Select Register 0. This Selects Counter 0 to 31"   >
		<bitfield id="COUNTSEL" rwaccess="RW" description=" The individual bit is this field indicate whether the corresponding counter value is included in the CSM message generated via the STM interface" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTSTMSEL1" acronym="CTSTMSEL1"  width="32" offset="0x830" description=" Counter Timer STM Counter Select Register 1. This Selects Counter 32 to 63"   >
		<bitfield id="COUNTSEL" rwaccess="RW" description=" The individual bit is this field indicate whether the corresponding counter value is included in the CSM message generated via the STM interface" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR0" acronym="CTINTVLR0"  width="32" offset="0x840" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR1" acronym="CTINTVLR1"  width="32" offset="0x844" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR2" acronym="CTINTVLR2"  width="32" offset="0x848" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR3" acronym="CTINTVLR3"  width="32" offset="0x84C" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR4" acronym="CTINTVLR4"  width="32" offset="0x850" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR5" acronym="CTINTVLR5"  width="32" offset="0x854" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR6" acronym="CTINTVLR6"  width="32" offset="0x858" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR7" acronym="CTINTVLR7"  width="32" offset="0x85C" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR8" acronym="CTINTVLR8"  width="32" offset="0x860" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR9" acronym="CTINTVLR9"  width="32" offset="0x864" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR10" acronym="CTINTVLR10"  width="32" offset="0x868" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR11" acronym="CTINTVLR11"  width="32" offset="0x86C" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR12" acronym="CTINTVLR12"  width="32" offset="0x870" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR13" acronym="CTINTVLR13"  width="32" offset="0x874" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR14" acronym="CTINTVLR14"  width="32" offset="0x878" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTINTVLR15" acronym="CTINTVLR15"  width="32" offset="0x87C" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTDBGSGL0" acronym="CTDBGSGL0"  width="32" offset="0x8A0" description=" Timer Interval Register 0. Interval match value for timer 0 in CTSET Timer Interval Register 1. Interval match value for timer 1 in CTSET Timer Interval Register 2. Interval match value for timer 2 in CTSET Timer Interval Register 3. Interval match value for timer 3 in CTSET Timer Interval Register 4. Interval match value for timer 4 in CTSET Timer Interval Register 5. Interval match value for timer 5 in CTSET Timer Interval Register 6. Interval match value for timer 6 in CTSET Timer Interval Register 7. Interval match value for timer 7 in CTSET Timer Interval Register 8. Interval match value for timer 8 in CTSET Timer Interval Register 9. Interval match value for timer 9 in CTSET Timer Interval Register 10. Interval match value for timer 10 in CTSET Timer Interval Register 11. Interval match value for timer 11 in CTSET Timer Interval Register 12. Interval match value for timer 12 in CTSET Timer Interval Register 13. Interval match value for timer 13 in CTSET Timer Interval Register 14. Interval match value for timer 14 in CTSET Timer Interval Register 15. Interval match value for timer 15 in CTSET Counter Timer Debug Event Register 0"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="7" width="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTDBGSGL1" acronym="CTDBGSGL1"  width="32" offset="0x8A4" description=" Counter Timer Debug Event Register 1"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="7" width="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTDBGSGL2" acronym="CTDBGSGL2"  width="32" offset="0x8A8" description=" Counter Timer Debug Event Register 2"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="7" width="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTDBGSGL3" acronym="CTDBGSGL3"  width="32" offset="0x8AC" description=" Counter Timer Debug Event Register 3"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="7" width="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTDBGSGL4" acronym="CTDBGSGL4"  width="32" offset="0x8B0" description=" Counter Timer Debug Event Register 4"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="7" width="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTDBGSGL5" acronym="CTDBGSGL5"  width="32" offset="0x8B4" description=" Counter Timer Debug Event Register5"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="7" width="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTDBGSGL6" acronym="CTDBGSGL6"  width="32" offset="0x8B8" description=" Counter Timer Debug Event Register 6"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="7" width="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTDBGSGL7" acronym="CTDBGSGL7"  width="32" offset="0x8BC" description=" Counter Timer Debug Event Register 7"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="7" width="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTGNBL0" acronym="CTGNBL0"  width="32" offset="0x9F0" description=" Counter Timer Global Enable Register 0. This enables Counter 0 to 31"   >
		<bitfield id="ENABLE" rwaccess="RW" description=" The individual bit is this field enables the corresponding counter. Bits 30 and 31 will be high if global time stamp output interface is enabled" end="0" begin="7" width="8" page="0" />
	</register>
	<register id="CTGNBL1" acronym="CTGNBL1"  width="32" offset="0x9F4" description=" Counter Timer Global Enable Register 1. This enables Counter 32 to 63"   >
		<bitfield id="ENABLE" rwaccess="RW" description=" The individual bit is this field enables the corresponding counter" end="0" begin="7" width="8" page="0" />
	</register>
	<register id="CTGRST0" acronym="CTGRST0"  width="32" offset="0x9F8" description=" Counter Timer Global Reset Register 0. This resets Counter 0 to 31"   >
		<bitfield id="RESET" rwaccess="RW" description=" The individual bit is this field resets the corresponding counter. These bits are self-clearing, once a '1' is written, after the counters are reset these bits are cleared. When Global Time Stamp output interface is enabled, counter 31 and counter 30 should not be written to any value" end="0" begin="7" width="8" page="0" />
	</register>
	<register id="CTGRST1" acronym="CTGRST1"  width="32" offset="0x9FC" description=" Counter Timer Global Reset Register 0. This resets Counter 32 to 63"   >
		<bitfield id="RESET" rwaccess="RW" description=" The individual bit is this field resets the corresponding counter. These bits are self-clearing, once a '1' is written, after the counters are reset these bits are cleared." end="0" begin="7" width="8" page="0" />
	</register>
	<register id="CTCR0" acronym="CTCR0"  width="32" offset="0xA00" description=" Counter Timer Control Register 0"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR1" acronym="CTCR1"  width="32" offset="0xA04" description=" Counter Timer Control Register 1"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR2" acronym="CTCR2"  width="32" offset="0xA08" description=" Counter Timer Control Register 2"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR3" acronym="CTCR3"  width="32" offset="0xA0C" description=" Counter Timer Control Register 3"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR4" acronym="CTCR4"  width="32" offset="0xA10" description=" Counter Timer Control Register 4"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR5" acronym="CTCR5"  width="32" offset="0xA14" description=" Counter Timer Control Register 5"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR6" acronym="CTCR6"  width="32" offset="0xA18" description=" Counter Timer Control Register 6"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR7" acronym="CTCR7"  width="32" offset="0xA1C" description=" Counter Timer Control Register 7"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR8" acronym="CTCR8"  width="32" offset="0xA20" description=" Counter Timer Control Register 8"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR9" acronym="CTCR9"  width="32" offset="0xA24" description=" Counter Timer Control Register 9"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR10" acronym="CTCR10"  width="32" offset="0xA28" description=" Counter Timer Control Register 10"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR11" acronym="CTCR11"  width="32" offset="0xA2C" description=" Counter Timer Control Register 11"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR12" acronym="CTCR12"  width="32" offset="0xA30" description=" Counter Timer Control Register 12"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR13" acronym="CTCR13"  width="32" offset="0xA34" description=" Counter Timer Control Register 13"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR14" acronym="CTCR14"  width="32" offset="0xA38" description=" Counter Timer Control Register 14"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR15" acronym="CTCR15"  width="32" offset="0xA3C" description=" Counter Timer Control Register 15"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR16" acronym="CTCR16"  width="32" offset="0xA40" description=" Counter Timer Control Register 16"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR17" acronym="CTCR17"  width="32" offset="0xA44" description=" Counter Timer Control Register 17"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR18" acronym="CTCR18"  width="32" offset="0xA48" description=" Counter Timer Control Register 18"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR19" acronym="CTCR19"  width="32" offset="0xA4C" description=" Counter Timer Control Register 19"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR20" acronym="CTCR20"  width="32" offset="0xA50" description=" Counter Timer Control Register 20"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR21" acronym="CTCR21"  width="32" offset="0xA54" description=" Counter Timer Control Register 21"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR22" acronym="CTCR22"  width="32" offset="0xA58" description=" Counter Timer Control Register 22"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR23" acronym="CTCR23"  width="32" offset="0xA5C" description=" Counter Timer Control Register 23"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR24" acronym="CTCR24"  width="32" offset="0xA60" description=" Counter Timer Control Register 24"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR25" acronym="CTCR25"  width="32" offset="0xA64" description=" Counter Timer Control Register 25"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR26" acronym="CTCR26"  width="32" offset="0xA68" description=" Counter Timer Control Register 26"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR27" acronym="CTCR27"  width="32" offset="0xA6C" description=" Counter Timer Control Register 27"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR28" acronym="CTCR28"  width="32" offset="0xA70" description=" Counter Timer Control Register 28"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR29" acronym="CTCR29"  width="32" offset="0xA74" description=" Counter Timer Control Register 29"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR30" acronym="CTCR30"  width="32" offset="0xA78" description=" Counter Timer Control Register 30"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTCR31" acronym="CTCR31"  width="32" offset="0xA7C" description=" Counter Timer Control Register 31"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" width="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="2" width="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="5" width="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="7" width="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="8" width="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="9" width="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="10" width="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="11" width="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="12" width="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="13" width="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="15" width="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="23" width="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="CTOWN0" acronym="CTOWN0"  width="32" offset="0xA80" description=" Counter/Timer Ownership register 0"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN1" acronym="CTOWN1"  width="32" offset="0xA84" description=" Counter/Timer Ownership register 1"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN2" acronym="CTOWN2"  width="32" offset="0xA88" description=" Counter/Timer Ownership register 2"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN3" acronym="CTOWN3"  width="32" offset="0xA8C" description=" Counter/Timer Ownership register 3"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN4" acronym="CTOWN4"  width="32" offset="0xA90" description=" Counter/Timer Ownership register 4"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN5" acronym="CTOWN5"  width="32" offset="0xA94" description=" Counter/Timer Ownership register 5"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN6" acronym="CTOWN6"  width="32" offset="0xA98" description=" Counter/Timer Ownership register 6"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN7" acronym="CTOWN7"  width="32" offset="0xA9C" description=" Counter/Timer Ownership register 7"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN8" acronym="CTOWN8"  width="32" offset="0xAA0" description=" Counter/Timer Ownership register 8"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN9" acronym="CTOWN9"  width="32" offset="0xAA4" description=" Counter/Timer Ownership register 9"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN10" acronym="CTOWN10"  width="32" offset="0xAA8" description=" Counter/Timer Ownership register 10"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN11" acronym="CTOWN11"  width="32" offset="0xAAC" description=" Counter/Timer Ownership register 11"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN12" acronym="CTOWN12"  width="32" offset="0xAB0" description=" Counter/Timer Ownership register 12"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN13" acronym="CTOWN13"  width="32" offset="0xAB4" description=" Counter/Timer Ownership register 13"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN14" acronym="CTOWN14"  width="32" offset="0xAB8" description=" Counter/Timer Ownership register 14"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN15" acronym="CTOWN15"  width="32" offset="0xABC" description=" Counter/Timer Ownership register 15"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN16" acronym="CTOWN16"  width="32" offset="0xAC0" description=" Counter/Timer Ownership register 16"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN17" acronym="CTOWN17"  width="32" offset="0xAC4" description=" Counter/Timer Ownership register 17"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN18" acronym="CTOWN18"  width="32" offset="0xAC8" description=" Counter/Timer Ownership register 18"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN19" acronym="CTOWN19"  width="32" offset="0xACC" description=" Counter/Timer Ownership register 19"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN20" acronym="CTOWN20"  width="32" offset="0xAD0" description=" Counter/Timer Ownership register 20"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN21" acronym="CTOWN21"  width="32" offset="0xAD4" description=" Counter/Timer Ownership register 21"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN22" acronym="CTOWN22"  width="32" offset="0xAD8" description=" Counter/Timer Ownership register 22"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN23" acronym="CTOWN23"  width="32" offset="0xADC" description=" Counter/Timer Ownership register2 3"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN24" acronym="CTOWN24"  width="32" offset="0xAE0" description=" Counter/Timer Ownership register 24"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN25" acronym="CTOWN25"  width="32" offset="0xAE4" description=" Counter/Timer Ownership register 25"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN26" acronym="CTOWN26"  width="32" offset="0xAE8" description=" Counter/Timer Ownership register 26"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN27" acronym="CTOWN27"  width="32" offset="0xAEC" description=" Counter/Timer Ownership register 27"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN28" acronym="CTOWN28"  width="32" offset="0xAF0" description=" Counter/Timer Ownership register 28"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN29" acronym="CTOWN29"  width="32" offset="0xAF4" description=" Counter/Timer Ownership register 29"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN30" acronym="CTOWN30"  width="32" offset="0xAF8" description=" Counter/Timer Ownership register 30"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTOWN31" acronym="CTOWN31"  width="32" offset="0xAFC" description=" Counter/Timer Ownership register 31"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="27" width="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="28" width="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="29" width="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="CTFILT0" acronym="CTFILT0"  width="32" offset="0xB00" description=" Counter Timer 0 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT1" acronym="CTFILT1"  width="32" offset="0xB04" description=" Counter Timer 1 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT2" acronym="CTFILT2"  width="32" offset="0xB08" description=" Counter Timer 2 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT3" acronym="CTFILT3"  width="32" offset="0xB0C" description=" Counter Timer 3 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT4" acronym="CTFILT4"  width="32" offset="0xB10" description=" Counter Timer 4 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT5" acronym="CTFILT5"  width="32" offset="0xB14" description=" Counter Timer 5 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT6" acronym="CTFILT6"  width="32" offset="0xB18" description=" Counter Timer 6 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT7" acronym="CTFILT7"  width="32" offset="0xB1C" description=" Counter Timer 7 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT8" acronym="CTFILT8"  width="32" offset="0xB20" description=" Counter Timer 8 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT9" acronym="CTFILT9"  width="32" offset="0xB24" description=" Counter Timer 9 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT10" acronym="CTFILT10"  width="32" offset="0xB28" description=" Counter Timer 10 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT11" acronym="CTFILT11"  width="32" offset="0xB2C" description=" Counter Timer 11 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT12" acronym="CTFILT12"  width="32" offset="0xB30" description=" Counter Timer 12 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT13" acronym="CTFILT13"  width="32" offset="0xB34" description=" Counter Timer 13 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT14" acronym="CTFILT14"  width="32" offset="0xB38" description=" Counter Timer 14 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT15" acronym="CTFILT15"  width="32" offset="0xB3C" description=" Counter Timer 15 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT16" acronym="CTFILT16"  width="32" offset="0xB40" description=" Counter Timer 16 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT17" acronym="CTFILT17"  width="32" offset="0xB44" description=" Counter Timer 17 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT18" acronym="CTFILT18"  width="32" offset="0xB48" description=" Counter Timer 18 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT19" acronym="CTFILT19"  width="32" offset="0xB4C" description=" Counter Timer 19 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT20" acronym="CTFILT20"  width="32" offset="0xB50" description=" Counter Timer 20 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT21" acronym="CTFILT21"  width="32" offset="0xB54" description=" Counter Timer 21 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT22" acronym="CTFILT22"  width="32" offset="0xB58" description=" Counter Timer 22 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT23" acronym="CTFILT23"  width="32" offset="0xB5C" description=" Counter Timer 23 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT24" acronym="CTFILT24"  width="32" offset="0xB60" description=" Counter Timer 24 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT25" acronym="CTFILT25"  width="32" offset="0xB64" description=" Counter Timer 25 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT26" acronym="CTFILT26"  width="32" offset="0xB68" description=" Counter Timer 26 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT27" acronym="CTFILT27"  width="32" offset="0xB6C" description=" Counter Timer 27 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT28" acronym="CTFILT28"  width="32" offset="0xB70" description=" Counter Timer 28 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT29" acronym="CTFILT29"  width="32" offset="0xB74" description=" Counter Timer 29 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT30" acronym="CTFILT30"  width="32" offset="0xB78" description=" Counter Timer 30 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTFILT31" acronym="CTFILT31"  width="32" offset="0xB7C" description=" Counter Timer 31 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="0" width="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" width="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="2" width="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="3" width="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="4" width="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="5" width="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="CTCNTR0" acronym="CTCNTR0"  width="32" offset="0xB80" description=" Counter Timer Counter Register 0"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR1" acronym="CTCNTR1"  width="32" offset="0xB84" description=" Counter Timer Counter Register 1"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR2" acronym="CTCNTR2"  width="32" offset="0xB88" description=" Counter Timer Counter Register 2"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR3" acronym="CTCNTR3"  width="32" offset="0xB8C" description=" Counter Timer Counter Register 3"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR4" acronym="CTCNTR4"  width="32" offset="0xB90" description=" Counter Timer Counter Register 4"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR5" acronym="CTCNTR5"  width="32" offset="0xB94" description=" Counter Timer Counter Register 5"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR6" acronym="CTCNTR6"  width="32" offset="0xB98" description=" Counter Timer Counter Register 6"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR7" acronym="CTCNTR7"  width="32" offset="0xB9C" description=" Counter Timer Counter Register 7"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR8" acronym="CTCNTR8"  width="32" offset="0xBA0" description=" Counter Timer Counter Register 8"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR9" acronym="CTCNTR9"  width="32" offset="0xBA4" description=" Counter Timer Counter Register 9"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR10" acronym="CTCNTR10"  width="32" offset="0xBA8" description=" Counter Timer Counter Register 10"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR11" acronym="CTCNTR11"  width="32" offset="0xBAC" description=" Counter Timer Counter Register 11"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR12" acronym="CTCNTR12"  width="32" offset="0xBB0" description=" Counter Timer Counter Register 12"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR13" acronym="CTCNTR13"  width="32" offset="0xBB4" description=" Counter Timer Counter Register 13"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR14" acronym="CTCNTR14"  width="32" offset="0xBB8" description=" Counter Timer Counter Register 14"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR15" acronym="CTCNTR15"  width="32" offset="0xBBC" description=" Counter Timer Counter Register 15"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR16" acronym="CTCNTR16"  width="32" offset="0xBC0" description=" Counter Timer Counter Register 16"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR17" acronym="CTCNTR17"  width="32" offset="0xBC4" description=" Counter Timer Counter Register 17"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR18" acronym="CTCNTR18"  width="32" offset="0xBC8" description=" Counter Timer Counter Register 18"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR19" acronym="CTCNTR19"  width="32" offset="0xBCC" description=" Counter Timer Counter Register 19"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR20" acronym="CTCNTR20"  width="32" offset="0xBD0" description=" Counter Timer Counter Register 20"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR21" acronym="CTCNTR21"  width="32" offset="0xBD4" description=" Counter Timer Counter Register 21"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR22" acronym="CTCNTR22"  width="32" offset="0xBD8" description=" Counter Timer Counter Register 22"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR23" acronym="CTCNTR23"  width="32" offset="0xBDC" description=" Counter Timer Counter Register 23"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR24" acronym="CTCNTR24"  width="32" offset="0xBE0" description=" Counter Timer Counter Register 24"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR25" acronym="CTCNTR25"  width="32" offset="0xBE4" description=" Counter Timer Counter Register 25"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR26" acronym="CTCNTR26"  width="32" offset="0xBE8" description=" Counter Timer Counter Register 26"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR27" acronym="CTCNTR27"  width="32" offset="0xBEC" description=" Counter Timer Counter Register 27"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR28" acronym="CTCNTR28"  width="32" offset="0xBF0" description=" Counter Timer Counter Register 28"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR29" acronym="CTCNTR29"  width="32" offset="0xBF4" description=" Counter Timer Counter Register 29"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR30" acronym="CTCNTR30"  width="32" offset="0xBF8" description=" Counter Timer Counter Register 30"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTCNTR31" acronym="CTCNTR31"  width="32" offset="0xBFC" description=" Counter Timer Counter Register 31"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CT_EOI" acronym="CT_EOI"  width="32" offset="0xC00" description=" Counter Timer EOI Register. This register is the End of Interrupt used by SW to signal HW that an interrupt event service is complete and an interrupt can be rearmed. This register exists only if NUMTIMR > 0"   >
		<bitfield id="EOI" rwaccess="RW" description=" EOI value" end="0" begin="0" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="1" begin="31" width="31" page="0" />
	</register>
	<register id="CTIRQSTAT_RAW" acronym="CTIRQSTAT_RAW"  width="32" offset="0xC04" description=" Counter Timer IRQSTATUS RAW Register. This register indicates the raw status of the interrupt. It can be written by SW for testing. This register exists only if NUMTIMR > 0"   >
		<bitfield id="TIM_INTn_IRQ" rwaccess="RW" description=" IRQSTATUS_RAW value. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTIRQSTAT" acronym="CTIRQSTAT"  width="32" offset="0xC08" description=" Counter Timer IRQSTATUS Register. This bit clears the interrupt event. SW can also read this bit to indicate that the interrupt is active and enabled. This register exists only if NUMTIMR > 0"   >
		<bitfield id="TIM_INTn_IE" rwaccess="RW" description=" IRQSTATUS value. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTIRQENABLE_SET" acronym="CTIRQENABLE_SET"  width="32" offset="0xC0C" description=" Counter Timer IRQENABLE_SET Register. This register is to enable generation of Interrupt Event used by SW. This register exists only if NUMTIMR > 0"   >
		<bitfield id="TIM_INTn_IES" rwaccess="RW" description=" IRQSET value. This bit sets the enable of the interrupt event. SW can also read this bit to determine if the interrupt is enabled. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="CTIRQENABLE_CLR" acronym="CTIRQENABLE_CLR"  width="32" offset="0xC10" description=" Counter Timer IRQENABLE_CLR Register. This register is to disable generation of Interrupt Event used by SW. This register exists only if NUMTIMR > 0"   >
		<bitfield id="TIM_INTn_IEC" rwaccess="RW" description=" IRQCLR value. This bit clears the enable of the interrupt event. SW can also read this bit to determine if the interrupt is enabled. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." end="0" begin="31" width="32" page="0" />
	</register>
	<register id="STPTCR" acronym="STPTCR"  width="32" offset="0x1800" description=" STP Trace Control Register"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="0" width="1" page="0" />
		<bitfield id="TSEN" rwaccess="RW" description=" Timestamp Enable. This bit is static and should not be changed dynamically. This should be changed before client is enabled." end="1" begin="1" width="1" page="0" />
		<bitfield id="SYNCEN" rwaccess="RO" description=" The value 1 indicates STPASYNC is supported" end="2" begin="2" width="1" page="0" />
		<bitfield id="Reserved1" rwaccess="RO" description=" Reserved, returns 0" end="3" begin="4" width="2" page="0" />
		<bitfield id="Compen" rwaccess="RW" description=" Compression of Data enable" end="5" begin="5" width="1" page="0" />
		<bitfield id="Reserved2" rwaccess="RO" description=" Reserved, returns 0" end="6" begin="22" width="17" page="0" />
		<bitfield id="Data_FIFOfull" rwaccess="RO" description=" STPMI2ATB internal Data packet fifo is full" end="23" begin="23" width="1" page="0" />
		<bitfield id="MOD_FIFOfull" rwaccess="RO" description=" STPMI2ATB internal MID packet fifo is full" end="24" begin="24" width="1" page="0" />
		<bitfield id="Reserved3" rwaccess="RO" description=" Reserved, returns 0" end="25" begin="31" width="7" page="0" />
	</register>
	<register id="STPTID" acronym="STPTID"  width="32" offset="0x1804" description=" STP Trace ID Register"   >
		<bitfield id="TRACEID" rwaccess="RW" description=" Trace ID value. Software may overwrite the value at any time, but this is only recommended for scenarios where top-level configuration errors result in a collision between HW master IDs" end="0" begin="6" width="7" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="7" begin="31" width="25" page="0" />
	</register>
	<register id="STPASYNC" acronym="STPASYNC"  width="32" offset="0x1810" description=" STP Synchronization Control Register"   >
		<bitfield id="Count" rwaccess="RW" description=" The number of bytes between Synchronization packets" end="0" begin="11" width="12" page="0" />
		<bitfield id="ExpMode" rwaccess="RW" description=" Exponent mode, A value of 1 sets count to 2 to the Nth, where Nth is ((bits 11 : 8)+12). A value of 0 sets Count to N (bits 11 : 0)" end="12" begin="12" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="13" begin="31" width="19" page="0" />
	</register>
	<register id="STPFFCR" acronym="STPFFCR"  width="32" offset="0x1814" description=" STP Flush Control Register"   >
		<bitfield id="AutoFlush" rwaccess="RW" description=" Auto flush enable. When set, on every complete data (ATDATA : WIDTH) in the fifo written, data is exported out when ATREADY is asserted. This should be written before client IP enabled" end="0" begin="0" width="1" page="0" />
		<bitfield id="AsyncPE" rwaccess="RW" description=" Async Priority Enable. 0 indicates ASYNC packet priority is lower than trace. 1 indicates priority escalates on second synchronization request" end="1" begin="1" width="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="2" begin="4" width="3" page="0" />
		<bitfield id="ForceFlush" rwaccess="RW" description=" Write a 1 to force a flush, automatically clears after the operation is complete" end="5" begin="5" width="1" page="0" />
		<bitfield id="Reserved1" rwaccess="RO" description=" Reserved, returns 0" end="6" begin="31" width="26" page="0" />
	</register>
	<register id="STPFEAT1" acronym="STPFEAT1"  width="32" offset="0x1818" description=" STP Features 1 Register"   >
		<bitfield id="Prot" rwaccess="RO" description=" Protocol Revision. Value of 0001 indicates STP 2.0" end="0" begin="3" width="4" page="0" />
		<bitfield id="VERSION" rwaccess="RO" description=" STP2.0 Time Stamp, Value of 011 indicates Natural binary timestamp, a value of 100 indicates gray binary timestamps" end="4" begin="6" width="3" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="16" width="9" page="0" />
		<bitfield id="STP_MINVER" rwaccess="RO" description=" Functional Minor Version" end="17" begin="21" width="5" page="0" />
		<bitfield id="STP_CUSTVER" rwaccess="RO" description=" Custom Version (not used)" end="22" begin="23" width="2" page="0" />
		<bitfield id="STP_MAJVER" rwaccess="RO" description=" Functional Major Version. This is the first version of STPMI2ATB" end="24" begin="26" width="3" page="0" />
		<bitfield id="STP_RTLVER" rwaccess="RO" description=" RTL Version. Reset each time major or minor version is updated" end="27" begin="31" width="5" page="0" />
	</register>
	<register id="aggr_revision" acronym="aggr_revision"  width="32" offset="0x0" description="Revision parameters"   >
		<bitfield id="revmin" rwaccess="RO" description="Minor version" end="0" begin="5" width="6" page="0" />
		<bitfield id="custom" rwaccess="RO" description="Custom version" end="6" begin="7" width="2" page="0" />
		<bitfield id="revmaj" rwaccess="RO" description="Major version" end="8" begin="10" width="3" page="0" />
		<bitfield id="revrtl" rwaccess="RO" description="RTL version" end="11" begin="15" width="5" page="0" />
		<bitfield id="module_id" rwaccess="RO" description="Module ID" end="16" begin="27" width="12" page="0" />
		<bitfield id="bu" rwaccess="RO" description="bu" end="28" begin="29" width="2" page="0" />
		<bitfield id="scheme" rwaccess="RO" description="Scheme" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="ecc_vector" acronym="ecc_vector"  width="32" offset="0x8" description="ECC Vector Register"   >
		<bitfield id="ecc_vector" rwaccess="RW" description="Value written to select the corresponding ECC RAM for control or status" end="0" begin="10" width="11" page="0" />
		<bitfield id="rd_svbus" rwaccess="RW" description="Write 1 to trigger a read on the serial VBUS" end="15" begin="15" width="1" page="0" />
		<bitfield id="rd_svbus_address" rwaccess="RW" description="Read address" end="16" begin="23" width="8" page="0" />
		<bitfield id="rd_svbus_done" rwaccess="RW" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." end="24" begin="24" width="1" page="0" />
	</register>
	<register id="misc_status" acronym="misc_status"  width="32" offset="0xC" description="Misc Status"   >
		<bitfield id="num_rams" rwaccess="RO" description="Indicates the number of RAMS serviced by the ECC aggregator" end="0" begin="10" width="11" page="0" />
	</register>
	<register id="reserved_svbus" acronym="reserved_svbus"  width="32" offset="0x10" description="Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets."   >
		<bitfield id="data" rwaccess="RW" description="Serial VBUS register data" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="sec_eoi_reg" acronym="sec_eoi_reg"  width="32" offset="0x3C" description="EOI Register"   >
		<bitfield id="eoi_wr" rwaccess="RW" description="EOI Register" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="sec_status_reg0" acronym="sec_status_reg0"  width="32" offset="0x40" description="Interrupt Status Register 0"   >
		<bitfield id="dualy_lut_b0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for dualy_lut_b0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dualy_lut_b1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for dualy_lut_b1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dualc_lut_b0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for dualc_lut_b0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dualc_lut_b1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for dualc_lut_b1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="meshmem_b0_p0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b0_p0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="meshmem_b1_p0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b1_p0_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="meshmem_b2_p0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b2_p0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="meshmem_b3_p0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b3_p0_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="meshmem_b0_p1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b0_p1_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="meshmem_b1_p1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b1_p1_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="meshmem_b2_p1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b2_p1_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="meshmem_b3_p1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b3_p1_ramecc_pend" end="11" begin="11" width="1" page="0" />
	</register>
	<register id="sec_enable_set_reg0" acronym="sec_enable_set_reg0"  width="32" offset="0x80" description="Interrupt Enable Set Register 0"   >
		<bitfield id="dualy_lut_b0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dualy_lut_b0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dualy_lut_b1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dualy_lut_b1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dualc_lut_b0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dualc_lut_b0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dualc_lut_b1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dualc_lut_b1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="meshmem_b0_p0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b0_p0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="meshmem_b1_p0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b1_p0_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="meshmem_b2_p0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b2_p0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="meshmem_b3_p0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b3_p0_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="meshmem_b0_p1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b0_p1_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="meshmem_b1_p1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b1_p1_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="meshmem_b2_p1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b2_p1_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="meshmem_b3_p1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b3_p1_ramecc_pend" end="11" begin="11" width="1" page="0" />
	</register>
	<register id="sec_enable_clr_reg0" acronym="sec_enable_clr_reg0"  width="32" offset="0xC0" description="Interrupt Enable Clear Register 0"   >
		<bitfield id="dualy_lut_b0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dualy_lut_b0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dualy_lut_b1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dualy_lut_b1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dualc_lut_b0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dualc_lut_b0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dualc_lut_b1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dualc_lut_b1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="meshmem_b0_p0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b0_p0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="meshmem_b1_p0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b1_p0_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="meshmem_b2_p0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b2_p0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="meshmem_b3_p0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b3_p0_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="meshmem_b0_p1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b0_p1_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="meshmem_b1_p1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b1_p1_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="meshmem_b2_p1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b2_p1_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="meshmem_b3_p1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b3_p1_ramecc_pend" end="11" begin="11" width="1" page="0" />
	</register>
	<register id="ded_eoi_reg" acronym="ded_eoi_reg"  width="32" offset="0x13C" description="EOI Register"   >
		<bitfield id="eoi_wr" rwaccess="RW" description="EOI Register" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="ded_status_reg0" acronym="ded_status_reg0"  width="32" offset="0x140" description="Interrupt Status Register 0"   >
		<bitfield id="dualy_lut_b0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for dualy_lut_b0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dualy_lut_b1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for dualy_lut_b1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dualc_lut_b0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for dualc_lut_b0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dualc_lut_b1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for dualc_lut_b1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="meshmem_b0_p0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b0_p0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="meshmem_b1_p0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b1_p0_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="meshmem_b2_p0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b2_p0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="meshmem_b3_p0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b3_p0_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="meshmem_b0_p1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b0_p1_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="meshmem_b1_p1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b1_p1_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="meshmem_b2_p1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b2_p1_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="meshmem_b3_p1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for meshmem_b3_p1_ramecc_pend" end="11" begin="11" width="1" page="0" />
	</register>
	<register id="ded_enable_set_reg0" acronym="ded_enable_set_reg0"  width="32" offset="0x180" description="Interrupt Enable Set Register 0"   >
		<bitfield id="dualy_lut_b0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dualy_lut_b0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dualy_lut_b1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dualy_lut_b1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dualc_lut_b0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dualc_lut_b0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dualc_lut_b1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dualc_lut_b1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="meshmem_b0_p0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b0_p0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="meshmem_b1_p0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b1_p0_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="meshmem_b2_p0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b2_p0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="meshmem_b3_p0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b3_p0_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="meshmem_b0_p1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b0_p1_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="meshmem_b1_p1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b1_p1_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="meshmem_b2_p1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b2_p1_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="meshmem_b3_p1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for meshmem_b3_p1_ramecc_pend" end="11" begin="11" width="1" page="0" />
	</register>
	<register id="ded_enable_clr_reg0" acronym="ded_enable_clr_reg0"  width="32" offset="0x1C0" description="Interrupt Enable Clear Register 0"   >
		<bitfield id="dualy_lut_b0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dualy_lut_b0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dualy_lut_b1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dualy_lut_b1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dualc_lut_b0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dualc_lut_b0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dualc_lut_b1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dualc_lut_b1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="meshmem_b0_p0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b0_p0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="meshmem_b1_p0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b1_p0_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="meshmem_b2_p0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b2_p0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="meshmem_b3_p0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b3_p0_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="meshmem_b0_p1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b0_p1_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="meshmem_b1_p1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b1_p1_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="meshmem_b2_p1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b2_p1_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="meshmem_b3_p1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for meshmem_b3_p1_ramecc_pend" end="11" begin="11" width="1" page="0" />
	</register>
	<register id="aggr_enable_set" acronym="aggr_enable_set"  width="32" offset="0x200" description="AGGR interrupt enable set Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt enable set for parity errors" end="0" begin="0" width="1" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt enable set for svbus timeout errors" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="aggr_enable_clr" acronym="aggr_enable_clr"  width="32" offset="0x204" description="AGGR interrupt enable clear Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt enable clear for parity errors" end="0" begin="0" width="1" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt enable clear for svbus timeout errors" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="aggr_status_set" acronym="aggr_status_set"  width="32" offset="0x208" description="AGGR interrupt status set Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt status set for parity errors" end="0" begin="1" width="2" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt status set for svbus timeout errors" end="2" begin="3" width="2" page="0" />
	</register>
	<register id="aggr_status_clr" acronym="aggr_status_clr"  width="32" offset="0x20C" description="AGGR interrupt status clear Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt status clear for parity errors" end="0" begin="1" width="2" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt status clear for svbus timeout errors" end="2" begin="3" width="2" page="0" />
	</register>
	<register id="REVISION_REG" acronym="REVISION_REG"  width="32" offset="0x0" description="LDC PID"   >
		<bitfield id="MINOR" rwaccess="RO" description="Minor Revision.  Y as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. Y changes ONLY when: (1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indicates which features are exactly available. (2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon - in which case X will change. Y does NOT change due to: (1) Bug fixes (2) Typos or clarifications (3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable. Spec owner maintains a customer-invisible number 'S' which changes due to: (1) Typos/clarifications (2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the IP bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should document the corresponding spec number (X.Y.S) in its release notes." end="0" begin="5" width="6" page="0" />
		<bitfield id="CUSTOM" rwaccess="RO" description="Indicates a special version for a particular device.  Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers.  0 if non-custom." end="6" begin="7" width="2" page="0" />
		<bitfield id="MAJOR" rwaccess="RO" description="Major Revision.  X as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. X is part of IP numbering X.Y.R.Z.X changes ONLY when: (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same. X does NOT change due to: (1) Bug fixes (2) Change in feature parameters." end="8" begin="10" width="3" page="0" />
		<bitfield id="RTL" rwaccess="RO" description="RTL Version. R as described in PDR with additional clarifications and definitions below.  Must be easily ECO-able or controlled during fabrication.  Ideally through a top level metal mask or e-fuse. This number is maintained/owned by IP design owner. RTL follows a numbering such as X.Y.R.Z which are explained in this table. R changes ONLY when: (1) PDS uploads occur which may have been due to spec changes (2) Bug fixes occur (3) Resets to '0' when X or Y changes. Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments." end="11" begin="15" width="5" page="0" />
		<bitfield id="FUNC" rwaccess="RO" description="Function indicates a software compatible module family. If there is no level of software compatibility a new FUNC number, and hence PID, should be assigned." end="16" begin="27" width="12" page="0" />
		<bitfield id="BU" rwaccess="RO" description="BU indicatorDSPS ==> 0x0 WTBU ==> 0x1 Processors ==> 0x2" end="28" begin="29" width="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description="Used to  distinguish between old scheme and new scheme. Spare bit to encode future schemes" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="PRIVATE_MEMSIZE" acronym="PRIVATE_MEMSIZE"  width="32" offset="0x4" description="Memory size mentioned is for both ping and pong combined.  Error interrupts are generated based on the memory size available."   >
		<bitfield id="LUMA" rwaccess="RO" description="Luma Private pixel memory size in KBytes" end="0" begin="7" width="8" page="0" />
		<bitfield id="CHROMA" rwaccess="RO" description="Chroma Private pixel memory size in KBytes" end="8" begin="15" width="8" page="0" />
		<bitfield id="MESH" rwaccess="RO" description="Mesh Private pixel memory size in KBytes" end="16" begin="23" width="8" page="0" />
	</register>
	<register id="CTRL" acronym="CTRL"  width="32" offset="0x8" description="Control Register to Enable/Disable and select modes of operation"   >
		<bitfield id="LDC_EN" rwaccess="RW" description="Write 1 to Start LDC function. Auto cleared by HW at the end of Frame completion." end="0" begin="0" width="1" page="0" />
		<bitfield id="LDMAPEN" rwaccess="RW" description="Distortion Back Mapping Enable.  1: Enabled  0: Disabled" end="1" begin="1" width="1" page="0" />
		<bitfield id="BUSY" rwaccess="RO" description="Idle/Busy Status,  0: Idle  1: Busy  Set on hts_init when LDC_EN is high, cleared on Frame completion" end="2" begin="2" width="1" page="0" />
		<bitfield id="IP_DATAMODE" rwaccess="RW" description="Input Pixel Data Mode  0: YUV422 Input data  1: YUV420_Y Luma Data Only  2: YUV420 Data  3: YUV420_UV Chroma Data Only. Program frame/block size as in YUV420 mode" end="3" begin="4" width="2" page="0" />
		<bitfield id="IP_DFMT" rwaccess="RW" description="Input Pixel Data Format  0: 8-bit format  1: 12-bit packed format  2: 12-bit unpacked format(LSB Aligned)  3: Reserved" end="5" begin="6" width="2" page="0" />
		<bitfield id="PWARPEN" rwaccess="RW" description="Perspective warp transform Enable. Set to 1 to enable use of PWARP_GH.G and PWARP_GH.H " end="7" begin="7" width="1" page="0" />
		<bitfield id="ALIGN_12BIT" rwaccess="RW" description="Alignment of 12-bit pixel in 420 16-bit unpacked mode on input pixel data.  0 - LSB Aligned   1 - MSB Aligned " end="8" begin="8" width="1" page="0" />
		<bitfield id="IP_CIRCEN" rwaccess="RW" description="Enables circular addressing mode on input pixel fetch.  0 - Disable circular addressing for input data.  1 - Enable circular addressing. " end="9" begin="9" width="1" page="0" />
		<bitfield id="IP_HTS_ROWSYNC" rwaccess="RW" description="Enables control of Input Fetch with HTS at Block Row level.  0 - Disable  1 - Enable  When enabled, input fetch of first block in row is gated with corresponding HTS Tstart number. This allows 'synchronization between VISS and LDC' or/and 'mesh data sync at row level'.  This can't be enabled when Region mode is enabled" end="10" begin="10" width="1" page="0" />
		<bitfield id="OP_DATAMODE" rwaccess="RW" description="Output Pixel Data Mode; Used when input is YUV422 mode.  0: YUV422 mode  1: convert to YUV420 output data; " end="11" begin="11" width="1" page="0" />
		<bitfield id="REGMODE_EN" rwaccess="RW" description="Enables for Frame division into multiple regions. Needs to be enabled only when more than one region per frame.  0 - Disable  1 - Enable  When enabled, LDC provides option to configure independent block size parameters for each region" end="13" begin="13" width="1" page="0" />
	</register>
	<register id="CFG" acronym="CFG"  width="32" offset="0xC" description="LDC Configuration register.  YINT_TYP parameter is used The YINT_TYP parameter only applies to the Y component (Luma).  If YINT_TYP = 0, Y pixels are processed using bicubic interpolation, which requires 2 cycles per pixel to process.  If YINT_TYP = 1, Y pixels are processed using bilinear interpolation, which requires 1 cycle per pixel to process. This allows a tradeoff between performance versus quality.  CbCr (Chroma) pixels are always processed using bilinear interpolation.  Thus, the overall performance of pixel processing is based on the Y interpolation type setting. "   >
		<bitfield id="CLKCG_OVERIDE" rwaccess="RW" description="Override power saving clock gating inserted by design.  '1' -> Allow the clock to be free running (except for gated pixel clock)  '0' -> Clock can be gated as planned by the design" end="1" begin="1" width="1" page="0" />
		<bitfield id="YINT_TYP" rwaccess="RW" description="Interpolation type for Y data.  0: bicubic   1: bilinear" end="6" begin="6" width="1" page="0" />
	</register>
	<register id="MESHTABLE_CFG" acronym="MESHTABLE_CFG"  width="32" offset="0x10" description="Defines the down-sampling factors used for the mesh offset tables"   >
		<bitfield id="M" rwaccess="RW" description="Mesh table down-sampling factor (by 2^M in both horizontal and Vertical).  0: 1 - no down-sampling  1: 2 - 2x down-sampling   2: 4   3: 8  4: 16  5: 32  6: 64  7:128" end="0" begin="2" width="3" page="0" />
	</register>
	<register id="MESH_FRSZ" acronym="MESH_FRSZ"  width="32" offset="0x14" description="Mesh data mapping is available for this Frame size. Actual number of mesh data entires depend Mesh Frame size and Mesh sampling factor. This Frame size is independent from COMPUTE_FRSZ"   >
		<bitfield id="W" rwaccess="RW" description="Mesh Frame Width" end="0" begin="13" width="14" page="0" />
		<bitfield id="H" rwaccess="RW" description="Mesh Frame height in Lines" end="16" begin="29" width="14" page="0" />
	</register>
	<register id="COMPUTE_FRSZ" acronym="COMPUTE_FRSZ"  width="32" offset="0x18" description="H corresponds to the total number of lines to process.  W corresponds to the number of pixels to process in each line. This parameters must be loaded as actual pixel counts, NOT pixel counts - 1.  W and H must both be less than or equal to 8192.  The hardware does not support output coordinates larger than 8192.  Therefore, COMPUTE_FRSZ.W + INITXY.INITX must be no larger than 8192.  Also COMPUTE_FRSZ.H + INITXY.INITY must be no larger than 8192."   >
		<bitfield id="W" rwaccess="RW" description="Output Frame Width. Must be even" end="0" begin="13" width="14" page="0" />
		<bitfield id="H" rwaccess="RW" description="Output Frame height in Lines. Must be even" end="16" begin="29" width="14" page="0" />
	</register>
	<register id="INITXY" acronym="INITXY"  width="32" offset="0x1C" description="LDC Initial Output Co-ordinate to process"   >
		<bitfield id="INITX" rwaccess="RW" description="Output starting X-coordinate. must be even" end="0" begin="12" width="13" page="0" />
		<bitfield id="INITY" rwaccess="RW" description="Output starting Y-coordinate. must be even" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="INPUT_FRSZ" acronym="INPUT_FRSZ"  width="32" offset="0x20" description="Defines the total input frame size"   >
		<bitfield id="W" rwaccess="RW" description="Input Frame Width in Pixels. Must be even" end="0" begin="13" width="14" page="0" />
		<bitfield id="H" rwaccess="RW" description="Input Frame height in Lines. Must be even" end="16" begin="29" width="14" page="0" />
	</register>
	<register id="OUT_BLKSZ" acronym="OUT_BLKSZ"  width="32" offset="0x24" description="LDC Output Block parameter registers. These parameters represent actual pixel counts, NOT pixel counts - 1. OBW must be greater than 0 and less than or equal to frame width (COMPUTE_FRSZ.W).  OBH must be greater than 0 and less than or equal to frame height (COMPUTE_FRSZ.H). "   >
		<bitfield id="OBW" rwaccess="RW" description="Output block width, must be >0 and multiple of 8" end="0" begin="7" width="8" page="0" />
		<bitfield id="OBH" rwaccess="RW" description="Output block height must be >0 and even" end="8" begin="15" width="8" page="0" />
		<bitfield id="PIXPAD" rwaccess="RW" description="Pixel pad" end="16" begin="19" width="4" page="0" />
	</register>
	<register id="AFF_AB" acronym="AFF_AB"  width="32" offset="0x28" description="LDC Affine Transwarp A/B"   >
		<bitfield id="A" rwaccess="RW" description="Affine transwarp A (S16Q12)" end="0" begin="15" width="16" page="0" />
		<bitfield id="B" rwaccess="RW" description="Affine transwarp B (S16Q12)" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="AFF_CD" acronym="AFF_CD"  width="32" offset="0x2C" description="LDC Affine Transwarp C/D"   >
		<bitfield id="C" rwaccess="RW" description="Affine transwarp C (S16Q3)" end="0" begin="15" width="16" page="0" />
		<bitfield id="D" rwaccess="RW" description="Affine transwarp D (S16Q12)" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="AFF_EF" acronym="AFF_EF"  width="32" offset="0x30" description="LDC Affine Transwarp E/F"   >
		<bitfield id="E" rwaccess="RW" description="Affine transwarp E (S16Q12)" end="0" begin="15" width="16" page="0" />
		<bitfield id="F" rwaccess="RW" description="Affine transwarp F (S16Q3)" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWARP_GH" acronym="PWARP_GH"  width="32" offset="0x34" description="LDC Perspective Transformation Parameters, G and H"   >
		<bitfield id="G" rwaccess="RW" description="Perspective Transformation H (S16Q23)" end="0" begin="15" width="16" page="0" />
		<bitfield id="H" rwaccess="RW" description="Perspective Transformation H (S16Q23)" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="MESH_BASE_H" acronym="MESH_BASE_H"  width="32" offset="0x38" description="Higher 16-bit of Mesh Table Base Address"   >
		<bitfield id="ADDR" rwaccess="RW" description="Higher 16-bit of Read Base address for mesh offset table" end="0" begin="15" width="16" page="0" />
	</register>
	<register id="MESH_BASE_L" acronym="MESH_BASE_L"  width="32" offset="0x3C" description="Lower 32-bit of Mesh Table Base Address"   >
		<bitfield id="ADDR" rwaccess="RW" description="Lower 32-bit of Read Base address for mesh offset table. Must be 16-byte aligned so four LSB are coded to 0" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="MESH_OFST" acronym="MESH_OFST"  width="32" offset="0x40" description="Defines the stride between rows for the Mesh table in bytes."   >
		<bitfield id="OFST" rwaccess="RW" description="LDC Mesh table line offset, must be 16-byte aligned so four LSB are coded to 0" end="0" begin="15" width="16" page="0" />
	</register>
	<register id="RD_BASE_H" acronym="RD_BASE_H"  width="32" offset="0x44" description="Higher 16-bit of Input Frame Base Address"   >
		<bitfield id="ADDR" rwaccess="RW" description="Higher 16-bit of Input Frame Base Address" end="0" begin="15" width="16" page="0" />
	</register>
	<register id="RD_BASE_L" acronym="RD_BASE_L"  width="32" offset="0x48" description="Lower 32-bit of Input Frame Base Address"   >
		<bitfield id="ADDR" rwaccess="RW" description="Lower 32-bit of Read Base address of Input Frame Base Address. Must be 16-byte aligned so four LSB are coded to 0" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="RD_420C_BASE_H" acronym="RD_420C_BASE_H"  width="32" offset="0x4C" description="Higher 16-bit of Input Frame 420C Base Address"   >
		<bitfield id="ADDR" rwaccess="RW" description="Higher 16-bit of Input Frame Chroma Base Address in YUV420" end="0" begin="15" width="16" page="0" />
	</register>
	<register id="RD_420C_BASE_L" acronym="RD_420C_BASE_L"  width="32" offset="0x50" description="Lower 32-bit of Input Frame Chroma Base Address in YUV420"   >
		<bitfield id="ADDR" rwaccess="RW" description="Lower 32-bit of Read Base address of Input Frame Chroma Base Address in YUV420. Must be 16-byte aligned so four LSB are coded to 0" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="RD_OFST" acronym="RD_OFST"  width="32" offset="0x54" description="Defines the stride between rows for the Input Frame in bytes."   >
		<bitfield id="OFST" rwaccess="RW" description="Read frame line offset, must be 16-byte aligned so internally [3:0] bits are hard-wired zero. OFST is common for Luma and Chroma in YUV420 mode" end="0" begin="15" width="16" page="0" />
		<bitfield id="MOD" rwaccess="RW" description="Sets the circular buffer size if circular buffering mode is used. The circular buffer is sized in terms of number of lines and has to be multiple of 2" end="16" begin="29" width="14" page="0" />
	</register>
	<register id="VBUSMR_CFG" acronym="VBUSMR_CFG"  width="32" offset="0x58" description="Control VBUSM Read Interface"   >
		<bitfield id="MAX_BURSTLEN" rwaccess="RW" description="Limits the maximum burst length that could be used by LDC. Each burst is of 16 bytes. HW also breaks the command at max burst size boundary.  For K3 devices, it is best to keep burst size of 8 which command size of 128 bytes.  0: 16  1: 8  2: 4  3: 2" end="1" begin="2" width="2" page="0" />
		<bitfield id="TAG_CNT" rwaccess="RW" description="Limits the maximum number of outstanding LDC requests to TAG_CNT+1" end="3" begin="7" width="5" page="0" />
		<bitfield id="BW_CTRL" rwaccess="RW" description="Limits the mean bandwidth (computed over one block) that the LDC module can request for read from system memory.  0: The BW limiter is bypassed  1~4095: maximum number of bytes per cycle multiplied by 2^8.  Examples:  1 : 1.17 MBytes/s @ 300 MHz  4095 : ~4.8 GBytes/s @ 300 Mhz " end="16" begin="27" width="12" page="0" />
	</register>
	<register id="COREOUT_CHANCFG" acronym="COREOUT_CHANCFG"  width="32" offset="0x5C" description="LDC Core to LSE output channel enable control"   >
		<bitfield id="RSRV_CH0" rwaccess="RO" description="Primary Luuma channel (LSE Channel_0) enable extracted from output data mode" end="0" begin="0" width="1" page="0" />
		<bitfield id="RSRV_CH1" rwaccess="RO" description="Primary Chroma channel (LSE Channel_1) enable extracted from output data mode" end="1" begin="1" width="1" page="0" />
		<bitfield id="CH2_EN" rwaccess="RW" description="Enable for LDC Core to LSE Channel_2 connection used for Luma Dual output" end="2" begin="2" width="1" page="0" />
		<bitfield id="CH3_EN" rwaccess="RW" description="Enable for LDC Core to LSE Channel_3 connection used for Chroma Dual output" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="DUALOUT_CFG" acronym="DUALOUT_CFG"  width="32" offset="0x60" description="Configuration for Dual Luma and Chroma channels and LUT"   >
		<bitfield id="YLUT_EN" rwaccess="RW" description="Luma LUT mapping enable. If disabled data is sent as it is bypassing LUT mapping" end="0" begin="0" width="1" page="0" />
		<bitfield id="YIN_BITDPTH" rwaccess="RW" description="Luma Input Data Bit depth. Valid values 12 to 8" end="1" begin="4" width="4" page="0" />
		<bitfield id="YOUT_BITDPTH" rwaccess="RW" description="Luma Output Data Bit depth. Output clipped at 2^YOUT_BITDPTH -1. Valid values 12-8" end="5" begin="8" width="4" page="0" />
		<bitfield id="CLUT_EN" rwaccess="RW" description="Chroma LUT mapping enable. If disabled data is sent as it is bypassing LUT mapping" end="16" begin="16" width="1" page="0" />
		<bitfield id="CIN_BITDPTH" rwaccess="RW" description="Chroma Input Data Bit depth. Should same as YIN_BITDPTH. Valid values 12 to 8" end="17" begin="20" width="4" page="0" />
		<bitfield id="COUT_BITDPTH" rwaccess="RW" description="Chroma Output Data Bit depth. Output clipped at 2^COUT_BITDPTH -1. Valid values 12-8" end="21" begin="24" width="4" page="0" />
	</register>
	<register id="REGN_W12_SZ" acronym="REGN_W12_SZ"  width="32" offset="0x80" description="Horizontal slice width for Region division"   >
		<bitfield id="W1" rwaccess="RW" description="Width of first horizontal slice. (Minium of 8 and must be even)" end="0" begin="13" width="14" page="0" />
		<bitfield id="W2" rwaccess="RW" description="Width of second horizontal slice. (Minium of 8 and must be even)" end="16" begin="29" width="14" page="0" />
	</register>
	<register id="REGN_W3_SZ" acronym="REGN_W3_SZ"  width="32" offset="0x84" description="Horizontal slice width for Region division"   >
		<bitfield id="W3" rwaccess="RW" description="Width of third horizontal slice. (Minium of 8 and must be even)" end="0" begin="13" width="14" page="0" />
	</register>
	<register id="REGN_H12_SZ" acronym="REGN_H12_SZ"  width="32" offset="0x88" description="vertical slice height for Region division"   >
		<bitfield id="H1" rwaccess="RW" description="Height of first vertical slice. (must be even)" end="0" begin="13" width="14" page="0" />
		<bitfield id="H2" rwaccess="RW" description="Height of second vertical slice. (must be even)" end="16" begin="29" width="14" page="0" />
	</register>
	<register id="REGN_H3_SZ" acronym="REGN_H3_SZ"  width="32" offset="0x8C" description="vertical slice height for Region division"   >
		<bitfield id="H3" rwaccess="RW" description="Height of third vertical slice. (must be even)" end="0" begin="13" width="14" page="0" />
	</register>
	<register id="ERR_STATUS" acronym="ERR_STATUS"  width="32" offset="0x200" description="Control VBUSM Read Interface"   >
		<bitfield id="P_IBLK_OUTB" rwaccess="RW" description="Pixel Input Block out of Bound. Pixel data required for block is not available in the prefetched internal memory. PIX_PAD is not enough" end="0" begin="0" width="1" page="0" />
		<bitfield id="M_IBLK_OUTB" rwaccess="RW" description="Mesh Input Block out of Bound. Mesh data required for block is not available in the prefetched internal memory. Should be fine." end="1" begin="1" width="1" page="0" />
		<bitfield id="IFRAME_OUTB" rwaccess="RW" description="Either Mesh data or Input pixel data required is going out of valid frame available" end="2" begin="2" width="1" page="0" />
		<bitfield id="P_IBLK_MEMOVF" rwaccess="RW" description="Input pixel block storage requirement is more than internal memory available. Should be fixed" end="3" begin="3" width="1" page="0" />
		<bitfield id="M_IBLK_MEMOVF" rwaccess="RW" description="Mesh block storage requirement is more than internal memory available. Should be fixed" end="4" begin="4" width="1" page="0" />
		<bitfield id="INT_SZOVF" rwaccess="RW" description="Internal operation has overflown the HW supported block or frame sizes. Should be fixed" end="5" begin="5" width="1" page="0" />
		<bitfield id="VBUSMR_ERR" rwaccess="RW" description="VBUSM Read I/F Last Error Status. Write '1' to clear, works independently for each bit." end="8" begin="10" width="3" page="0" />
	</register>
	<register id="DEBUG_CTRL" acronym="DEBUG_CTRL"  width="32" offset="0x204" description="Control the memory access selection"   >
		<bitfield id="CFG_MEMACC_SEL" rwaccess="RW" description="VBUSP Configuration access control. 0 - VBUSP can access Ping memories  1 - VBUSP can access pong memories                                                                          All private memories Mesh,Luma, Chroma will share same control. Ping and pong memories will have same memory map" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="DEBUG_STATUS" acronym="DEBUG_STATUS"  width="32" offset="0x208" description="LDC Debug Status Register"   >
		<bitfield id="CTRL_STATE" rwaccess="RO" description="Main Control State machine                                                                                                4'd0  = STATE_IDLE                                                                                                              4'd1  = STATE_GET_BLOCK_P1                                                                                                      4'd2  = STATE_GET_BLOCK_P2                                                                                                      4'd3  = STATE_GET_BLOCK_P3                                                                                                      4'd4  = STATE_GET_BLOCK_P4                                                                                                      4'd5  = STATE_SET_BLOCK_PWARP                                                                                                   4'd6  = STATE_SET_BLOCK_MESHDC                                                                                                  4'd7  = STATE_INIT_BLOCK                                                                                                        4'd8  = STATE_GET_BLOCK                                                                                                         4'd9  = STATE_WAIT_PROCESS_DONE                                                                                                 4'd10 = STATE_LAST_PROCESS                                                                                                      4'd11 = STATE_LAST_PROCESS_DONE" end="0" begin="3" width="4" page="0" />
		<bitfield id="FETCH_REQSTATE" rwaccess="RO" description="VBUSM Fetch Request state machine                                                                                                 5'b00_000 = ST_REQ_IDLE                                                                                                      5'b10_000 = ST_REQ_MBASECAL                                                                                                  5'b10_001 = ST_REQ_MDATA                                                                                                     5'b11_000 = ST_REQ_INITWAIT                                                                                                  5'b11_001 = ST_REQ_ICBUF                                                                                                     5'b11_010 = ST_REQ_IBASECAL                                                                                                  5'b11_011 = ST_REQ_IDATA  " end="8" begin="12" width="5" page="0" />
		<bitfield id="FETCH_RESPSTATE" rwaccess="RO" description="VBUSM Fetch Response state machine                                                                                                 3'd0 = ST_RESP_IDLE                                                                                                      3'd1 = ST_RESP_MREQWAIT                                                                                                  3'd2 = ST_RESP_MRESPWAIT                                                                                                 3'd3 = ST_RESP_IREQWAIT                                                                                                  3'd4 = ST_RESP_IRESPWAIT                                                                                                 3'd5 = ST_RESP_DONE" end="16" begin="18" width="3" page="0" />
		<bitfield id="PROC_STATUS" rwaccess="RO" description="Block Processing status.  0 - Block Processing is ongoing  1 - Either block processing is completed or not started " end="24" begin="24" width="1" page="0" />
	</register>
	<register id="FR_PDFTCH" acronym="FR_PDFTCH"  width="32" offset="0x20C" description="Pixel bytes fetched by VBUSM Read Interface. It is updated on every command issued and cleared at the beginning frame fetch. Reading at the end of the frame will provide total number of pixel data fetched for entire frame"   >
		<bitfield id="PBYTES" rwaccess="RO" description="Pixel bytes fetched for current Frame. Reading at the end of frame will provide pixel data fetched for entire frame" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="FR_MDFTCH" acronym="FR_MDFTCH"  width="32" offset="0x210" description="Mesh bytes fetched by VBUSM Read Interface. It is updated on every command issued and cleared at the beginning frame fetch. Reading at the end of the frame will provide total number of mesh data band fetched for entire frame"   >
		<bitfield id="MBYTES" rwaccess="RO" description="Mesh bytes fetched for current Frame. Reading at the end of frame will provide Mesh data fetched for entire frame" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="PIXMEMOVF_BLK" acronym="PIXMEMOVF_BLK"  width="32" offset="0x214" description="Starting co-ordinates of first output block for which input pixel buffer overflowed"   >
		<bitfield id="X" rwaccess="RO" description="Start X Co-ordinate" end="0" begin="12" width="13" page="0" />
		<bitfield id="Y" rwaccess="RO" description="Start Y Co-ordinate" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="MESHMEMOVF_BLK" acronym="MESHMEMOVF_BLK"  width="32" offset="0x218" description="Starting co-ordinates of first output block for which input mesh buffer overflowed"   >
		<bitfield id="X" rwaccess="RO" description="Start X Co-ordinate" end="0" begin="12" width="13" page="0" />
		<bitfield id="Y" rwaccess="RO" description="Start Y Co-ordinate" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="OUTOFBOUND_BLK" acronym="OUTOFBOUND_BLK"  width="32" offset="0x21C" description="Starting co-ordinates of first output block for which PIX_PAD is not enough"   >
		<bitfield id="X" rwaccess="RO" description="Start X Co-ordinate" end="0" begin="12" width="13" page="0" />
		<bitfield id="Y" rwaccess="RO" description="Start Y Co-ordinate" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="status_param" acronym="status_param"  width="32" offset="0x0" description="The STATUS_PARAM register returns the LSE compile configuration parameters."   >
		<bitfield id="NTHR" rwaccess="RO" description="Number of threads supported" end="0" begin="1" width="2" page="0" />
		<bitfield id="VPORT_THR" rwaccess="RO" description="Number of VPORT input enabled" end="2" begin="2" width="1" page="0" />
		<bitfield id="SL2_IN_CH_THR" rwaccess="RO" description="Number of Input Channels per thread" end="3" begin="5" width="3" page="0" />
		<bitfield id="SL2_OUT_CH" rwaccess="RO" description="Number of SL2 Output Channels" end="6" begin="9" width="4" page="0" />
		<bitfield id="SL2_OUT_H3A_CH" rwaccess="RO" description="Number of SL2 H3A Output Channels" end="10" begin="11" width="2" page="0" />
		<bitfield id="CORE_DW" rwaccess="RO" description="Core Input Data Bus Width" end="12" begin="16" width="5" page="0" />
		<bitfield id="PIX_MX_HT" rwaccess="RO" description="Core_Input Pixel Matrix Height" end="17" begin="19" width="3" page="0" />
		<bitfield id="HV_INSERT" rwaccess="RO" description="H/VBLANK Insertion Supported (if 1)" end="20" begin="20" width="1" page="0" />
		<bitfield id="BIT_AOFFSET" rwaccess="RO" description="Source nibble offset address Supported (if 1)" end="21" begin="21" width="1" page="0" />
		<bitfield id="LINE_SKIP_EN" rwaccess="RO" description="Source Line Inc by 2 Supported (if 1)" end="22" begin="22" width="1" page="0" />
		<bitfield id="CORE_OUT_DW" rwaccess="RO" description="Core Output Channel Data Width" end="23" begin="27" width="5" page="0" />
		<bitfield id="CORE_OUT_2D" rwaccess="RO" description="1D or 2D output addressing mode(2D if 1)" end="28" begin="28" width="1" page="0" />
		<bitfield id="OUT_SKIP_EN" rwaccess="RO" description="Output Auto-Skip Enable" end="29" begin="29" width="1" page="0" />
		<bitfield id="BYPASS_CH" rwaccess="RO" description="Number of available input channel selection for loopback mode" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="status_error" acronym="status_error"  width="32" offset="0x4" description="The STATUS_ERROR register returns the LSE error status."   >
		<bitfield id="vm_wr_err" rwaccess="RW" description="VBUSM I/F Last Write Error Status [14:11] Write Channel Number [10:8] VBUSM write error status" end="8" begin="14" width="7" page="0" />
	</register>
	<register id="status_idle_mode" acronym="status_idle_mode"  width="32" offset="0x8" description="The STATUS_IDLE_MODE register returns IDLE status of LSE VBUSM port and in/output channels -  0: IDLE   1: ACTIVE "   >
		<bitfield id="vm_wr_port" rwaccess="RO" description="SL2 vbusm I/F Write Port Status" end="1" begin="1" width="1" page="0" />
		<bitfield id="lse_out_chan" rwaccess="RO" description="Output Channel[3:0] Status" end="12" begin="15" width="4" page="0" />
	</register>
	<register id="cfg_lse" acronym="cfg_lse"  width="32" offset="0xC" description="The CFG_LSE register configures the LSE general hardware modes."   >
		<bitfield id="vm_arb_fixed_mode" rwaccess="RW" description="VBUSM Arbitration Fixed Mode select 0:  Round-Robin Arbitration (default) 1:  Fixed-mode Arbitration" end="4" begin="4" width="1" page="0" />
		<bitfield id="psa_en" rwaccess="RW" description="Test mode Output Channel Signature Generation Enable  0:  Disable (default) 1:  EnableWhen enabled, LSE generates a unique CRC signature for each output channel's frame data at frame completion." end="8" begin="8" width="1" page="0" />
	</register>
	<register id="psa_signature" acronym="psa_signature"  width="32" offset="0x140" description="The PSA_SIGNATURE register returns the captured PSA signature value of the last frame data of output channel [a]."   >
		<bitfield id="value" rwaccess="RO" description="32-bit CRC signature value " end="0" begin="31" width="32" page="0" />
	</register>
	<register id="dbg" acronym="dbg"  width="32" offset="0x1E0" description="The DBG register returns the current status of internal FSM - TI internal use only."   >
		<bitfield id="status" rwaccess="RO" description="Debug status" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="LUT" acronym="LUT"  width="32" offset="0x0" description="dualy width conversion LUT"   >
		<bitfield id="LUT_0" rwaccess="RW" description="Bank-0" end="0" begin="11" width="12" page="0" />
		<bitfield id="LUT_1" rwaccess="RW" description="Bank-1" end="16" begin="27" width="12" page="0" />
	</register>
	<register id="LUT" acronym="LUT"  width="32" offset="0x0" description="dualc width conversion LUT"   >
		<bitfield id="LUT_0" rwaccess="RW" description="Bank-0" end="0" begin="11" width="12" page="0" />
		<bitfield id="LUT_1" rwaccess="RW" description="Bank-1" end="16" begin="27" width="12" page="0" />
	</register>
	<register id="RAM" acronym="RAM"  width="32" offset="0x0" description="mesh memory"   >
		<bitfield id="MEM" rwaccess="RW" description="Memory location" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="RAM" acronym="RAM"  width="32" offset="0x0" description="y memory"   >
		<bitfield id="MEM" rwaccess="RW" description="Memory location" end="0" begin="23" width="24" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description="Reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="RAM" acronym="RAM"  width="32" offset="0x0" description="cbcr memory"   >
		<bitfield id="MEM" rwaccess="RW" description="Memory location" end="0" begin="23" width="24" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description="Reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="aggr_revision" acronym="aggr_revision"  width="32" offset="0x0" description="Revision parameters"   >
		<bitfield id="revmin" rwaccess="RO" description="Minor version" end="0" begin="5" width="6" page="0" />
		<bitfield id="custom" rwaccess="RO" description="Custom version" end="6" begin="7" width="2" page="0" />
		<bitfield id="revmaj" rwaccess="RO" description="Major version" end="8" begin="10" width="3" page="0" />
		<bitfield id="revrtl" rwaccess="RO" description="RTL version" end="11" begin="15" width="5" page="0" />
		<bitfield id="module_id" rwaccess="RO" description="Module ID" end="16" begin="27" width="12" page="0" />
		<bitfield id="bu" rwaccess="RO" description="bu" end="28" begin="29" width="2" page="0" />
		<bitfield id="scheme" rwaccess="RO" description="Scheme" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="ecc_vector" acronym="ecc_vector"  width="32" offset="0x8" description="ECC Vector Register"   >
		<bitfield id="ecc_vector" rwaccess="RW" description="Value written to select the corresponding ECC RAM for control or status" end="0" begin="10" width="11" page="0" />
		<bitfield id="rd_svbus" rwaccess="RW" description="Write 1 to trigger a read on the serial VBUS" end="15" begin="15" width="1" page="0" />
		<bitfield id="rd_svbus_address" rwaccess="RW" description="Read address" end="16" begin="23" width="8" page="0" />
		<bitfield id="rd_svbus_done" rwaccess="RW" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." end="24" begin="24" width="1" page="0" />
	</register>
	<register id="misc_status" acronym="misc_status"  width="32" offset="0xC" description="Misc Status"   >
		<bitfield id="num_rams" rwaccess="RO" description="Indicates the number of RAMS serviced by the ECC aggregator" end="0" begin="10" width="11" page="0" />
	</register>
	<register id="reserved_svbus" acronym="reserved_svbus"  width="32" offset="0x10" description="Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets."   >
		<bitfield id="data" rwaccess="RW" description="Serial VBUS register data" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="sec_eoi_reg" acronym="sec_eoi_reg"  width="32" offset="0x3C" description="EOI Register"   >
		<bitfield id="eoi_wr" rwaccess="RW" description="EOI Register" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="sec_status_reg0" acronym="sec_status_reg0"  width="32" offset="0x40" description="Interrupt Status Register 0"   >
		<bitfield id="lut3_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut3_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="lut3_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut3_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut2_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut2_ram0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut2_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut2_ram1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="lut1_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut1_ram0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="lut1_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut1_ram1_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="wdr_lut_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for wdr_lut_ram0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="wdr_lut_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for wdr_lut_ram1_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="dpc_lut_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for dpc_lut_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="lsc_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lsc_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="h3a_lut_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for h3a_lut_ram0_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="h3a_lut_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for h3a_lut_ram1_ramecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="stat_mem0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem0_ramecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="stat_mem1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem1_ramecc_pend" end="13" begin="13" width="1" page="0" />
		<bitfield id="stat_mem2_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem2_ramecc_pend" end="14" begin="14" width="1" page="0" />
		<bitfield id="stat_mem3_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem3_ramecc_pend" end="15" begin="15" width="1" page="0" />
		<bitfield id="stat_mem4_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem4_ramecc_pend" end="16" begin="16" width="1" page="0" />
		<bitfield id="stat_mem5_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem5_ramecc_pend" end="17" begin="17" width="1" page="0" />
		<bitfield id="stat_mem6_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem6_ramecc_pend" end="18" begin="18" width="1" page="0" />
		<bitfield id="stat_mem7_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem7_ramecc_pend" end="19" begin="19" width="1" page="0" />
		<bitfield id="fcc_hist_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_hist_ram0_ramecc_pend" end="20" begin="20" width="1" page="0" />
		<bitfield id="fcc_hist_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_hist_ram1_ramecc_pend" end="21" begin="21" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut1_ram0_ramecc_pend" end="22" begin="22" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut1_ram1_ramecc_pend" end="23" begin="23" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut2_ram0_ramecc_pend" end="24" begin="24" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut2_ram1_ramecc_pend" end="25" begin="25" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut3_ram0_ramecc_pend" end="26" begin="26" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut3_ram1_ramecc_pend" end="27" begin="27" width="1" page="0" />
		<bitfield id="fcc_lut0_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut0_ram0_ramecc_pend" end="28" begin="28" width="1" page="0" />
		<bitfield id="fcc_lut0_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut0_ram1_ramecc_pend" end="29" begin="29" width="1" page="0" />
		<bitfield id="fcc_lut1_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut1_ram0_ramecc_pend" end="30" begin="30" width="1" page="0" />
		<bitfield id="fcc_lut1_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut1_ram1_ramecc_pend" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="sec_status_reg1" acronym="sec_status_reg1"  width="32" offset="0x44" description="Interrupt Status Register 1"   >
		<bitfield id="fcc_lut2_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut2_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="fcc_lut2_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut2_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut_0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut_0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut_1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut_1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="eelut_0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for eelut_0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="eelut_1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for eelut_1_ramecc_pend" end="5" begin="5" width="1" page="0" />
	</register>
	<register id="sec_enable_set_reg0" acronym="sec_enable_set_reg0"  width="32" offset="0x80" description="Interrupt Enable Set Register 0"   >
		<bitfield id="lut3_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut3_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="lut3_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut3_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut2_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut2_ram0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut2_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut2_ram1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="lut1_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut1_ram0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="lut1_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut1_ram1_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="wdr_lut_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for wdr_lut_ram0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="wdr_lut_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for wdr_lut_ram1_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="dpc_lut_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dpc_lut_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="lsc_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lsc_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="h3a_lut_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for h3a_lut_ram0_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="h3a_lut_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for h3a_lut_ram1_ramecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="stat_mem0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem0_ramecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="stat_mem1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem1_ramecc_pend" end="13" begin="13" width="1" page="0" />
		<bitfield id="stat_mem2_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem2_ramecc_pend" end="14" begin="14" width="1" page="0" />
		<bitfield id="stat_mem3_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem3_ramecc_pend" end="15" begin="15" width="1" page="0" />
		<bitfield id="stat_mem4_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem4_ramecc_pend" end="16" begin="16" width="1" page="0" />
		<bitfield id="stat_mem5_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem5_ramecc_pend" end="17" begin="17" width="1" page="0" />
		<bitfield id="stat_mem6_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem6_ramecc_pend" end="18" begin="18" width="1" page="0" />
		<bitfield id="stat_mem7_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem7_ramecc_pend" end="19" begin="19" width="1" page="0" />
		<bitfield id="fcc_hist_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_hist_ram0_ramecc_pend" end="20" begin="20" width="1" page="0" />
		<bitfield id="fcc_hist_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_hist_ram1_ramecc_pend" end="21" begin="21" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut1_ram0_ramecc_pend" end="22" begin="22" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut1_ram1_ramecc_pend" end="23" begin="23" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut2_ram0_ramecc_pend" end="24" begin="24" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut2_ram1_ramecc_pend" end="25" begin="25" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut3_ram0_ramecc_pend" end="26" begin="26" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut3_ram1_ramecc_pend" end="27" begin="27" width="1" page="0" />
		<bitfield id="fcc_lut0_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut0_ram0_ramecc_pend" end="28" begin="28" width="1" page="0" />
		<bitfield id="fcc_lut0_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut0_ram1_ramecc_pend" end="29" begin="29" width="1" page="0" />
		<bitfield id="fcc_lut1_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut1_ram0_ramecc_pend" end="30" begin="30" width="1" page="0" />
		<bitfield id="fcc_lut1_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut1_ram1_ramecc_pend" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="sec_enable_set_reg1" acronym="sec_enable_set_reg1"  width="32" offset="0x84" description="Interrupt Enable Set Register 1"   >
		<bitfield id="fcc_lut2_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut2_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="fcc_lut2_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut2_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut_0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut_0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut_1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut_1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="eelut_0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for eelut_0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="eelut_1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for eelut_1_ramecc_pend" end="5" begin="5" width="1" page="0" />
	</register>
	<register id="sec_enable_clr_reg0" acronym="sec_enable_clr_reg0"  width="32" offset="0xC0" description="Interrupt Enable Clear Register 0"   >
		<bitfield id="lut3_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut3_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="lut3_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut3_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut2_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut2_ram0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut2_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut2_ram1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="lut1_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut1_ram0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="lut1_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut1_ram1_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="wdr_lut_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for wdr_lut_ram0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="wdr_lut_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for wdr_lut_ram1_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="dpc_lut_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dpc_lut_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="lsc_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lsc_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="h3a_lut_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for h3a_lut_ram0_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="h3a_lut_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for h3a_lut_ram1_ramecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="stat_mem0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem0_ramecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="stat_mem1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem1_ramecc_pend" end="13" begin="13" width="1" page="0" />
		<bitfield id="stat_mem2_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem2_ramecc_pend" end="14" begin="14" width="1" page="0" />
		<bitfield id="stat_mem3_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem3_ramecc_pend" end="15" begin="15" width="1" page="0" />
		<bitfield id="stat_mem4_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem4_ramecc_pend" end="16" begin="16" width="1" page="0" />
		<bitfield id="stat_mem5_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem5_ramecc_pend" end="17" begin="17" width="1" page="0" />
		<bitfield id="stat_mem6_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem6_ramecc_pend" end="18" begin="18" width="1" page="0" />
		<bitfield id="stat_mem7_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem7_ramecc_pend" end="19" begin="19" width="1" page="0" />
		<bitfield id="fcc_hist_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_hist_ram0_ramecc_pend" end="20" begin="20" width="1" page="0" />
		<bitfield id="fcc_hist_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_hist_ram1_ramecc_pend" end="21" begin="21" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram0_ramecc_pend" end="22" begin="22" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram1_ramecc_pend" end="23" begin="23" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram0_ramecc_pend" end="24" begin="24" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram1_ramecc_pend" end="25" begin="25" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram0_ramecc_pend" end="26" begin="26" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram1_ramecc_pend" end="27" begin="27" width="1" page="0" />
		<bitfield id="fcc_lut0_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut0_ram0_ramecc_pend" end="28" begin="28" width="1" page="0" />
		<bitfield id="fcc_lut0_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut0_ram1_ramecc_pend" end="29" begin="29" width="1" page="0" />
		<bitfield id="fcc_lut1_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut1_ram0_ramecc_pend" end="30" begin="30" width="1" page="0" />
		<bitfield id="fcc_lut1_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut1_ram1_ramecc_pend" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="sec_enable_clr_reg1" acronym="sec_enable_clr_reg1"  width="32" offset="0xC4" description="Interrupt Enable Clear Register 1"   >
		<bitfield id="fcc_lut2_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut2_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="fcc_lut2_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut2_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut_0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut_0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut_1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut_1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="eelut_0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for eelut_0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="eelut_1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for eelut_1_ramecc_pend" end="5" begin="5" width="1" page="0" />
	</register>
	<register id="ded_eoi_reg" acronym="ded_eoi_reg"  width="32" offset="0x13C" description="EOI Register"   >
		<bitfield id="eoi_wr" rwaccess="RW" description="EOI Register" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="ded_status_reg0" acronym="ded_status_reg0"  width="32" offset="0x140" description="Interrupt Status Register 0"   >
		<bitfield id="lut3_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut3_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="lut3_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut3_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut2_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut2_ram0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut2_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut2_ram1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="lut1_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut1_ram0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="lut1_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut1_ram1_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="wdr_lut_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for wdr_lut_ram0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="wdr_lut_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for wdr_lut_ram1_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="dpc_lut_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for dpc_lut_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="lsc_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lsc_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="h3a_lut_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for h3a_lut_ram0_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="h3a_lut_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for h3a_lut_ram1_ramecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="stat_mem0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem0_ramecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="stat_mem1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem1_ramecc_pend" end="13" begin="13" width="1" page="0" />
		<bitfield id="stat_mem2_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem2_ramecc_pend" end="14" begin="14" width="1" page="0" />
		<bitfield id="stat_mem3_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem3_ramecc_pend" end="15" begin="15" width="1" page="0" />
		<bitfield id="stat_mem4_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem4_ramecc_pend" end="16" begin="16" width="1" page="0" />
		<bitfield id="stat_mem5_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem5_ramecc_pend" end="17" begin="17" width="1" page="0" />
		<bitfield id="stat_mem6_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem6_ramecc_pend" end="18" begin="18" width="1" page="0" />
		<bitfield id="stat_mem7_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for stat_mem7_ramecc_pend" end="19" begin="19" width="1" page="0" />
		<bitfield id="fcc_hist_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_hist_ram0_ramecc_pend" end="20" begin="20" width="1" page="0" />
		<bitfield id="fcc_hist_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_hist_ram1_ramecc_pend" end="21" begin="21" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut1_ram0_ramecc_pend" end="22" begin="22" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut1_ram1_ramecc_pend" end="23" begin="23" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut2_ram0_ramecc_pend" end="24" begin="24" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut2_ram1_ramecc_pend" end="25" begin="25" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut3_ram0_ramecc_pend" end="26" begin="26" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_cont_lut3_ram1_ramecc_pend" end="27" begin="27" width="1" page="0" />
		<bitfield id="fcc_lut0_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut0_ram0_ramecc_pend" end="28" begin="28" width="1" page="0" />
		<bitfield id="fcc_lut0_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut0_ram1_ramecc_pend" end="29" begin="29" width="1" page="0" />
		<bitfield id="fcc_lut1_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut1_ram0_ramecc_pend" end="30" begin="30" width="1" page="0" />
		<bitfield id="fcc_lut1_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut1_ram1_ramecc_pend" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="ded_status_reg1" acronym="ded_status_reg1"  width="32" offset="0x144" description="Interrupt Status Register 1"   >
		<bitfield id="fcc_lut2_ram0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut2_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="fcc_lut2_ram1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for fcc_lut2_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut_0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut_0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut_1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for lut_1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="eelut_0_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for eelut_0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="eelut_1_ramecc_pend" rwaccess="RW" description="Interrupt Pending Status for eelut_1_ramecc_pend" end="5" begin="5" width="1" page="0" />
	</register>
	<register id="ded_enable_set_reg0" acronym="ded_enable_set_reg0"  width="32" offset="0x180" description="Interrupt Enable Set Register 0"   >
		<bitfield id="lut3_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut3_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="lut3_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut3_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut2_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut2_ram0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut2_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut2_ram1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="lut1_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut1_ram0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="lut1_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut1_ram1_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="wdr_lut_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for wdr_lut_ram0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="wdr_lut_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for wdr_lut_ram1_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="dpc_lut_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dpc_lut_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="lsc_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lsc_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="h3a_lut_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for h3a_lut_ram0_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="h3a_lut_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for h3a_lut_ram1_ramecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="stat_mem0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem0_ramecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="stat_mem1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem1_ramecc_pend" end="13" begin="13" width="1" page="0" />
		<bitfield id="stat_mem2_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem2_ramecc_pend" end="14" begin="14" width="1" page="0" />
		<bitfield id="stat_mem3_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem3_ramecc_pend" end="15" begin="15" width="1" page="0" />
		<bitfield id="stat_mem4_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem4_ramecc_pend" end="16" begin="16" width="1" page="0" />
		<bitfield id="stat_mem5_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem5_ramecc_pend" end="17" begin="17" width="1" page="0" />
		<bitfield id="stat_mem6_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem6_ramecc_pend" end="18" begin="18" width="1" page="0" />
		<bitfield id="stat_mem7_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for stat_mem7_ramecc_pend" end="19" begin="19" width="1" page="0" />
		<bitfield id="fcc_hist_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_hist_ram0_ramecc_pend" end="20" begin="20" width="1" page="0" />
		<bitfield id="fcc_hist_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_hist_ram1_ramecc_pend" end="21" begin="21" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut1_ram0_ramecc_pend" end="22" begin="22" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut1_ram1_ramecc_pend" end="23" begin="23" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut2_ram0_ramecc_pend" end="24" begin="24" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut2_ram1_ramecc_pend" end="25" begin="25" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut3_ram0_ramecc_pend" end="26" begin="26" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_cont_lut3_ram1_ramecc_pend" end="27" begin="27" width="1" page="0" />
		<bitfield id="fcc_lut0_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut0_ram0_ramecc_pend" end="28" begin="28" width="1" page="0" />
		<bitfield id="fcc_lut0_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut0_ram1_ramecc_pend" end="29" begin="29" width="1" page="0" />
		<bitfield id="fcc_lut1_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut1_ram0_ramecc_pend" end="30" begin="30" width="1" page="0" />
		<bitfield id="fcc_lut1_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut1_ram1_ramecc_pend" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="ded_enable_set_reg1" acronym="ded_enable_set_reg1"  width="32" offset="0x184" description="Interrupt Enable Set Register 1"   >
		<bitfield id="fcc_lut2_ram0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut2_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="fcc_lut2_ram1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for fcc_lut2_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut_0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut_0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut_1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for lut_1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="eelut_0_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for eelut_0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="eelut_1_ramecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for eelut_1_ramecc_pend" end="5" begin="5" width="1" page="0" />
	</register>
	<register id="ded_enable_clr_reg0" acronym="ded_enable_clr_reg0"  width="32" offset="0x1C0" description="Interrupt Enable Clear Register 0"   >
		<bitfield id="lut3_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut3_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="lut3_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut3_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut2_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut2_ram0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut2_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut2_ram1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="lut1_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut1_ram0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="lut1_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut1_ram1_ramecc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="wdr_lut_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for wdr_lut_ram0_ramecc_pend" end="6" begin="6" width="1" page="0" />
		<bitfield id="wdr_lut_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for wdr_lut_ram1_ramecc_pend" end="7" begin="7" width="1" page="0" />
		<bitfield id="dpc_lut_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dpc_lut_ramecc_pend" end="8" begin="8" width="1" page="0" />
		<bitfield id="lsc_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lsc_ramecc_pend" end="9" begin="9" width="1" page="0" />
		<bitfield id="h3a_lut_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for h3a_lut_ram0_ramecc_pend" end="10" begin="10" width="1" page="0" />
		<bitfield id="h3a_lut_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for h3a_lut_ram1_ramecc_pend" end="11" begin="11" width="1" page="0" />
		<bitfield id="stat_mem0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem0_ramecc_pend" end="12" begin="12" width="1" page="0" />
		<bitfield id="stat_mem1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem1_ramecc_pend" end="13" begin="13" width="1" page="0" />
		<bitfield id="stat_mem2_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem2_ramecc_pend" end="14" begin="14" width="1" page="0" />
		<bitfield id="stat_mem3_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem3_ramecc_pend" end="15" begin="15" width="1" page="0" />
		<bitfield id="stat_mem4_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem4_ramecc_pend" end="16" begin="16" width="1" page="0" />
		<bitfield id="stat_mem5_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem5_ramecc_pend" end="17" begin="17" width="1" page="0" />
		<bitfield id="stat_mem6_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem6_ramecc_pend" end="18" begin="18" width="1" page="0" />
		<bitfield id="stat_mem7_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for stat_mem7_ramecc_pend" end="19" begin="19" width="1" page="0" />
		<bitfield id="fcc_hist_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_hist_ram0_ramecc_pend" end="20" begin="20" width="1" page="0" />
		<bitfield id="fcc_hist_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_hist_ram1_ramecc_pend" end="21" begin="21" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram0_ramecc_pend" end="22" begin="22" width="1" page="0" />
		<bitfield id="fcc_cont_lut1_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram1_ramecc_pend" end="23" begin="23" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram0_ramecc_pend" end="24" begin="24" width="1" page="0" />
		<bitfield id="fcc_cont_lut2_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram1_ramecc_pend" end="25" begin="25" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram0_ramecc_pend" end="26" begin="26" width="1" page="0" />
		<bitfield id="fcc_cont_lut3_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram1_ramecc_pend" end="27" begin="27" width="1" page="0" />
		<bitfield id="fcc_lut0_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut0_ram0_ramecc_pend" end="28" begin="28" width="1" page="0" />
		<bitfield id="fcc_lut0_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut0_ram1_ramecc_pend" end="29" begin="29" width="1" page="0" />
		<bitfield id="fcc_lut1_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut1_ram0_ramecc_pend" end="30" begin="30" width="1" page="0" />
		<bitfield id="fcc_lut1_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut1_ram1_ramecc_pend" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="ded_enable_clr_reg1" acronym="ded_enable_clr_reg1"  width="32" offset="0x1C4" description="Interrupt Enable Clear Register 1"   >
		<bitfield id="fcc_lut2_ram0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut2_ram0_ramecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="fcc_lut2_ram1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for fcc_lut2_ram1_ramecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="lut_0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut_0_ramecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="lut_1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for lut_1_ramecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="eelut_0_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for eelut_0_ramecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="eelut_1_ramecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for eelut_1_ramecc_pend" end="5" begin="5" width="1" page="0" />
	</register>
	<register id="aggr_enable_set" acronym="aggr_enable_set"  width="32" offset="0x200" description="AGGR interrupt enable set Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt enable set for parity errors" end="0" begin="0" width="1" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt enable set for svbus timeout errors" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="aggr_enable_clr" acronym="aggr_enable_clr"  width="32" offset="0x204" description="AGGR interrupt enable clear Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt enable clear for parity errors" end="0" begin="0" width="1" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt enable clear for svbus timeout errors" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="aggr_status_set" acronym="aggr_status_set"  width="32" offset="0x208" description="AGGR interrupt status set Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt status set for parity errors" end="0" begin="1" width="2" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt status set for svbus timeout errors" end="2" begin="3" width="2" page="0" />
	</register>
	<register id="aggr_status_clr" acronym="aggr_status_clr"  width="32" offset="0x20C" description="AGGR interrupt status clear Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt status clear for parity errors" end="0" begin="1" width="2" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt status clear for svbus timeout errors" end="2" begin="3" width="2" page="0" />
	</register>
	<register id="REVISION_REG" acronym="REVISION_REG"  width="32" offset="0x0" description="VISS PID"   >
		<bitfield id="MINOR" rwaccess="RO" description="Minor Revision.  Y as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. Y changes ONLY when: (1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indicates which features are exactly available. (2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon - in which case X will change. Y does NOT change due to: (1) Bug fixes (2) Typos or clarifications (3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable. Spec owner maintains a customer-invisible number 'S' which changes due to: (1) Typos/clarifications (2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the IP bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should document the corresponding spec number (X.Y.S) in its release notes." end="0" begin="5" width="6" page="0" />
		<bitfield id="CUSTOM" rwaccess="RO" description="Indicates a special version for a particular device.  Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers.  0 if non-custom." end="6" begin="7" width="2" page="0" />
		<bitfield id="MAJOR" rwaccess="RO" description="Major Revision.  X as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. X is part of IP numbering X.Y.R.Z.X changes ONLY when: (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same. X does NOT change due to: (1) Bug fixes (2) Change in feature parameters." end="8" begin="10" width="3" page="0" />
		<bitfield id="RTL" rwaccess="RO" description="RTL Version. R as described in PDR with additional clarifications and definitions below.  Must be easily ECO-able or controlled during fabrication.  Ideally through a top level metal mask or e-fuse. This number is maintained/owned by IP design owner. RTL follows a numbering such as X.Y.R.Z which are explained in this table. R changes ONLY when: (1) PDS uploads occur which may have been due to spec changes (2) Bug fixes occur (3) Resets to '0' when X or Y changes. Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments." end="11" begin="15" width="5" page="0" />
		<bitfield id="FUNC" rwaccess="RO" description="Function indicates a software compatible module family. If there is no level of software compatibility a new FUNC number, and hence PID, should be assigned." end="16" begin="27" width="12" page="0" />
		<bitfield id="BU" rwaccess="RO" description="BU indicatorDSPS ==> 0x0 WTBU ==> 0x1 Processors ==> 0x2" end="28" begin="29" width="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description="Used to  distinguish between old scheme and new scheme. Spare bit to encode future schemes" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="VISS_FUSE_STATUS" acronym="VISS_FUSE_STATUS"  width="32" offset="0x4" description="Register captures the Fuse control status. Shouldn't be captured into TRM"   >
		<bitfield id="GLBCE_DISABLE" rwaccess="RO" description="Availability GLBCE HW.   '0' -> GLBCE function HW is available  '1' -> GLBCE function HW is not available" end="0" begin="0" width="1" page="0" />
		<bitfield id="NIKON_DISABLE" rwaccess="RO" description="Availability of NIKON specific feature HW in H3A.  '0' -> Nikon features are available  '1' -> Nikon features are not available" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="VISS_LINEMEM_SIZE" acronym="VISS_LINEMEM_SIZE"  width="32" offset="0x8" description="Captures the no. of pixels per line supported by the VISS"   >
		<bitfield id="LINEMEM_SZ" rwaccess="RO" description="No. of pixels per line supported by the VISS HWAs Memories" end="0" begin="13" width="14" page="0" />
	</register>
	<register id="SYSCONFIG" acronym="SYSCONFIG"  width="32" offset="0xC" description="system Configuration"   >
		<bitfield id="CLKCG_OVERIDE" rwaccess="RW" description="Override power saving clock gating inserted by design.  '1' -> Allow the clock to be free running (except for gated pixel clock)  '0' -> Clock can be gated as planned by the design" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="VISS_CNTL" acronym="VISS_CNTL"  width="32" offset="0x10" description="VISS top control"   >
		<bitfield id="GLBCE_EN" rwaccess="RW" description="'1' -> GLBCE is ON , '0' -> GLBCE is off i.e. bypass GLBCE. Read the bit status for completion of write. When '0', Configuration access to GLBCE End points (MMR, Statastics memory ) will result in Error response." end="0" begin="0" width="1" page="0" />
		<bitfield id="NSF4V_EN" rwaccess="RW" description="'1' -> NSF4V is ON , '0' -> NSF4V is off i.e. bypass NSF4V. Read the bit status for completion of write. When '0', Configuration access to NSF4V will result in Error response." end="1" begin="1" width="1" page="0" />
	</register>
	<register id="VISS_DBG_CTL" acronym="VISS_DBG_CTL"  width="32" offset="0x80" description="Enable for VISS debug staus capture"   >
		<bitfield id="PRTL_WR_EN" rwaccess="RW" description="Enable to Capture Partial Write to any VISS end point" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="VISS_DBG_STAT" acronym="VISS_DBG_STAT"  width="32" offset="0x84" description="Set/Clear for VISS debug status"   >
		<bitfield id="PRTL_WR" rwaccess="RW" description="Status/Clear for Partial Write to any VISS end point. Set on Partial Write at VISS_Top input Cfg interface" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="GLBCECONFIG" acronym="GLBCECONFIG"  width="32" offset="0x100" description="GLBCE Configuration"   >
		<bitfield id="GLBCE_PCLKFREE" rwaccess="RW" description="'1'-> GLBCE pclk is free running , '0' -> GLBCE pclk is gated pixel clock" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="GLBCE_VPSYNCDLY" acronym="GLBCE_VPSYNCDLY"  width="32" offset="0x104" description="Delay of GLBCE Core, used to regenerate VS/VE VPORT signals"   >
		<bitfield id="H_DLY" rwaccess="RW" description="Cycle delay between GLBCE.HS_In to GLBCE.HS_Out minus 1" end="0" begin="7" width="8" page="0" />
		<bitfield id="V_DLY" rwaccess="RW" description="Line  delay between GLBCE.VS_In to GLBCE.VS_Out" end="8" begin="15" width="8" page="0" />
	</register>
	<register id="GLBCE_INT_STAT" acronym="GLBCE_INT_STAT"  width="32" offset="0x108" description="Set on internal interutp event and clr by SW"   >
		<bitfield id="MMR_CFG_ERR" rwaccess="RW" description="status/clear for mmr configuration error. Set when writes happen to non-shadowed registers in the middle of processing" end="0" begin="0" width="1" page="0" />
		<bitfield id="STATMEM_CFG_ERR" rwaccess="RW" description="status/clear for statastics memory configuration error. Set when access happen to statastics memory in the middle of processing" end="1" begin="1" width="1" page="0" />
		<bitfield id="FILT_START" rwaccess="RW" description="status/clear for GLBCE Filtering Start event. Set when GLBCE Filtering starts" end="2" begin="2" width="1" page="0" />
		<bitfield id="FILT_DONE" rwaccess="RW" description="status/clear for GLBCE Filtering Done event. Set when GLBCE Filtering is completed." end="3" begin="3" width="1" page="0" />
		<bitfield id="VP_ERR" rwaccess="RW" description="status/clear for GLBCE Input frame start error. Set Input frame is started while filtering is going on" end="4" begin="4" width="1" page="0" />
		<bitfield id="HSYNC_ERR" rwaccess="RW" description="status/clear for GLBCE HSYNC Delay programmation error. Set Delayed sync signals doesn't match with sync signal generated from GLBCE Core" end="5" begin="5" width="1" page="0" />
		<bitfield id="VSYNC_ERR" rwaccess="RW" description="status/clear for GLBCE VSYNC Delay programmation error. Set Delayed sync signals doesn't match with sync signal generated from GLBCE Core" end="6" begin="6" width="1" page="0" />
	</register>
	<register id="GLBCE_DBG_CTL" acronym="GLBCE_DBG_CTL"  width="32" offset="0x10C" description="Enable for GLBCE debug events"   >
		<bitfield id="DBG_EN" rwaccess="RW" description="Enable debug features, set to '0' to disable all debug events" end="0" begin="0" width="1" page="0" />
		<bitfield id="SOL_EN" rwaccess="RW" description="Enable for SOL at GLBCE input" end="1" begin="1" width="1" page="0" />
		<bitfield id="SOF_EN" rwaccess="RW" description="Enable for SOF at GLBCE input" end="2" begin="2" width="1" page="0" />
		<bitfield id="EOL_EN" rwaccess="RW" description="Enable for EOF at GLBCE output" end="3" begin="3" width="1" page="0" />
		<bitfield id="EOF_EN" rwaccess="RW" description="Enable for EOF at GLBCE output" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="GLBCE_DBG_STAT" acronym="GLBCE_DBG_STAT"  width="32" offset="0x110" description="Set/Clear for GLBCE debug events"   >
		<bitfield id="SOL" rwaccess="RW" description="Status/Clear for SOL at GLBCE input. Set on SOL at GLBCE input" end="1" begin="1" width="1" page="0" />
		<bitfield id="SOF" rwaccess="RW" description="Status/Clear for SOF at GLBCE input. Set on SOF at GLBCE input" end="2" begin="2" width="1" page="0" />
		<bitfield id="EOL" rwaccess="RW" description="Status/Clear for EOF at GLBCE output. Set on EOL at GLBCE output" end="3" begin="3" width="1" page="0" />
		<bitfield id="EOF" rwaccess="RW" description="Status/Clear for EOF at GLBCE output. Set on EOF at GLBCE output" end="4" begin="4" width="1" page="0" />
	</register>
	<register id="status_param" acronym="status_param"  width="32" offset="0x0" description="The STATUS_PARAM register returns the LSE compile configuration parameters."   >
		<bitfield id="NTHR" rwaccess="RO" description="Number of threads supported" end="0" begin="1" width="2" page="0" />
		<bitfield id="VPORT_THR" rwaccess="RO" description="Number of VPORT input enabled" end="2" begin="2" width="1" page="0" />
		<bitfield id="SL2_IN_CH_THR" rwaccess="RO" description="Number of Input Channels per thread" end="3" begin="5" width="3" page="0" />
		<bitfield id="SL2_OUT_CH" rwaccess="RO" description="Number of SL2 Output Channels" end="6" begin="9" width="4" page="0" />
		<bitfield id="SL2_OUT_H3A_CH" rwaccess="RO" description="Number of SL2 H3A Output Channels" end="10" begin="11" width="2" page="0" />
		<bitfield id="CORE_DW" rwaccess="RO" description="Core Input Data Bus Width" end="12" begin="16" width="5" page="0" />
		<bitfield id="PIX_MX_HT" rwaccess="RO" description="Core_Input Pixel Matrix Height" end="17" begin="19" width="3" page="0" />
		<bitfield id="HV_INSERT" rwaccess="RO" description="H/VBLANK Insertion Supported (if 1)" end="20" begin="20" width="1" page="0" />
		<bitfield id="BIT_AOFFSET" rwaccess="RO" description="Source nibble offset address Supported (if 1)" end="21" begin="21" width="1" page="0" />
		<bitfield id="LINE_SKIP_EN" rwaccess="RO" description="Source Line Inc by 2 Supported (if 1)" end="22" begin="22" width="1" page="0" />
		<bitfield id="CORE_OUT_DW" rwaccess="RO" description="Core Output Channel Data Width" end="23" begin="27" width="5" page="0" />
		<bitfield id="CORE_OUT_2D" rwaccess="RO" description="1D or 2D output addressing mode(2D if 1)" end="28" begin="28" width="1" page="0" />
		<bitfield id="OUT_SKIP_EN" rwaccess="RO" description="Output Auto-Skip Enable" end="29" begin="29" width="1" page="0" />
		<bitfield id="BYPASS_CH" rwaccess="RO" description="Number of available input channel selection for loopback mode" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="status_error" acronym="status_error"  width="32" offset="0x4" description="The STATUS_ERROR register returns the LSE error status."   >
		<bitfield id="vm_rd_err" rwaccess="RW" description="VBUSM I/F Last Read Error Status [4:3] Read Channel Number [2:0] VBUSM read error status" end="0" begin="4" width="5" page="0" />
		<bitfield id="vm_wr_err" rwaccess="RW" description="VBUSM I/F Last Write Error Status [14:11] Write Channel Number [10:8] VBUSM write error status" end="8" begin="14" width="7" page="0" />
		<bitfield id="vport_in_err" rwaccess="RW" description="VPORT_CAL Input Error Status Protocol Errors [26] VS without HS [25] VE without HE [24] VS-VS (missing VE) Error [23] HS-HS (missing HE) Error [22] HE-HE (missing HS) Error [21] VE-VE (missing VS) Error Frame Size Errors  [20] Frame Skipped during Error Handling [19] Long Frame detected [18] Short Frame detected [17] Long Line detected [16] Short Line Detected" end="16" begin="26" width="11" page="0" />
	</register>
	<register id="status_idle_mode" acronym="status_idle_mode"  width="32" offset="0x8" description="The STATUS_IDLE_MODE register returns IDLE status of LSE VBUSM port and in/output channels -  0: IDLE   1: ACTIVE "   >
		<bitfield id="vm_rd_port" rwaccess="RO" description="SL2 vbusm I/F Read Port Status" end="0" begin="0" width="1" page="0" />
		<bitfield id="vm_wr_port" rwaccess="RO" description="SL2 vbusm I/F Write Port Status" end="1" begin="1" width="1" page="0" />
		<bitfield id="lse_in_chan" rwaccess="RO" description="Input Channel[2:0] Status" end="4" begin="6" width="3" page="0" />
		<bitfield id="vport_in_chan" rwaccess="RO" description="CAL I/F Vport Input Cahnnel Status" end="11" begin="11" width="1" page="0" />
		<bitfield id="lse_out_chan" rwaccess="RO" description="Output Channel[4:0] Status" end="12" begin="16" width="5" page="0" />
		<bitfield id="lse_out_h3a_chan" rwaccess="RO" description="Output H3A Channel Status" end="24" begin="24" width="1" page="0" />
	</register>
	<register id="cfg_lse" acronym="cfg_lse"  width="32" offset="0xC" description="The CFG_LSE register configures the LSE general hardware modes."   >
		<bitfield id="loopback_en" rwaccess="RW" description="LSE loopback mode enable 0: Disable 1: EnableWhen enabled, selected input channel data is looped back out to the last (#4) output channel." end="0" begin="0" width="1" page="0" />
		<bitfield id="loopback_core_en" rwaccess="RW" description="Functional path (data to HWA core) enable during loopback mode 0: Disable 1: EnableWhen enabled, the loopback-enabled input channel is used also for CORE data input. Otherwise, it is strictly used for the loopback path." end="1" begin="1" width="1" page="0" />
		<bitfield id="loopback_in_ch_sel" rwaccess="RW" description="Loopback Input Channel Select (applicable only for VISS) 0: Ch0/CAL_Vport_In 1: Ch1 2: Ch2" end="2" begin="3" width="2" page="0" />
		<bitfield id="vm_arb_fixed_mode" rwaccess="RW" description="VBUSM Arbitration Fixed Mode select 0:  Round-Robin Arbitration (default) 1:  Fixed-mode Arbitration" end="4" begin="4" width="1" page="0" />
		<bitfield id="in_ch_sync_mode" rwaccess="RW" description="Input Channel Transfer Sync Mode (applicable only for VISS) 0:  Line Mode (default) 1:  Frame ModeWhen set to 0 (Line Mode), LSE waits for a HTS_TSTART on every line reads from SL2.   When set to 1 (Frame Mode), LSE waits for the first HTS_TSTART after HTS_INIT to start reading the first line of the frame.  Afterward, it continues to read frame data (next lines) from the SL2 without waiting for HTS_TSTART as long as LSE is able to send the data to the core logic without being stalled." end="5" begin="5" width="1" page="0" />
		<bitfield id="psa_en" rwaccess="RW" description="Test mode Output Channel Signature Generation Enable  0:  Disable (default) 1:  EnableWhen enabled, LSE generates a unique CRC signature for each output channel's frame data at frame completion." end="8" begin="8" width="1" page="0" />
	</register>
	<register id="psa_signature" acronym="psa_signature"  width="32" offset="0x140" description="The PSA_SIGNATURE register returns the captured PSA signature value of the last frame data of output channel [a]."   >
		<bitfield id="value" rwaccess="RO" description="32-bit CRC signature value " end="0" begin="31" width="32" page="0" />
	</register>
	<register id="dbg" acronym="dbg"  width="32" offset="0x1E0" description="The DBG register returns the current status of internal FSM - TI internal use only."   >
		<bitfield id="status" rwaccess="RO" description="Debug status" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="GLBCE_CFG" acronym="GLBCE_CFG"  width="32" offset="0x0" description="GLBCE Configuration Registers"   >
		<bitfield id="SWRST" rwaccess="RW" description="Reserved for this version for HW. This bit initiate software reset process" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="1" begin="31" width="31" page="0" />
	</register>
	<register id="GLBCE_MODE" acronym="GLBCE_MODE"  width="32" offset="0x4" description="GLBCE Mode Control register"   >
		<bitfield id="OST" rwaccess="RW" description="One shot mode or continuous mode One shot mode turns itself off after each frame Note that this bit only controls the enable signal, and does not revert the statistics to the default status To revert the cache content to the default status, you either need to SW reset GLBCE module, or load the default value from SDRAM to cache memory To perform the latter option, default cache table needs to be copied to SDRAM before hand" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="1" begin="31" width="31" page="0" />
	</register>
	<register id="GLBCE_CONTROL0" acronym="GLBCE_CONTROL0"  width="32" offset="0x8" description=" GLBCE Control Register 0 (control_0)"   >
		<bitfield id="ONOFF" rwaccess="RW" description="GLBCE On/Off - This bit turns GLBCE processing ON and OFF When GLBCE is OFF, the video data passes to the output without any changes Disabling GLBCE using this bit is equivalent to setting the Strength parameter to 0 Many internal modules run in idle mode when this bit is 0 The Latency Delays between the input and the output signals are the same in both ON and OFF modes 0b: Disable GLBCE processing 1b: Enable GLBCE processing" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESERVED0" rwaccess="RO" description="These bits are read only Controls the storage of image sensor RAW data in memory This bit is loaded with the timing of the internal VD signal: it becomes active starting at the lead of the VD signal that comes after 1 is written in this bit" end="1" begin="2" width="2" page="0" />
		<bitfield id="MB" rwaccess="RW" description="Max Bayer Type- Use this bit to select the algorithm used for calculating intensity 0b: Algorithm 1 1b: Algorithm 2 [Recommended]" end="3" begin="3" width="1" page="0" />
		<bitfield id="CCTL" rwaccess="RO" description="Color Control [CCTL] - Enabling this processing will result in more accurate colors processing The color correction algorithm is required on gamma corrected sources It reduces the saturation in dark areas when they are being amplified, and saturates bright parts when they get darker. This bit is reserved and tied zero in this version. 0b: Disable color correction 1b: Enable color correction" end="4" begin="4" width="1" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="5" begin="15" width="11" page="0" />
		<bitfield id="RESERVED2" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_CONTROL1" acronym="GLBCE_CONTROL1"  width="32" offset="0xC" description="Connected to iridix_control1 parameter in GLBCE Core"   >
		<bitfield id="CONTROL1" rwaccess="RW" description="Connected Control1 port" end="0" begin="7" width="8" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="GLBCE_BLACK_LEVEL" acronym="GLBCE_BLACK_LEVEL"  width="32" offset="0x10" description=" Black Level Register (black_level)"   >
		<bitfield id="VAL" rwaccess="RW" description="The value stored in Black Level Port will be used as zero level for GLBCE processing in all unsigned data channels Data below Black level will not be processed and stay unchanged" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WHITE_LEVEL" acronym="GLBCE_WHITE_LEVEL"  width="32" offset="0x14" description=" White Level Register (white_level)"   >
		<bitfield id="VAL" rwaccess="RW" description="The value stored in White Level Port will be used as white level for GLBCE processing in all unsigned data channels Data above White level will not be processed and stay unchanged" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_VARIANCE" acronym="GLBCE_VARIANCE"  width="32" offset="0x18" description=" Affects the sensitivity of the transform to different areas of the image, and can be increased in order to emphasize small regions (e.g. faces). If this parameter is set to zero, the sensitivity to the small areas is maximal. The transform becomes more local. When the parameter is set to 0xFF the transform deemphasizes small local details, and transform becomes more global e.g. the sky at the top of the frame can affect flowers at the bottom of the frame."   >
		<bitfield id="VARIANCESPACE" rwaccess="RW" description="Variance Space - Sets the degree of spatial sensitivity of the algorithm As this parameter is made smaller, the algorithm focuses on smaller regions within the image Maximum Variance is 0xF, and minimum Variance is 0x0" end="0" begin="3" width="4" page="0" />
		<bitfield id="VARIANCEINTENSITY" rwaccess="RW" description="Variance Intensity - Sets the degree of sensitivity in the luminance domain Maximum Variance is 0xF, and minimum Variance is 0x0" end="4" begin="7" width="4" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="GLBCE_LIMIT_AMPL" acronym="GLBCE_LIMIT_AMPL"  width="32" offset="0x1C" description=" The parameters    dark amplification limit    bright amplification limit are used to restrict the luminance space in which GLBCE can adaptively generate tone curves for each pixel."   >
		<bitfield id="DARKAMPLIFICATIONLIMIT" rwaccess="RW" description="Dark amplification limit - The resultant tone curve cannot be higher than dark amplification limit line controlled by the dark amplification limit parameter See Chapter 4 of the spec for more explanation Maximum limit is 0xF, when the value is 0x0 there is no limit" end="0" begin="3" width="4" page="0" />
		<bitfield id="BRIGHTAMPLIFICATIONLIMIT" rwaccess="RW" description="Bright amplification limit - The resultant tone curve cannot be lower than bright amplification limit line controlled by the bright amplification limit parameter See Chapter 4 of the spec document for more explanation Maximum limit is 0xF, when the value is 0x0 there is no limit" end="4" begin="7" width="4" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="GLBCE_DITHER" acronym="GLBCE_DITHER"  width="32" offset="0x20" description=" Dithering Register (dither)"   >
		<bitfield id="DITHER" rwaccess="RW" description="000b: No dithering 001b: One least significant bit of the output signal is dithered 010b: Two bits are dithered 011b: Three bits are dithered 100b: Four bits are dithered All other values : Four bits are dithered" end="0" begin="2" width="3" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="3" begin="6" width="4" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="7" begin="31" width="25" page="0" />
	</register>
	<register id="GLBCE_SLOPE_MAX" acronym="GLBCE_SLOPE_MAX"  width="32" offset="0x24" description=" Slope Max Limit Register (slope_max)"   >
		<bitfield id="SLOPEMAXLIMIT" rwaccess="RW" description="Slope Max Limit - Slope Max Limit is used to restrict the slope of the tone-curve generated by GLBCE When Slope Max Limit parameter is set to 0xFF, the tone curve slope, generated by GLBCE is not limited [maximum slope 15] When this value is set to 00 GLBCE will not generate the tone-curve with slope greater than 16/15 [48] Intermediate values of Slope Limit are linear interpolation between minimum and maximum values Recommended Slope Max Limit range is 20h-60h For noisy images less value should be used See Chapter 4 of GLBCE datasheet for more explanation" end="0" begin="7" width="8" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="GLBCE_SLOPE_MIN" acronym="GLBCE_SLOPE_MIN"  width="32" offset="0x28" description=" Slope Min Limit Register (slope_min)"   >
		<bitfield id="SLOPEMINLIMIT" rwaccess="RW" description="Slope Min Limit - Slope Min Limit is used to restrict the slope of the tone-curve generated by GLBCE When Slope Min Limit parameter is set to 0x00, the tone curve slope, generated by GLBCE is not limited When this value is set to FF GLBCE will not generate the tone-curve with slope less than 3/4 Intermediate values of Slope Limit are linear interpolation between minimum and maximum values Recommended Slope Min Limit range is 00h-C0h See Chapter 4 in GLBCE datasheet for more explanation" end="0" begin="7" width="8" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_00" acronym="GLBCE_LUT_FI_00"  width="32" offset="0x2C" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_01" acronym="GLBCE_LUT_FI_01"  width="32" offset="0x30" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_02" acronym="GLBCE_LUT_FI_02"  width="32" offset="0x34" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_03" acronym="GLBCE_LUT_FI_03"  width="32" offset="0x38" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_04" acronym="GLBCE_LUT_FI_04"  width="32" offset="0x3C" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_05" acronym="GLBCE_LUT_FI_05"  width="32" offset="0x40" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_06" acronym="GLBCE_LUT_FI_06"  width="32" offset="0x44" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_07" acronym="GLBCE_LUT_FI_07"  width="32" offset="0x48" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_08" acronym="GLBCE_LUT_FI_08"  width="32" offset="0x4C" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_09" acronym="GLBCE_LUT_FI_09"  width="32" offset="0x50" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_10" acronym="GLBCE_LUT_FI_10"  width="32" offset="0x54" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_11" acronym="GLBCE_LUT_FI_11"  width="32" offset="0x58" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_12" acronym="GLBCE_LUT_FI_12"  width="32" offset="0x5C" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_13" acronym="GLBCE_LUT_FI_13"  width="32" offset="0x60" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_14" acronym="GLBCE_LUT_FI_14"  width="32" offset="0x64" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_15" acronym="GLBCE_LUT_FI_15"  width="32" offset="0x68" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_16" acronym="GLBCE_LUT_FI_16"  width="32" offset="0x6C" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_17" acronym="GLBCE_LUT_FI_17"  width="32" offset="0x70" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_18" acronym="GLBCE_LUT_FI_18"  width="32" offset="0x74" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_19" acronym="GLBCE_LUT_FI_19"  width="32" offset="0x78" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_20" acronym="GLBCE_LUT_FI_20"  width="32" offset="0x7C" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_21" acronym="GLBCE_LUT_FI_21"  width="32" offset="0x80" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_22" acronym="GLBCE_LUT_FI_22"  width="32" offset="0x84" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_23" acronym="GLBCE_LUT_FI_23"  width="32" offset="0x88" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_24" acronym="GLBCE_LUT_FI_24"  width="32" offset="0x8C" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_25" acronym="GLBCE_LUT_FI_25"  width="32" offset="0x90" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_26" acronym="GLBCE_LUT_FI_26"  width="32" offset="0x94" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_27" acronym="GLBCE_LUT_FI_27"  width="32" offset="0x98" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_28" acronym="GLBCE_LUT_FI_28"  width="32" offset="0x9C" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_29" acronym="GLBCE_LUT_FI_29"  width="32" offset="0xA0" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_30" acronym="GLBCE_LUT_FI_30"  width="32" offset="0xA4" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_31" acronym="GLBCE_LUT_FI_31"  width="32" offset="0xA8" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_LUT_FI_32" acronym="GLBCE_LUT_FI_32"  width="32" offset="0xAC" description=" Asymmetry Function LUT The Asymmetry Function Lookup Table port geometry is 33 words, each of which is 16 bits.  The Asymmetry function is used to balance the GLBCE effect between the dark and bright regions of the image."   >
		<bitfield id="VAL" rwaccess="RW" description="Asymmetry LUT Entry" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FORMAT_CONTROL_REG0" acronym="GLBCE_FORMAT_CONTROL_REG0"  width="32" offset="0xB0" description="Data format port specifies the input data format so that the GLBCE core can process the different input data formats. This register is reserved for this version of HW"   >
		<bitfield id="DATAFORMAT" rwaccess="RO" description="This value is reserved The color format is always RGB, and this value should be fixed 0" end="0" begin="1" width="2" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="2" begin="7" width="6" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="GLBCE_FORMAT_CONTROL_REG1" acronym="GLBCE_FORMAT_CONTROL_REG1"  width="32" offset="0xB4" description=" Control Reg1"   >
		<bitfield id="HSPOL" rwaccess="RO" description="Horizontal Sync Polarity This value is read only The SWITCH block always convert the polarity to rising edge active" end="0" begin="0" width="1" page="0" />
		<bitfield id="VSPOL" rwaccess="RO" description="Vertical Sync Polarity This value is read only The SWITCH block always convert the polarity to rising edge active" end="1" begin="1" width="1" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="2" begin="3" width="2" page="0" />
		<bitfield id="FCMODE" rwaccess="RO" description="Field Correction Mode" end="4" begin="5" width="2" page="0" />
		<bitfield id="AUTOPOS" rwaccess="RO" description="This value is read only. GLBCE in this HW version always runs in Auto Position mode" end="6" begin="6" width="1" page="0" />
		<bitfield id="AUTOSIZE" rwaccess="RO" description="This value is read only. GLBCE in this HW version never use Auto-size mode" end="7" begin="7" width="1" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="GLBCE_FRAME_WIDTH" acronym="GLBCE_FRAME_WIDTH"  width="32" offset="0xB8" description=" Frame Width is the number of pixels in an active line.  This port is used only in  non-automatic  mode."   >
		<bitfield id="VAL" rwaccess="RW" description="Frame Width. minimum of 480" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FRAME_HEIGHT" acronym="GLBCE_FRAME_HEIGHT"  width="32" offset="0xBC" description=" Frame Height is the number of active lines in one field."   >
		<bitfield id="VAL" rwaccess="RW" description="Frame Height. minimum of 240" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_STRENGTH_IR" acronym="GLBCE_STRENGTH_IR"  width="32" offset="0xC0" description=" Strength (Strength of GLBCE) - This Port sets processing Strength.  Minimum value is 0, maximum is 255."   >
		<bitfield id="VAL" rwaccess="RW" description="0x00: Video data will not be processed at all, and will go to the output unchanged 0xFF: Maximum strength" end="0" begin="7" width="8" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="GLBCE_PERCEPT_EN" acronym="GLBCE_PERCEPT_EN"  width="32" offset="0xC4" description="Enable for GLBCE Perceptual LUT function"   >
		<bitfield id="REV_EN" rwaccess="RW" description="Reverse Perceptual LUT enable[" end="0" begin="0" width="1" page="0" />
		<bitfield id="FWD_EN" rwaccess="RW" description="Forward Perceptual LUT enable" end="1" begin="1" width="1" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="2" begin="31" width="30" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_00" acronym="GLBCE_REV_PERCEPT_LUT_00"  width="32" offset="0xC8" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_01" acronym="GLBCE_REV_PERCEPT_LUT_01"  width="32" offset="0xCC" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_02" acronym="GLBCE_REV_PERCEPT_LUT_02"  width="32" offset="0xD0" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_03" acronym="GLBCE_REV_PERCEPT_LUT_03"  width="32" offset="0xD4" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_04" acronym="GLBCE_REV_PERCEPT_LUT_04"  width="32" offset="0xD8" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_05" acronym="GLBCE_REV_PERCEPT_LUT_05"  width="32" offset="0xDC" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_06" acronym="GLBCE_REV_PERCEPT_LUT_06"  width="32" offset="0xE0" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_07" acronym="GLBCE_REV_PERCEPT_LUT_07"  width="32" offset="0xE4" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_08" acronym="GLBCE_REV_PERCEPT_LUT_08"  width="32" offset="0xE8" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_09" acronym="GLBCE_REV_PERCEPT_LUT_09"  width="32" offset="0xEC" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_10" acronym="GLBCE_REV_PERCEPT_LUT_10"  width="32" offset="0xF0" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_11" acronym="GLBCE_REV_PERCEPT_LUT_11"  width="32" offset="0xF4" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_12" acronym="GLBCE_REV_PERCEPT_LUT_12"  width="32" offset="0xF8" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_13" acronym="GLBCE_REV_PERCEPT_LUT_13"  width="32" offset="0xFC" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_14" acronym="GLBCE_REV_PERCEPT_LUT_14"  width="32" offset="0x100" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_15" acronym="GLBCE_REV_PERCEPT_LUT_15"  width="32" offset="0x104" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_16" acronym="GLBCE_REV_PERCEPT_LUT_16"  width="32" offset="0x108" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_17" acronym="GLBCE_REV_PERCEPT_LUT_17"  width="32" offset="0x10C" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_18" acronym="GLBCE_REV_PERCEPT_LUT_18"  width="32" offset="0x110" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_19" acronym="GLBCE_REV_PERCEPT_LUT_19"  width="32" offset="0x114" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_20" acronym="GLBCE_REV_PERCEPT_LUT_20"  width="32" offset="0x118" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_21" acronym="GLBCE_REV_PERCEPT_LUT_21"  width="32" offset="0x11C" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_22" acronym="GLBCE_REV_PERCEPT_LUT_22"  width="32" offset="0x120" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_23" acronym="GLBCE_REV_PERCEPT_LUT_23"  width="32" offset="0x124" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_24" acronym="GLBCE_REV_PERCEPT_LUT_24"  width="32" offset="0x128" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_25" acronym="GLBCE_REV_PERCEPT_LUT_25"  width="32" offset="0x12C" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_26" acronym="GLBCE_REV_PERCEPT_LUT_26"  width="32" offset="0x130" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_27" acronym="GLBCE_REV_PERCEPT_LUT_27"  width="32" offset="0x134" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_28" acronym="GLBCE_REV_PERCEPT_LUT_28"  width="32" offset="0x138" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_29" acronym="GLBCE_REV_PERCEPT_LUT_29"  width="32" offset="0x13C" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_30" acronym="GLBCE_REV_PERCEPT_LUT_30"  width="32" offset="0x140" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_31" acronym="GLBCE_REV_PERCEPT_LUT_31"  width="32" offset="0x144" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_32" acronym="GLBCE_REV_PERCEPT_LUT_32"  width="32" offset="0x148" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_33" acronym="GLBCE_REV_PERCEPT_LUT_33"  width="32" offset="0x14C" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_34" acronym="GLBCE_REV_PERCEPT_LUT_34"  width="32" offset="0x150" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_35" acronym="GLBCE_REV_PERCEPT_LUT_35"  width="32" offset="0x154" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_36" acronym="GLBCE_REV_PERCEPT_LUT_36"  width="32" offset="0x158" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_37" acronym="GLBCE_REV_PERCEPT_LUT_37"  width="32" offset="0x15C" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_38" acronym="GLBCE_REV_PERCEPT_LUT_38"  width="32" offset="0x160" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_39" acronym="GLBCE_REV_PERCEPT_LUT_39"  width="32" offset="0x164" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_40" acronym="GLBCE_REV_PERCEPT_LUT_40"  width="32" offset="0x168" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_41" acronym="GLBCE_REV_PERCEPT_LUT_41"  width="32" offset="0x16C" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_42" acronym="GLBCE_REV_PERCEPT_LUT_42"  width="32" offset="0x170" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_43" acronym="GLBCE_REV_PERCEPT_LUT_43"  width="32" offset="0x174" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_44" acronym="GLBCE_REV_PERCEPT_LUT_44"  width="32" offset="0x178" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_45" acronym="GLBCE_REV_PERCEPT_LUT_45"  width="32" offset="0x17C" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_46" acronym="GLBCE_REV_PERCEPT_LUT_46"  width="32" offset="0x180" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_47" acronym="GLBCE_REV_PERCEPT_LUT_47"  width="32" offset="0x184" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_48" acronym="GLBCE_REV_PERCEPT_LUT_48"  width="32" offset="0x188" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_49" acronym="GLBCE_REV_PERCEPT_LUT_49"  width="32" offset="0x18C" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_50" acronym="GLBCE_REV_PERCEPT_LUT_50"  width="32" offset="0x190" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_51" acronym="GLBCE_REV_PERCEPT_LUT_51"  width="32" offset="0x194" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_52" acronym="GLBCE_REV_PERCEPT_LUT_52"  width="32" offset="0x198" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_53" acronym="GLBCE_REV_PERCEPT_LUT_53"  width="32" offset="0x19C" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_54" acronym="GLBCE_REV_PERCEPT_LUT_54"  width="32" offset="0x1A0" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_55" acronym="GLBCE_REV_PERCEPT_LUT_55"  width="32" offset="0x1A4" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_56" acronym="GLBCE_REV_PERCEPT_LUT_56"  width="32" offset="0x1A8" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_57" acronym="GLBCE_REV_PERCEPT_LUT_57"  width="32" offset="0x1AC" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_58" acronym="GLBCE_REV_PERCEPT_LUT_58"  width="32" offset="0x1B0" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_59" acronym="GLBCE_REV_PERCEPT_LUT_59"  width="32" offset="0x1B4" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_60" acronym="GLBCE_REV_PERCEPT_LUT_60"  width="32" offset="0x1B8" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_61" acronym="GLBCE_REV_PERCEPT_LUT_61"  width="32" offset="0x1BC" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_62" acronym="GLBCE_REV_PERCEPT_LUT_62"  width="32" offset="0x1C0" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_63" acronym="GLBCE_REV_PERCEPT_LUT_63"  width="32" offset="0x1C4" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_REV_PERCEPT_LUT_64" acronym="GLBCE_REV_PERCEPT_LUT_64"  width="32" offset="0x1C8" description="Reverse Perceptual LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_00" acronym="GLBCE_FWD_PERCEPT_LUT_00"  width="32" offset="0x1CC" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_01" acronym="GLBCE_FWD_PERCEPT_LUT_01"  width="32" offset="0x1D0" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_02" acronym="GLBCE_FWD_PERCEPT_LUT_02"  width="32" offset="0x1D4" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_03" acronym="GLBCE_FWD_PERCEPT_LUT_03"  width="32" offset="0x1D8" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_04" acronym="GLBCE_FWD_PERCEPT_LUT_04"  width="32" offset="0x1DC" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_05" acronym="GLBCE_FWD_PERCEPT_LUT_05"  width="32" offset="0x1E0" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_06" acronym="GLBCE_FWD_PERCEPT_LUT_06"  width="32" offset="0x1E4" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_07" acronym="GLBCE_FWD_PERCEPT_LUT_07"  width="32" offset="0x1E8" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_08" acronym="GLBCE_FWD_PERCEPT_LUT_08"  width="32" offset="0x1EC" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_09" acronym="GLBCE_FWD_PERCEPT_LUT_09"  width="32" offset="0x1F0" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_10" acronym="GLBCE_FWD_PERCEPT_LUT_10"  width="32" offset="0x1F4" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_11" acronym="GLBCE_FWD_PERCEPT_LUT_11"  width="32" offset="0x1F8" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_12" acronym="GLBCE_FWD_PERCEPT_LUT_12"  width="32" offset="0x1FC" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_13" acronym="GLBCE_FWD_PERCEPT_LUT_13"  width="32" offset="0x200" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_14" acronym="GLBCE_FWD_PERCEPT_LUT_14"  width="32" offset="0x204" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_15" acronym="GLBCE_FWD_PERCEPT_LUT_15"  width="32" offset="0x208" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_16" acronym="GLBCE_FWD_PERCEPT_LUT_16"  width="32" offset="0x20C" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_17" acronym="GLBCE_FWD_PERCEPT_LUT_17"  width="32" offset="0x210" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_18" acronym="GLBCE_FWD_PERCEPT_LUT_18"  width="32" offset="0x214" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_19" acronym="GLBCE_FWD_PERCEPT_LUT_19"  width="32" offset="0x218" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_20" acronym="GLBCE_FWD_PERCEPT_LUT_20"  width="32" offset="0x21C" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_21" acronym="GLBCE_FWD_PERCEPT_LUT_21"  width="32" offset="0x220" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_22" acronym="GLBCE_FWD_PERCEPT_LUT_22"  width="32" offset="0x224" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_23" acronym="GLBCE_FWD_PERCEPT_LUT_23"  width="32" offset="0x228" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_24" acronym="GLBCE_FWD_PERCEPT_LUT_24"  width="32" offset="0x22C" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_25" acronym="GLBCE_FWD_PERCEPT_LUT_25"  width="32" offset="0x230" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_26" acronym="GLBCE_FWD_PERCEPT_LUT_26"  width="32" offset="0x234" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_27" acronym="GLBCE_FWD_PERCEPT_LUT_27"  width="32" offset="0x238" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_28" acronym="GLBCE_FWD_PERCEPT_LUT_28"  width="32" offset="0x23C" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_29" acronym="GLBCE_FWD_PERCEPT_LUT_29"  width="32" offset="0x240" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_30" acronym="GLBCE_FWD_PERCEPT_LUT_30"  width="32" offset="0x244" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_31" acronym="GLBCE_FWD_PERCEPT_LUT_31"  width="32" offset="0x248" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_32" acronym="GLBCE_FWD_PERCEPT_LUT_32"  width="32" offset="0x24C" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_33" acronym="GLBCE_FWD_PERCEPT_LUT_33"  width="32" offset="0x250" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_34" acronym="GLBCE_FWD_PERCEPT_LUT_34"  width="32" offset="0x254" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_35" acronym="GLBCE_FWD_PERCEPT_LUT_35"  width="32" offset="0x258" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_36" acronym="GLBCE_FWD_PERCEPT_LUT_36"  width="32" offset="0x25C" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_37" acronym="GLBCE_FWD_PERCEPT_LUT_37"  width="32" offset="0x260" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_38" acronym="GLBCE_FWD_PERCEPT_LUT_38"  width="32" offset="0x264" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_39" acronym="GLBCE_FWD_PERCEPT_LUT_39"  width="32" offset="0x268" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_40" acronym="GLBCE_FWD_PERCEPT_LUT_40"  width="32" offset="0x26C" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_41" acronym="GLBCE_FWD_PERCEPT_LUT_41"  width="32" offset="0x270" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_42" acronym="GLBCE_FWD_PERCEPT_LUT_42"  width="32" offset="0x274" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_43" acronym="GLBCE_FWD_PERCEPT_LUT_43"  width="32" offset="0x278" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_44" acronym="GLBCE_FWD_PERCEPT_LUT_44"  width="32" offset="0x27C" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_45" acronym="GLBCE_FWD_PERCEPT_LUT_45"  width="32" offset="0x280" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_46" acronym="GLBCE_FWD_PERCEPT_LUT_46"  width="32" offset="0x284" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_47" acronym="GLBCE_FWD_PERCEPT_LUT_47"  width="32" offset="0x288" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_48" acronym="GLBCE_FWD_PERCEPT_LUT_48"  width="32" offset="0x28C" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_49" acronym="GLBCE_FWD_PERCEPT_LUT_49"  width="32" offset="0x290" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_50" acronym="GLBCE_FWD_PERCEPT_LUT_50"  width="32" offset="0x294" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_51" acronym="GLBCE_FWD_PERCEPT_LUT_51"  width="32" offset="0x298" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_52" acronym="GLBCE_FWD_PERCEPT_LUT_52"  width="32" offset="0x29C" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_53" acronym="GLBCE_FWD_PERCEPT_LUT_53"  width="32" offset="0x2A0" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_54" acronym="GLBCE_FWD_PERCEPT_LUT_54"  width="32" offset="0x2A4" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_55" acronym="GLBCE_FWD_PERCEPT_LUT_55"  width="32" offset="0x2A8" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_56" acronym="GLBCE_FWD_PERCEPT_LUT_56"  width="32" offset="0x2AC" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_57" acronym="GLBCE_FWD_PERCEPT_LUT_57"  width="32" offset="0x2B0" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_58" acronym="GLBCE_FWD_PERCEPT_LUT_58"  width="32" offset="0x2B4" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_59" acronym="GLBCE_FWD_PERCEPT_LUT_59"  width="32" offset="0x2B8" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_60" acronym="GLBCE_FWD_PERCEPT_LUT_60"  width="32" offset="0x2BC" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_61" acronym="GLBCE_FWD_PERCEPT_LUT_61"  width="32" offset="0x2C0" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_62" acronym="GLBCE_FWD_PERCEPT_LUT_62"  width="32" offset="0x2C4" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_63" acronym="GLBCE_FWD_PERCEPT_LUT_63"  width="32" offset="0x2C8" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_FWD_PERCEPT_LUT_64" acronym="GLBCE_FWD_PERCEPT_LUT_64"  width="32" offset="0x2CC" description="Forward Perception LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_EN" acronym="GLBCE_WDR_GAMMA_EN"  width="32" offset="0x2D0" description="WDR Gamma LUT Enable"   >
		<bitfield id="EN" rwaccess="RW" description="Frontend WDR LUT enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="1" begin="31" width="31" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_00" acronym="GLBCE_WDR_GAMMA_LUT_00"  width="32" offset="0x2D4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_01" acronym="GLBCE_WDR_GAMMA_LUT_01"  width="32" offset="0x2D8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_02" acronym="GLBCE_WDR_GAMMA_LUT_02"  width="32" offset="0x2DC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_03" acronym="GLBCE_WDR_GAMMA_LUT_03"  width="32" offset="0x2E0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_04" acronym="GLBCE_WDR_GAMMA_LUT_04"  width="32" offset="0x2E4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_05" acronym="GLBCE_WDR_GAMMA_LUT_05"  width="32" offset="0x2E8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_06" acronym="GLBCE_WDR_GAMMA_LUT_06"  width="32" offset="0x2EC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_07" acronym="GLBCE_WDR_GAMMA_LUT_07"  width="32" offset="0x2F0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_08" acronym="GLBCE_WDR_GAMMA_LUT_08"  width="32" offset="0x2F4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_09" acronym="GLBCE_WDR_GAMMA_LUT_09"  width="32" offset="0x2F8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_10" acronym="GLBCE_WDR_GAMMA_LUT_10"  width="32" offset="0x2FC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_11" acronym="GLBCE_WDR_GAMMA_LUT_11"  width="32" offset="0x300" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_12" acronym="GLBCE_WDR_GAMMA_LUT_12"  width="32" offset="0x304" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_13" acronym="GLBCE_WDR_GAMMA_LUT_13"  width="32" offset="0x308" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_14" acronym="GLBCE_WDR_GAMMA_LUT_14"  width="32" offset="0x30C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_15" acronym="GLBCE_WDR_GAMMA_LUT_15"  width="32" offset="0x310" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_16" acronym="GLBCE_WDR_GAMMA_LUT_16"  width="32" offset="0x314" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_17" acronym="GLBCE_WDR_GAMMA_LUT_17"  width="32" offset="0x318" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_18" acronym="GLBCE_WDR_GAMMA_LUT_18"  width="32" offset="0x31C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_19" acronym="GLBCE_WDR_GAMMA_LUT_19"  width="32" offset="0x320" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_20" acronym="GLBCE_WDR_GAMMA_LUT_20"  width="32" offset="0x324" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_21" acronym="GLBCE_WDR_GAMMA_LUT_21"  width="32" offset="0x328" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_22" acronym="GLBCE_WDR_GAMMA_LUT_22"  width="32" offset="0x32C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_23" acronym="GLBCE_WDR_GAMMA_LUT_23"  width="32" offset="0x330" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_24" acronym="GLBCE_WDR_GAMMA_LUT_24"  width="32" offset="0x334" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_25" acronym="GLBCE_WDR_GAMMA_LUT_25"  width="32" offset="0x338" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_26" acronym="GLBCE_WDR_GAMMA_LUT_26"  width="32" offset="0x33C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_27" acronym="GLBCE_WDR_GAMMA_LUT_27"  width="32" offset="0x340" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_28" acronym="GLBCE_WDR_GAMMA_LUT_28"  width="32" offset="0x344" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_29" acronym="GLBCE_WDR_GAMMA_LUT_29"  width="32" offset="0x348" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_30" acronym="GLBCE_WDR_GAMMA_LUT_30"  width="32" offset="0x34C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_31" acronym="GLBCE_WDR_GAMMA_LUT_31"  width="32" offset="0x350" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_32" acronym="GLBCE_WDR_GAMMA_LUT_32"  width="32" offset="0x354" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_33" acronym="GLBCE_WDR_GAMMA_LUT_33"  width="32" offset="0x358" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_34" acronym="GLBCE_WDR_GAMMA_LUT_34"  width="32" offset="0x35C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_35" acronym="GLBCE_WDR_GAMMA_LUT_35"  width="32" offset="0x360" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_36" acronym="GLBCE_WDR_GAMMA_LUT_36"  width="32" offset="0x364" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_37" acronym="GLBCE_WDR_GAMMA_LUT_37"  width="32" offset="0x368" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_38" acronym="GLBCE_WDR_GAMMA_LUT_38"  width="32" offset="0x36C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_39" acronym="GLBCE_WDR_GAMMA_LUT_39"  width="32" offset="0x370" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_40" acronym="GLBCE_WDR_GAMMA_LUT_40"  width="32" offset="0x374" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_41" acronym="GLBCE_WDR_GAMMA_LUT_41"  width="32" offset="0x378" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_42" acronym="GLBCE_WDR_GAMMA_LUT_42"  width="32" offset="0x37C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_43" acronym="GLBCE_WDR_GAMMA_LUT_43"  width="32" offset="0x380" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_44" acronym="GLBCE_WDR_GAMMA_LUT_44"  width="32" offset="0x384" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_45" acronym="GLBCE_WDR_GAMMA_LUT_45"  width="32" offset="0x388" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_46" acronym="GLBCE_WDR_GAMMA_LUT_46"  width="32" offset="0x38C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_47" acronym="GLBCE_WDR_GAMMA_LUT_47"  width="32" offset="0x390" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_48" acronym="GLBCE_WDR_GAMMA_LUT_48"  width="32" offset="0x394" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_49" acronym="GLBCE_WDR_GAMMA_LUT_49"  width="32" offset="0x398" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_50" acronym="GLBCE_WDR_GAMMA_LUT_50"  width="32" offset="0x39C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_51" acronym="GLBCE_WDR_GAMMA_LUT_51"  width="32" offset="0x3A0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_52" acronym="GLBCE_WDR_GAMMA_LUT_52"  width="32" offset="0x3A4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_53" acronym="GLBCE_WDR_GAMMA_LUT_53"  width="32" offset="0x3A8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_54" acronym="GLBCE_WDR_GAMMA_LUT_54"  width="32" offset="0x3AC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_55" acronym="GLBCE_WDR_GAMMA_LUT_55"  width="32" offset="0x3B0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_56" acronym="GLBCE_WDR_GAMMA_LUT_56"  width="32" offset="0x3B4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_57" acronym="GLBCE_WDR_GAMMA_LUT_57"  width="32" offset="0x3B8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_58" acronym="GLBCE_WDR_GAMMA_LUT_58"  width="32" offset="0x3BC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_59" acronym="GLBCE_WDR_GAMMA_LUT_59"  width="32" offset="0x3C0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_60" acronym="GLBCE_WDR_GAMMA_LUT_60"  width="32" offset="0x3C4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_61" acronym="GLBCE_WDR_GAMMA_LUT_61"  width="32" offset="0x3C8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_62" acronym="GLBCE_WDR_GAMMA_LUT_62"  width="32" offset="0x3CC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_63" acronym="GLBCE_WDR_GAMMA_LUT_63"  width="32" offset="0x3D0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_64" acronym="GLBCE_WDR_GAMMA_LUT_64"  width="32" offset="0x3D4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_65" acronym="GLBCE_WDR_GAMMA_LUT_65"  width="32" offset="0x3D8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_66" acronym="GLBCE_WDR_GAMMA_LUT_66"  width="32" offset="0x3DC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_67" acronym="GLBCE_WDR_GAMMA_LUT_67"  width="32" offset="0x3E0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_68" acronym="GLBCE_WDR_GAMMA_LUT_68"  width="32" offset="0x3E4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_69" acronym="GLBCE_WDR_GAMMA_LUT_69"  width="32" offset="0x3E8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_70" acronym="GLBCE_WDR_GAMMA_LUT_70"  width="32" offset="0x3EC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_71" acronym="GLBCE_WDR_GAMMA_LUT_71"  width="32" offset="0x3F0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_72" acronym="GLBCE_WDR_GAMMA_LUT_72"  width="32" offset="0x3F4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_73" acronym="GLBCE_WDR_GAMMA_LUT_73"  width="32" offset="0x3F8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_74" acronym="GLBCE_WDR_GAMMA_LUT_74"  width="32" offset="0x3FC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_75" acronym="GLBCE_WDR_GAMMA_LUT_75"  width="32" offset="0x400" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_76" acronym="GLBCE_WDR_GAMMA_LUT_76"  width="32" offset="0x404" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_77" acronym="GLBCE_WDR_GAMMA_LUT_77"  width="32" offset="0x408" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_78" acronym="GLBCE_WDR_GAMMA_LUT_78"  width="32" offset="0x40C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_79" acronym="GLBCE_WDR_GAMMA_LUT_79"  width="32" offset="0x410" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_80" acronym="GLBCE_WDR_GAMMA_LUT_80"  width="32" offset="0x414" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_81" acronym="GLBCE_WDR_GAMMA_LUT_81"  width="32" offset="0x418" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_82" acronym="GLBCE_WDR_GAMMA_LUT_82"  width="32" offset="0x41C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_83" acronym="GLBCE_WDR_GAMMA_LUT_83"  width="32" offset="0x420" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_84" acronym="GLBCE_WDR_GAMMA_LUT_84"  width="32" offset="0x424" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_85" acronym="GLBCE_WDR_GAMMA_LUT_85"  width="32" offset="0x428" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_86" acronym="GLBCE_WDR_GAMMA_LUT_86"  width="32" offset="0x42C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_87" acronym="GLBCE_WDR_GAMMA_LUT_87"  width="32" offset="0x430" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_88" acronym="GLBCE_WDR_GAMMA_LUT_88"  width="32" offset="0x434" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_89" acronym="GLBCE_WDR_GAMMA_LUT_89"  width="32" offset="0x438" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_90" acronym="GLBCE_WDR_GAMMA_LUT_90"  width="32" offset="0x43C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_91" acronym="GLBCE_WDR_GAMMA_LUT_91"  width="32" offset="0x440" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_92" acronym="GLBCE_WDR_GAMMA_LUT_92"  width="32" offset="0x444" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_93" acronym="GLBCE_WDR_GAMMA_LUT_93"  width="32" offset="0x448" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_94" acronym="GLBCE_WDR_GAMMA_LUT_94"  width="32" offset="0x44C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_95" acronym="GLBCE_WDR_GAMMA_LUT_95"  width="32" offset="0x450" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_96" acronym="GLBCE_WDR_GAMMA_LUT_96"  width="32" offset="0x454" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_97" acronym="GLBCE_WDR_GAMMA_LUT_97"  width="32" offset="0x458" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_98" acronym="GLBCE_WDR_GAMMA_LUT_98"  width="32" offset="0x45C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_99" acronym="GLBCE_WDR_GAMMA_LUT_99"  width="32" offset="0x460" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_100" acronym="GLBCE_WDR_GAMMA_LUT_100"  width="32" offset="0x464" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_101" acronym="GLBCE_WDR_GAMMA_LUT_101"  width="32" offset="0x468" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_102" acronym="GLBCE_WDR_GAMMA_LUT_102"  width="32" offset="0x46C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_103" acronym="GLBCE_WDR_GAMMA_LUT_103"  width="32" offset="0x470" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_104" acronym="GLBCE_WDR_GAMMA_LUT_104"  width="32" offset="0x474" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_105" acronym="GLBCE_WDR_GAMMA_LUT_105"  width="32" offset="0x478" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_106" acronym="GLBCE_WDR_GAMMA_LUT_106"  width="32" offset="0x47C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_107" acronym="GLBCE_WDR_GAMMA_LUT_107"  width="32" offset="0x480" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_108" acronym="GLBCE_WDR_GAMMA_LUT_108"  width="32" offset="0x484" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_109" acronym="GLBCE_WDR_GAMMA_LUT_109"  width="32" offset="0x488" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_110" acronym="GLBCE_WDR_GAMMA_LUT_110"  width="32" offset="0x48C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_111" acronym="GLBCE_WDR_GAMMA_LUT_111"  width="32" offset="0x490" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_112" acronym="GLBCE_WDR_GAMMA_LUT_112"  width="32" offset="0x494" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_113" acronym="GLBCE_WDR_GAMMA_LUT_113"  width="32" offset="0x498" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_114" acronym="GLBCE_WDR_GAMMA_LUT_114"  width="32" offset="0x49C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_115" acronym="GLBCE_WDR_GAMMA_LUT_115"  width="32" offset="0x4A0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_116" acronym="GLBCE_WDR_GAMMA_LUT_116"  width="32" offset="0x4A4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_117" acronym="GLBCE_WDR_GAMMA_LUT_117"  width="32" offset="0x4A8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_118" acronym="GLBCE_WDR_GAMMA_LUT_118"  width="32" offset="0x4AC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_119" acronym="GLBCE_WDR_GAMMA_LUT_119"  width="32" offset="0x4B0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_120" acronym="GLBCE_WDR_GAMMA_LUT_120"  width="32" offset="0x4B4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_121" acronym="GLBCE_WDR_GAMMA_LUT_121"  width="32" offset="0x4B8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_122" acronym="GLBCE_WDR_GAMMA_LUT_122"  width="32" offset="0x4BC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_123" acronym="GLBCE_WDR_GAMMA_LUT_123"  width="32" offset="0x4C0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_124" acronym="GLBCE_WDR_GAMMA_LUT_124"  width="32" offset="0x4C4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_125" acronym="GLBCE_WDR_GAMMA_LUT_125"  width="32" offset="0x4C8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_126" acronym="GLBCE_WDR_GAMMA_LUT_126"  width="32" offset="0x4CC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_127" acronym="GLBCE_WDR_GAMMA_LUT_127"  width="32" offset="0x4D0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_128" acronym="GLBCE_WDR_GAMMA_LUT_128"  width="32" offset="0x4D4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_129" acronym="GLBCE_WDR_GAMMA_LUT_129"  width="32" offset="0x4D8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_130" acronym="GLBCE_WDR_GAMMA_LUT_130"  width="32" offset="0x4DC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_131" acronym="GLBCE_WDR_GAMMA_LUT_131"  width="32" offset="0x4E0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_132" acronym="GLBCE_WDR_GAMMA_LUT_132"  width="32" offset="0x4E4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_133" acronym="GLBCE_WDR_GAMMA_LUT_133"  width="32" offset="0x4E8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_134" acronym="GLBCE_WDR_GAMMA_LUT_134"  width="32" offset="0x4EC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_135" acronym="GLBCE_WDR_GAMMA_LUT_135"  width="32" offset="0x4F0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_136" acronym="GLBCE_WDR_GAMMA_LUT_136"  width="32" offset="0x4F4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_137" acronym="GLBCE_WDR_GAMMA_LUT_137"  width="32" offset="0x4F8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_138" acronym="GLBCE_WDR_GAMMA_LUT_138"  width="32" offset="0x4FC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_139" acronym="GLBCE_WDR_GAMMA_LUT_139"  width="32" offset="0x500" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_140" acronym="GLBCE_WDR_GAMMA_LUT_140"  width="32" offset="0x504" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_141" acronym="GLBCE_WDR_GAMMA_LUT_141"  width="32" offset="0x508" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_142" acronym="GLBCE_WDR_GAMMA_LUT_142"  width="32" offset="0x50C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_143" acronym="GLBCE_WDR_GAMMA_LUT_143"  width="32" offset="0x510" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_144" acronym="GLBCE_WDR_GAMMA_LUT_144"  width="32" offset="0x514" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_145" acronym="GLBCE_WDR_GAMMA_LUT_145"  width="32" offset="0x518" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_146" acronym="GLBCE_WDR_GAMMA_LUT_146"  width="32" offset="0x51C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_147" acronym="GLBCE_WDR_GAMMA_LUT_147"  width="32" offset="0x520" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_148" acronym="GLBCE_WDR_GAMMA_LUT_148"  width="32" offset="0x524" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_149" acronym="GLBCE_WDR_GAMMA_LUT_149"  width="32" offset="0x528" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_150" acronym="GLBCE_WDR_GAMMA_LUT_150"  width="32" offset="0x52C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_151" acronym="GLBCE_WDR_GAMMA_LUT_151"  width="32" offset="0x530" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_152" acronym="GLBCE_WDR_GAMMA_LUT_152"  width="32" offset="0x534" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_153" acronym="GLBCE_WDR_GAMMA_LUT_153"  width="32" offset="0x538" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_154" acronym="GLBCE_WDR_GAMMA_LUT_154"  width="32" offset="0x53C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_155" acronym="GLBCE_WDR_GAMMA_LUT_155"  width="32" offset="0x540" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_156" acronym="GLBCE_WDR_GAMMA_LUT_156"  width="32" offset="0x544" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_157" acronym="GLBCE_WDR_GAMMA_LUT_157"  width="32" offset="0x548" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_158" acronym="GLBCE_WDR_GAMMA_LUT_158"  width="32" offset="0x54C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_159" acronym="GLBCE_WDR_GAMMA_LUT_159"  width="32" offset="0x550" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_160" acronym="GLBCE_WDR_GAMMA_LUT_160"  width="32" offset="0x554" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_161" acronym="GLBCE_WDR_GAMMA_LUT_161"  width="32" offset="0x558" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_162" acronym="GLBCE_WDR_GAMMA_LUT_162"  width="32" offset="0x55C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_163" acronym="GLBCE_WDR_GAMMA_LUT_163"  width="32" offset="0x560" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_164" acronym="GLBCE_WDR_GAMMA_LUT_164"  width="32" offset="0x564" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_165" acronym="GLBCE_WDR_GAMMA_LUT_165"  width="32" offset="0x568" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_166" acronym="GLBCE_WDR_GAMMA_LUT_166"  width="32" offset="0x56C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_167" acronym="GLBCE_WDR_GAMMA_LUT_167"  width="32" offset="0x570" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_168" acronym="GLBCE_WDR_GAMMA_LUT_168"  width="32" offset="0x574" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_169" acronym="GLBCE_WDR_GAMMA_LUT_169"  width="32" offset="0x578" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_170" acronym="GLBCE_WDR_GAMMA_LUT_170"  width="32" offset="0x57C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_171" acronym="GLBCE_WDR_GAMMA_LUT_171"  width="32" offset="0x580" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_172" acronym="GLBCE_WDR_GAMMA_LUT_172"  width="32" offset="0x584" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_173" acronym="GLBCE_WDR_GAMMA_LUT_173"  width="32" offset="0x588" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_174" acronym="GLBCE_WDR_GAMMA_LUT_174"  width="32" offset="0x58C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_175" acronym="GLBCE_WDR_GAMMA_LUT_175"  width="32" offset="0x590" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_176" acronym="GLBCE_WDR_GAMMA_LUT_176"  width="32" offset="0x594" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_177" acronym="GLBCE_WDR_GAMMA_LUT_177"  width="32" offset="0x598" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_178" acronym="GLBCE_WDR_GAMMA_LUT_178"  width="32" offset="0x59C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_179" acronym="GLBCE_WDR_GAMMA_LUT_179"  width="32" offset="0x5A0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_180" acronym="GLBCE_WDR_GAMMA_LUT_180"  width="32" offset="0x5A4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_181" acronym="GLBCE_WDR_GAMMA_LUT_181"  width="32" offset="0x5A8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_182" acronym="GLBCE_WDR_GAMMA_LUT_182"  width="32" offset="0x5AC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_183" acronym="GLBCE_WDR_GAMMA_LUT_183"  width="32" offset="0x5B0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_184" acronym="GLBCE_WDR_GAMMA_LUT_184"  width="32" offset="0x5B4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_185" acronym="GLBCE_WDR_GAMMA_LUT_185"  width="32" offset="0x5B8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_186" acronym="GLBCE_WDR_GAMMA_LUT_186"  width="32" offset="0x5BC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_187" acronym="GLBCE_WDR_GAMMA_LUT_187"  width="32" offset="0x5C0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_188" acronym="GLBCE_WDR_GAMMA_LUT_188"  width="32" offset="0x5C4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_189" acronym="GLBCE_WDR_GAMMA_LUT_189"  width="32" offset="0x5C8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_190" acronym="GLBCE_WDR_GAMMA_LUT_190"  width="32" offset="0x5CC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_191" acronym="GLBCE_WDR_GAMMA_LUT_191"  width="32" offset="0x5D0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_192" acronym="GLBCE_WDR_GAMMA_LUT_192"  width="32" offset="0x5D4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_193" acronym="GLBCE_WDR_GAMMA_LUT_193"  width="32" offset="0x5D8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_194" acronym="GLBCE_WDR_GAMMA_LUT_194"  width="32" offset="0x5DC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_195" acronym="GLBCE_WDR_GAMMA_LUT_195"  width="32" offset="0x5E0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_196" acronym="GLBCE_WDR_GAMMA_LUT_196"  width="32" offset="0x5E4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_197" acronym="GLBCE_WDR_GAMMA_LUT_197"  width="32" offset="0x5E8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_198" acronym="GLBCE_WDR_GAMMA_LUT_198"  width="32" offset="0x5EC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_199" acronym="GLBCE_WDR_GAMMA_LUT_199"  width="32" offset="0x5F0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_200" acronym="GLBCE_WDR_GAMMA_LUT_200"  width="32" offset="0x5F4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_201" acronym="GLBCE_WDR_GAMMA_LUT_201"  width="32" offset="0x5F8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_202" acronym="GLBCE_WDR_GAMMA_LUT_202"  width="32" offset="0x5FC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_203" acronym="GLBCE_WDR_GAMMA_LUT_203"  width="32" offset="0x600" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_204" acronym="GLBCE_WDR_GAMMA_LUT_204"  width="32" offset="0x604" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_205" acronym="GLBCE_WDR_GAMMA_LUT_205"  width="32" offset="0x608" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_206" acronym="GLBCE_WDR_GAMMA_LUT_206"  width="32" offset="0x60C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_207" acronym="GLBCE_WDR_GAMMA_LUT_207"  width="32" offset="0x610" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_208" acronym="GLBCE_WDR_GAMMA_LUT_208"  width="32" offset="0x614" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_209" acronym="GLBCE_WDR_GAMMA_LUT_209"  width="32" offset="0x618" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_210" acronym="GLBCE_WDR_GAMMA_LUT_210"  width="32" offset="0x61C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_211" acronym="GLBCE_WDR_GAMMA_LUT_211"  width="32" offset="0x620" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_212" acronym="GLBCE_WDR_GAMMA_LUT_212"  width="32" offset="0x624" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_213" acronym="GLBCE_WDR_GAMMA_LUT_213"  width="32" offset="0x628" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_214" acronym="GLBCE_WDR_GAMMA_LUT_214"  width="32" offset="0x62C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_215" acronym="GLBCE_WDR_GAMMA_LUT_215"  width="32" offset="0x630" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_216" acronym="GLBCE_WDR_GAMMA_LUT_216"  width="32" offset="0x634" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_217" acronym="GLBCE_WDR_GAMMA_LUT_217"  width="32" offset="0x638" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_218" acronym="GLBCE_WDR_GAMMA_LUT_218"  width="32" offset="0x63C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_219" acronym="GLBCE_WDR_GAMMA_LUT_219"  width="32" offset="0x640" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_220" acronym="GLBCE_WDR_GAMMA_LUT_220"  width="32" offset="0x644" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_221" acronym="GLBCE_WDR_GAMMA_LUT_221"  width="32" offset="0x648" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_222" acronym="GLBCE_WDR_GAMMA_LUT_222"  width="32" offset="0x64C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_223" acronym="GLBCE_WDR_GAMMA_LUT_223"  width="32" offset="0x650" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_224" acronym="GLBCE_WDR_GAMMA_LUT_224"  width="32" offset="0x654" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_225" acronym="GLBCE_WDR_GAMMA_LUT_225"  width="32" offset="0x658" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_226" acronym="GLBCE_WDR_GAMMA_LUT_226"  width="32" offset="0x65C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_227" acronym="GLBCE_WDR_GAMMA_LUT_227"  width="32" offset="0x660" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_228" acronym="GLBCE_WDR_GAMMA_LUT_228"  width="32" offset="0x664" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_229" acronym="GLBCE_WDR_GAMMA_LUT_229"  width="32" offset="0x668" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_230" acronym="GLBCE_WDR_GAMMA_LUT_230"  width="32" offset="0x66C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_231" acronym="GLBCE_WDR_GAMMA_LUT_231"  width="32" offset="0x670" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_232" acronym="GLBCE_WDR_GAMMA_LUT_232"  width="32" offset="0x674" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_233" acronym="GLBCE_WDR_GAMMA_LUT_233"  width="32" offset="0x678" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_234" acronym="GLBCE_WDR_GAMMA_LUT_234"  width="32" offset="0x67C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_235" acronym="GLBCE_WDR_GAMMA_LUT_235"  width="32" offset="0x680" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_236" acronym="GLBCE_WDR_GAMMA_LUT_236"  width="32" offset="0x684" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_237" acronym="GLBCE_WDR_GAMMA_LUT_237"  width="32" offset="0x688" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_238" acronym="GLBCE_WDR_GAMMA_LUT_238"  width="32" offset="0x68C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_239" acronym="GLBCE_WDR_GAMMA_LUT_239"  width="32" offset="0x690" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_240" acronym="GLBCE_WDR_GAMMA_LUT_240"  width="32" offset="0x694" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_241" acronym="GLBCE_WDR_GAMMA_LUT_241"  width="32" offset="0x698" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_242" acronym="GLBCE_WDR_GAMMA_LUT_242"  width="32" offset="0x69C" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_243" acronym="GLBCE_WDR_GAMMA_LUT_243"  width="32" offset="0x6A0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_244" acronym="GLBCE_WDR_GAMMA_LUT_244"  width="32" offset="0x6A4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_245" acronym="GLBCE_WDR_GAMMA_LUT_245"  width="32" offset="0x6A8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_246" acronym="GLBCE_WDR_GAMMA_LUT_246"  width="32" offset="0x6AC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_247" acronym="GLBCE_WDR_GAMMA_LUT_247"  width="32" offset="0x6B0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_248" acronym="GLBCE_WDR_GAMMA_LUT_248"  width="32" offset="0x6B4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_249" acronym="GLBCE_WDR_GAMMA_LUT_249"  width="32" offset="0x6B8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_250" acronym="GLBCE_WDR_GAMMA_LUT_250"  width="32" offset="0x6BC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_251" acronym="GLBCE_WDR_GAMMA_LUT_251"  width="32" offset="0x6C0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_252" acronym="GLBCE_WDR_GAMMA_LUT_252"  width="32" offset="0x6C4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_253" acronym="GLBCE_WDR_GAMMA_LUT_253"  width="32" offset="0x6C8" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_254" acronym="GLBCE_WDR_GAMMA_LUT_254"  width="32" offset="0x6CC" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_255" acronym="GLBCE_WDR_GAMMA_LUT_255"  width="32" offset="0x6D0" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_WDR_GAMMA_LUT_256" acronym="GLBCE_WDR_GAMMA_LUT_256"  width="32" offset="0x6D4" description="Frontend WDR LUT"   >
		<bitfield id="VAL" rwaccess="RW" description="LUT Value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_TILE_OUT_POS" acronym="GLBCE_TILE_OUT_POS"  width="32" offset="0x6D8" description="Tile processing signals "   >
		<bitfield id="LEFT" rwaccess="RW" description="Tile Left position" end="0" begin="15" width="16" page="0" />
		<bitfield id="TOP" rwaccess="RW" description="Tile Top position" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_TILE_OUT_SIZE" acronym="GLBCE_TILE_OUT_SIZE"  width="32" offset="0x6E0" description="Tile processing signals "   >
		<bitfield id="WIDTH" rwaccess="RW" description="Tile Width" end="0" begin="15" width="16" page="0" />
		<bitfield id="HEIGHT" rwaccess="RW" description="Tile Height" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="GLBCE_TILE_CONTROL" acronym="GLBCE_TILE_CONTROL"  width="32" offset="0x6E8" description="Tile Processing Control register"   >
		<bitfield id="ENABLE" rwaccess="RW" description="Tile processing Enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="1" begin="1" width="1" page="0" />
		<bitfield id="UPDATE_DSABLE" rwaccess="RW" description="Statistics update disable" end="2" begin="2" width="1" page="0" />
		<bitfield id="COLLECTION_DISABLE" rwaccess="RW" description="Statistics collection disable" end="3" begin="3" width="1" page="0" />
		<bitfield id="LAST" rwaccess="RW" description="Last time" end="4" begin="4" width="1" page="0" />
		<bitfield id="RESERVED2" rwaccess="RO" description="reserved" end="5" begin="14" width="10" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="15" begin="31" width="17" page="0" />
	</register>
	<register id="GLBCE_OUTPUT_FLAGS" acronym="GLBCE_OUTPUT_FLAGS"  width="32" offset="0x6EC" description="Tile status register"   >
		<bitfield id="TILE_STATUS" rwaccess="RO" description="Tile Status" end="0" begin="15" width="16" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="statmem" acronym="statmem"  width="32" offset="0x0" description=" odd and even banks are combined for one 32-bit access"   >
		<bitfield id="EVEN" rwaccess="RW" description="Even bank" end="0" begin="15" width="16" page="0" />
		<bitfield id="ODD" rwaccess="RW" description="Odd bank" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="LUT" acronym="LUT"  width="32" offset="0x0" description="The LUT table contains the information used to reduce the pixle width to 12 from 13-16"   >
		<bitfield id="lut_entry_lo" rwaccess="RW" description="The lower LUT entry n+0." end="0" begin="11" width="12" page="0" />
		<bitfield id="lut_entry_hi" rwaccess="RW" description="The upper LUT entry n+1." end="16" begin="27" width="12" page="0" />
	</register>
	<register id="CFG_0" acronym="CFG_0"  width="32" offset="0x1004" description="The Control Register controls the input width and height of the module. "   >
		<bitfield id="width" rwaccess="RW" description="Width of the input image" end="0" begin="12" width="13" page="0" />
		<bitfield id="height" rwaccess="RW" description="Height of the input image" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="CFG_1" acronym="CFG_1"  width="32" offset="0x1008" description="The Control Register identifies the bit width of the input image "   >
		<bitfield id="bitWidth" rwaccess="RW" description="BitWidth of the input image, values greater than 16 will be treated as 16 and values less than 12 will be treated as 12." end="0" begin="4" width="5" page="0" />
		<bitfield id="lut_enable" rwaccess="RW" description="0->Use shift(bitwidth-12) ,1->Use LUT " end="5" begin="5" width="1" page="0" />
		<bitfield id="bypass_core0" rwaccess="RW" description="Setting the ~ibypass_core0 bit will bypass filtering operation, output = input" end="8" begin="8" width="1" page="0" />
		<bitfield id="bypass_core1" rwaccess="RW" description="Setting the ~ibypass_core1 bit will bypass filtering operation, output = input" end="9" begin="9" width="1" page="0" />
		<bitfield id="bypass_core2" rwaccess="RW" description="Setting the ~ibypass_core2 bit will bypass filtering operation, output = input" end="10" begin="10" width="1" page="0" />
		<bitfield id="bypass_core3" rwaccess="RW" description="Setting the ~ibypass_core3 bit will bypass filtering operation, output = input" end="11" begin="11" width="1" page="0" />
	</register>
	<register id="GRAD_CFG" acronym="GRAD_CFG"  width="32" offset="0x1D8C" description="Gradient configuration for all 4 cores "   >
		<bitfield id="BitmaskSelCore0" rwaccess="RW" description="Core-0 Bitmask Select (0: Set-0 , 1: Set-1)" end="0" begin="0" width="1" page="0" />
		<bitfield id="BlendModeCore0" rwaccess="RW" description="Core-0 Blend (0:Input-0, 1: Input0/1, 2: Input 0/1/2, 3 : Adaptive Input0/1/2 )" end="1" begin="2" width="2" page="0" />
		<bitfield id="BitmaskSelCore1" rwaccess="RW" description="Core-1 Bitmask Select (0: Set-0 , 1: Set-1)" end="8" begin="8" width="1" page="0" />
		<bitfield id="BlendModeCore1" rwaccess="RW" description="Core-1 Blend (0:Input-0, 1: Input0/1, 2: Input 0/1/2, 3 : Adaptive Input0/1/2 )" end="9" begin="10" width="2" page="0" />
		<bitfield id="BitmaskSelCore2" rwaccess="RW" description="Core-2 Bitmask Select (0: Set-0 , 1: Set-1)" end="16" begin="16" width="1" page="0" />
		<bitfield id="BlendModeCore2" rwaccess="RW" description="Core-2 Blend (0:Input-0, 1: Input0/1, 2: Input 0/1/2, 3 : Adaptive Input0/1/2 )" end="17" begin="18" width="2" page="0" />
		<bitfield id="BitmaskSelCore3" rwaccess="RW" description="Core-3 Bitmask Select (0: Set-0 , 1: Set-1)" end="24" begin="24" width="1" page="0" />
		<bitfield id="BlendModeCore3" rwaccess="RW" description="Core-3 Blend (0:Input-0, 1: Input0/1, 2: Input 0/1/2, 3 : Adaptive Input0/1/2 )" end="25" begin="26" width="2" page="0" />
	</register>
	<register id="SET0_GRAD_HZ" acronym="SET0_GRAD_HZ"  width="32" offset="0x1D90" description="Gradient Bitfield selector, Set-0 for Horizontal "   >
		<bitfield id="Phase0" rwaccess="RW" description="Bitfield selector for Phase-0" end="0" begin="7" width="8" page="0" />
		<bitfield id="Phase1" rwaccess="RW" description="Bitfield selector for Phase-1" end="8" begin="15" width="8" page="0" />
		<bitfield id="Phase2" rwaccess="RW" description="Bitfield selector for Phase-2" end="16" begin="23" width="8" page="0" />
		<bitfield id="Phase3" rwaccess="RW" description="Bitfield selector for Phase-3" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="SET0_GRAD_VT" acronym="SET0_GRAD_VT"  width="32" offset="0x1D94" description="Gradient Bitfield selector, Set-0 for Vertical   "   >
		<bitfield id="Phase0" rwaccess="RW" description="Bitfield selector for Phase-0" end="0" begin="7" width="8" page="0" />
		<bitfield id="Phase1" rwaccess="RW" description="Bitfield selector for Phase-1" end="8" begin="15" width="8" page="0" />
		<bitfield id="Phase2" rwaccess="RW" description="Bitfield selector for Phase-2" end="16" begin="23" width="8" page="0" />
		<bitfield id="Phase3" rwaccess="RW" description="Bitfield selector for Phase-3" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="SET0_INTENSITY0" acronym="SET0_INTENSITY0"  width="32" offset="0x1D98" description="Intensity Bitfield selector and shift  for phase0/1  "   >
		<bitfield id="Bitfield_Ph0" rwaccess="RW" description="Intensity Bitfield selector for Phase-0" end="0" begin="3" width="4" page="0" />
		<bitfield id="Shift_Ph0" rwaccess="RW" description="Intensity shift for Phase-0" end="12" begin="14" width="3" page="0" />
		<bitfield id="Bitfield_Ph1" rwaccess="RW" description="Intensity Bitfield selector for Phase-1" end="16" begin="19" width="4" page="0" />
		<bitfield id="Shift_Ph1" rwaccess="RW" description="Intensity shift for Phase-1" end="28" begin="30" width="3" page="0" />
	</register>
	<register id="SET0_INTENSITY1" acronym="SET0_INTENSITY1"  width="32" offset="0x1D9C" description="Intensity Bitfield selector and shift  for phase2/3  "   >
		<bitfield id="Bitfield_Ph2" rwaccess="RW" description="Intensity Bitfield selector for Phase-2" end="0" begin="3" width="4" page="0" />
		<bitfield id="Shift_Ph2" rwaccess="RW" description="Intensity shift for Phase-2" end="12" begin="14" width="3" page="0" />
		<bitfield id="Bitfield_Ph3" rwaccess="RW" description="Intensity Bitfield selector for Phase-3" end="16" begin="19" width="4" page="0" />
		<bitfield id="Shift_Ph3" rwaccess="RW" description="Intensity shift for Phase-3" end="28" begin="30" width="3" page="0" />
	</register>
	<register id="SET1_GRAD_HZ" acronym="SET1_GRAD_HZ"  width="32" offset="0x1DA0" description="Gradient Bitfield selector, Set-1 for Horizontal "   >
		<bitfield id="Phase0" rwaccess="RW" description="Bitfield selector for Phase-0" end="0" begin="7" width="8" page="0" />
		<bitfield id="Phase1" rwaccess="RW" description="Bitfield selector for Phase-1" end="8" begin="15" width="8" page="0" />
		<bitfield id="Phase2" rwaccess="RW" description="Bitfield selector for Phase-2" end="16" begin="23" width="8" page="0" />
		<bitfield id="Phase3" rwaccess="RW" description="Bitfield selector for Phase-3" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="SET1_GRAD_VT" acronym="SET1_GRAD_VT"  width="32" offset="0x1DA4" description="Gradient Bitfield selector, Set-1 for Vertical   "   >
		<bitfield id="Phase0" rwaccess="RW" description="Bitfield selector for Phase-0" end="0" begin="7" width="8" page="0" />
		<bitfield id="Phase1" rwaccess="RW" description="Bitfield selector for Phase-1" end="8" begin="15" width="8" page="0" />
		<bitfield id="Phase2" rwaccess="RW" description="Bitfield selector for Phase-2" end="16" begin="23" width="8" page="0" />
		<bitfield id="Phase3" rwaccess="RW" description="Bitfield selector for Phase-3" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="SET1_INTENSITY0" acronym="SET1_INTENSITY0"  width="32" offset="0x1DA8" description="Intensity Bitfield selector and shift  for phase0/1  "   >
		<bitfield id="Bitfield_Ph0" rwaccess="RW" description="Intensity Bitfield selector for Phase-0" end="0" begin="3" width="4" page="0" />
		<bitfield id="Shift_Ph0" rwaccess="RW" description="Intensity shift for Phase-0" end="12" begin="14" width="3" page="0" />
		<bitfield id="Bitfield_Ph1" rwaccess="RW" description="Intensity Bitfield selector for Phase-1" end="16" begin="19" width="4" page="0" />
		<bitfield id="Shift_Ph1" rwaccess="RW" description="Intensity shift for Phase-1" end="28" begin="30" width="3" page="0" />
	</register>
	<register id="SET1_INTENSITY1" acronym="SET1_INTENSITY1"  width="32" offset="0x1DAC" description="Intensity Bitfield selector and shift  for phase2/3  "   >
		<bitfield id="Bitfield_Ph2" rwaccess="RW" description="Intensity Bitfield selector for Phase-2" end="0" begin="3" width="4" page="0" />
		<bitfield id="Shift_Ph2" rwaccess="RW" description="Intensity shift for Phase-2" end="12" begin="14" width="3" page="0" />
		<bitfield id="Bitfield_Ph3" rwaccess="RW" description="Intensity Bitfield selector for Phase-3" end="16" begin="19" width="4" page="0" />
		<bitfield id="Shift_Ph3" rwaccess="RW" description="Intensity shift for Phase-3" end="28" begin="30" width="3" page="0" />
	</register>
	<register id="SET0_THR0_1" acronym="SET0_THR0_1"  width="32" offset="0x1DB0" description=" Set0 Thr0_1 for H/V Grad difference"   >
		<bitfield id="Thr_0" rwaccess="RW" description="H/V Grad diff Threshold_0" end="0" begin="15" width="16" page="0" />
		<bitfield id="Thr_1" rwaccess="RW" description="H/V Grad diff Threshold_1" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="SET0_THR2_3" acronym="SET0_THR2_3"  width="32" offset="0x1DB4" description=" Set0 Thr2_3 for H/V Grad difference"   >
		<bitfield id="Thr_2" rwaccess="RW" description="H/V Grad diff Threshold_2" end="0" begin="15" width="16" page="0" />
		<bitfield id="Thr_3" rwaccess="RW" description="H/V Grad diff Threshold_3" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="SET0_THR4_5" acronym="SET0_THR4_5"  width="32" offset="0x1DB8" description=" Set0 Thr4_5 for H/V Grad difference"   >
		<bitfield id="Thr_4" rwaccess="RW" description="H/V Grad diff Threshold_4" end="0" begin="15" width="16" page="0" />
		<bitfield id="Thr_5" rwaccess="RW" description="H/V Grad diff Threshold_5" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="SET0_THR6" acronym="SET0_THR6"  width="32" offset="0x1DBC" description=" Set0 Thr6 for H/V Grad difference"   >
		<bitfield id="Thr_6" rwaccess="RW" description="H/V Grad diff Threshold_6" end="0" begin="15" width="16" page="0" />
	</register>
	<register id="SET1_THR0_1" acronym="SET1_THR0_1"  width="32" offset="0x1DC0" description=" Set1 Thr0_1 for H/V Grad difference"   >
		<bitfield id="Thr_0" rwaccess="RW" description="H/V Grad diff Threshold_0" end="0" begin="15" width="16" page="0" />
		<bitfield id="Thr_1" rwaccess="RW" description="H/V Grad diff Threshold_1" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="SET1_THR2_3" acronym="SET1_THR2_3"  width="32" offset="0x1DC4" description=" Set1 Thr2_3 for H/V Grad difference"   >
		<bitfield id="Thr_2" rwaccess="RW" description="H/V Grad diff Threshold_2" end="0" begin="15" width="16" page="0" />
		<bitfield id="Thr_3" rwaccess="RW" description="H/V Grad diff Threshold_3" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="SET1_THR4_5" acronym="SET1_THR4_5"  width="32" offset="0x1DC8" description=" Set1 Thr4_5 for H/V Grad difference"   >
		<bitfield id="Thr_4" rwaccess="RW" description="H/V Grad diff Threshold_4" end="0" begin="15" width="16" page="0" />
		<bitfield id="Thr_5" rwaccess="RW" description="H/V Grad diff Threshold_5" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="SET1_THR6" acronym="SET1_THR6"  width="32" offset="0x1DCC" description=" Set1 Thr6 for H/V Grad difference"   >
		<bitfield id="Thr_6" rwaccess="RW" description="H/V Grad diff Threshold_6" end="0" begin="15" width="16" page="0" />
	</register>
	<register id="INT_STATUS" acronym="INT_STATUS"  width="32" offset="0x1DD0" description="Status/clear register for flexcfa interrupts"   >
		<bitfield id="lut_cfg_err" rwaccess="RW" description="status/clear for error on LUT cfg, set when software accesses LUT during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." end="0" begin="0" width="1" page="0" />
		<bitfield id="cfa_pix_err" rwaccess="RW" description="status/clear for error on line array, set when software accesses pixel array during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." end="1" begin="1" width="1" page="0" />
		<bitfield id="cfa_mmr_err" rwaccess="RW" description="status/clear for error writes to the FIR Filter MMRs during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." end="2" begin="2" width="1" page="0" />
	</register>
	<register id="DEBUG_CTL" acronym="DEBUG_CTL"  width="32" offset="0x2000" description="Enable for different debug events"   >
		<bitfield id="dbg_en" rwaccess="RW" description="Enable debug features, set to '0' to disable all debug events" end="0" begin="0" width="1" page="0" />
		<bitfield id="sol_en" rwaccess="RW" description="Enable for sol event" end="1" begin="1" width="1" page="0" />
		<bitfield id="sof_en" rwaccess="RW" description="Enable for sof event" end="2" begin="2" width="1" page="0" />
	</register>
	<register id="DEBUG_STATUS" acronym="DEBUG_STATUS"  width="32" offset="0x2004" description="Set/Clear for debug events"   >
		<bitfield id="sol_event" rwaccess="RW" description="Status/Clear for sol  event, write '1' to clear" end="1" begin="1" width="1" page="0" />
		<bitfield id="sof_event" rwaccess="RW" description="Status/Clear for sof  event, write '1' to clear" end="2" begin="2" width="1" page="0" />
	</register>
	<register id="LINE_SEL" acronym="LINE_SEL"  width="32" offset="0x2008" description="Selector for which line memory is read or written"   >
		<bitfield id="line_selector" rwaccess="RW" description="Selects which line is read or written from the line memory array.  The current line is updated at Start-Of-Line, so if the memory is read during a line that is being written, the data for the current_line will contain the new data for this current_line as well as old data from current_line - 5 that has not been overridden yet. If the current_line is the first few lines of a frame, the other lines will be from the end of the previous frame.  '0' = current line written, '1' = current line - 1, 2 = current line - 2, 3 = current line - 3, 4 = current line - 4." end="0" begin="2" width="3" page="0" />
	</register>
	<register id="PIXEL_RAM" acronym="PIXEL_RAM"  width="32" offset="0x4000" description="The pixel RAM contains the array of 12 bit pixels stored and used by the CFA logic. Pixels are 16 bit aligned. Pixels can only be written two at a time."   >
		<bitfield id="PIXEL_LO" rwaccess="RW" description="The 12 bit pixel data for the selected line lower pixel 'n'" end="0" begin="11" width="12" page="0" />
		<bitfield id="PIXEL_HI" rwaccess="RW" description="The 12 bit pixel data for the selected line upper pixel 'n+1'" end="16" begin="27" width="12" page="0" />
	</register>
	<register id="CFG_0" acronym="CFG_0"  width="32" offset="0x0" description="The Control Register controls the input width and height of the module. "   >
		<bitfield id="width" rwaccess="RW" description="Width of the input image" end="0" begin="12" width="13" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="height" rwaccess="RW" description="Height of the input image" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="CFG_1" acronym="CFG_1"  width="32" offset="0x4" description="Configuration Register for top level data flow"   >
		<bitfield id="MuxC1_4" rwaccess="RW" description="Mux for selecting C input (0:C0, 1:C1, 2:C2, 3:C3)" end="0" begin="1" width="2" page="0" />
		<bitfield id="MuxY12_Out" rwaccess="RW" description="Mux for Y-12 Output (0:MuxC1_4, 1:RGB2YUV, 2:RGB2HSV, 3:C1 enable)" end="2" begin="3" width="2" page="0" />
		<bitfield id="MuxY8_Out" rwaccess="RW" description="Mux for Y-8  Output (0:MuxC1_4, 1:RGB2YUV, 2:RGB2HSV)" end="4" begin="5" width="2" page="0" />
		<bitfield id="MuxRGBHSV" rwaccess="RW" description="Input Select for RGBHSV (0:In after Contrast,1: In before Contrast)" end="6" begin="6" width="1" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="7" begin="10" width="4" page="0" />
		<bitfield id="Y12OutEn" rwaccess="RW" description="'0': Disable Y12 output, '1': Enable Y12 output " end="11" begin="11" width="1" page="0" />
		<bitfield id="C12OutEn" rwaccess="RW" description="'0': Disable all , '1': C12 enable, '2': C1 enable " end="12" begin="13" width="2" page="0" />
		<bitfield id="Y8R8OutEn" rwaccess="RW" description="'0': Disable all , '1': Y8 enable, 2:R8 enable, 3:C2 enable " end="14" begin="15" width="2" page="0" />
		<bitfield id="C8G8OutEn" rwaccess="RW" description="'0': Disable All , '1': C8 enable, 2:G8 enable, 3:C3 enable " end="16" begin="17" width="2" page="0" />
		<bitfield id="S8B8OutEn" rwaccess="RW" description="'0': Disable All , '1': S8 enable, 2:B8 enable, 3:C4 enable " end="18" begin="19" width="2" page="0" />
		<bitfield id="rsvd_2" rwaccess="RO" description="reserved" end="20" begin="23" width="4" page="0" />
		<bitfield id="MuxRGBHSV_H1" rwaccess="RW" description="Mux for S/V calculation (0:Select R,1: Select Min(RGB))" end="24" begin="24" width="1" page="0" />
		<bitfield id="MuxRGBHSV_H2" rwaccess="RW" description="Mux for S/V calculation (0:Select B,1: Select Max(RGB))" end="25" begin="25" width="1" page="0" />
		<bitfield id="MuxRGBHSV_Mux_V" rwaccess="RW" description="Mux for V calculation (0:Select non WB corrected data ,1: Select WB corrected data)" end="26" begin="26" width="1" page="0" />
		<bitfield id="Chroma_Mode" rwaccess="RW" description="Mux for 422/420 (0:420 Chroma ,1: 422 Chroma)" end="27" begin="27" width="1" page="0" />
		<bitfield id="rsvd_3" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="CFG_2" acronym="CFG_2"  width="32" offset="0x8" description="Configuration Register-2 "   >
		<bitfield id="C8LutEn" rwaccess="RW" description="'1':Use LUT, '0':Use shift" end="0" begin="0" width="1" page="0" />
		<bitfield id="Y8LutEn" rwaccess="RW" description="'1':Use LUT, '0':Use shift" end="1" begin="1" width="1" page="0" />
		<bitfield id="RGB8LutEn" rwaccess="RW" description="'1':Use LUT, '0':Use shift" end="2" begin="2" width="1" page="0" />
		<bitfield id="SATLutEn" rwaccess="RW" description="'1':Use LUT, '0':Use shift" end="3" begin="3" width="1" page="0" />
		<bitfield id="HSVSatDivMode" rwaccess="RW" description="0:One, 1:Max(RGB), 2: 4095 -V, 3:Sum(RGB)" end="4" begin="5" width="2" page="0" />
		<bitfield id="HSVSatMode" rwaccess="RW" description="0:Max(RGB) - Min(RGB), 1:Sum(RGB) - Min(RGB)" end="6" begin="6" width="1" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="7" begin="7" width="1" page="0" />
		<bitfield id="ContrastEn" rwaccess="RW" description="0:Disable, 1: Enable Contrast" end="8" begin="8" width="1" page="0" />
		<bitfield id="ContrastBitClip" rwaccess="RW" description="Clip Value set as 2^ContrastBitClip -1" end="9" begin="12" width="4" page="0" />
		<bitfield id="Y8inBitWidth" rwaccess="RW" description="Bitwidth of input to 12to8 module (Y8) for shift(Program as 12 or lower)" end="13" begin="16" width="4" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="17" begin="31" width="15" page="0" />
	</register>
	<register id="CFG_Hist_1" acronym="CFG_Hist_1"  width="32" offset="0xC" description="Configuration-1 Register for histogram "   >
		<bitfield id="HistEn" rwaccess="RW" description="Enable bit for histogram" end="0" begin="0" width="1" page="0" />
		<bitfield id="HistStartX" rwaccess="RW" description="X Start  for Histogram ROI, should be even" end="1" begin="13" width="13" page="0" />
		<bitfield id="bank" rwaccess="RW" description="bank select for Histogram" end="14" begin="14" width="1" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="15" begin="15" width="1" page="0" />
		<bitfield id="HistStartY" rwaccess="RW" description="Y Start  for Histogram ROI, should be >= 1" end="16" begin="28" width="13" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="CFG_Hist_2" acronym="CFG_Hist_2"  width="32" offset="0x10" description="Configuration-2 Register for histogram "   >
		<bitfield id="HistSizeX" rwaccess="RW" description="X Size (Width) for Histogram ROI, should be > 256 and even" end="0" begin="12" width="13" page="0" />
		<bitfield id="HistMode" rwaccess="RW" description="Histogram Mode(0:Col-0(R),1:Col-1(G),2:Col-2(B),3:MuxC1_4,4:R+2G+B/4 )" end="13" begin="15" width="3" page="0" />
		<bitfield id="HistSizeY" rwaccess="RW" description="Y Size (Height) for Histogram ROI" end="16" begin="28" width="13" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="CCM_W0_0_1" acronym="CCM_W0_0_1"  width="32" offset="0x14" description="CCM Weights for Row0"   >
		<bitfield id="W_0" rwaccess="RW" description="Weight W_00 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="W_1" rwaccess="RW" description="Weight W_01 : (S12 b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="CCM_W0_2_3" acronym="CCM_W0_2_3"  width="32" offset="0x18" description="CCM Weights for Row0"   >
		<bitfield id="W_2" rwaccess="RW" description="Weight W_02 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="W_3" rwaccess="RW" description="Weight W_03 : (S12 b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="CCM_OFFSET_0" acronym="CCM_OFFSET_0"  width="32" offset="0x1C" description="CCM OFFSET for Row0"   >
		<bitfield id="OFFSET_0" rwaccess="RW" description="OFFSET_0 : (S13 b)" end="0" begin="12" width="13" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="13" begin="31" width="19" page="0" />
	</register>
	<register id="CCM_W1_0_1" acronym="CCM_W1_0_1"  width="32" offset="0x20" description="CCM Weights for Row1"   >
		<bitfield id="W_0" rwaccess="RW" description="Weight W_10 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="W_1" rwaccess="RW" description="Weight W_11 : (S12 b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="CCM_W1_2_3" acronym="CCM_W1_2_3"  width="32" offset="0x24" description="CCM Weights for Row1"   >
		<bitfield id="W_2" rwaccess="RW" description="Weight W_12 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="W_3" rwaccess="RW" description="Weight W_13 : (S12 b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="CCM_OFFSET_1" acronym="CCM_OFFSET_1"  width="32" offset="0x28" description="CCM OFFSET for Row1"   >
		<bitfield id="OFFSET_1" rwaccess="RW" description="OFFSET_1 : (S13 b)" end="0" begin="12" width="13" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="13" begin="31" width="19" page="0" />
	</register>
	<register id="CCM_W2_0_1" acronym="CCM_W2_0_1"  width="32" offset="0x2C" description="CCM Weights for Row2"   >
		<bitfield id="W_0" rwaccess="RW" description="Weight W_20 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="W_1" rwaccess="RW" description="Weight W_21 : (S12 b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="CCM_W2_2_3" acronym="CCM_W2_2_3"  width="32" offset="0x30" description="CCM Weights for Row2"   >
		<bitfield id="W_2" rwaccess="RW" description="Weight W_22 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="W_3" rwaccess="RW" description="Weight W_23 : (S12 b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="CCM_OFFSET_2" acronym="CCM_OFFSET_2"  width="32" offset="0x34" description="CCM OFFSET for Row2"   >
		<bitfield id="OFFSET_2" rwaccess="RW" description="OFFSET_2 : (S13 b)" end="0" begin="12" width="13" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="13" begin="31" width="19" page="0" />
	</register>
	<register id="RGBYUV_W01" acronym="RGBYUV_W01"  width="32" offset="0x38" description="Weight/Offset for Row0"   >
		<bitfield id="W_01" rwaccess="RW" description="Weight W_01 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="W_02" rwaccess="RW" description="Weight W_02 : (S12 b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="RGBYUV_W02" acronym="RGBYUV_W02"  width="32" offset="0x3C" description="Weight/Offset for Row0"   >
		<bitfield id="W_03" rwaccess="RW" description="Weight W_03 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="Offset_0" rwaccess="RW" description="Offset_0 : (S13b)" end="16" begin="28" width="13" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="RGBYUV_W11" acronym="RGBYUV_W11"  width="32" offset="0x40" description="Weight/Offset for Row1"   >
		<bitfield id="W_11" rwaccess="RW" description="Weight W_11 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="W_12" rwaccess="RW" description="Weight W_12 : (S12 b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="RGBYUV_W12" acronym="RGBYUV_W12"  width="32" offset="0x44" description="Weight/Offset for Row1"   >
		<bitfield id="W_13" rwaccess="RW" description="Weight W_13 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="Offset_1" rwaccess="RW" description="Offset_1 : (S13b)" end="16" begin="28" width="13" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="RGBYUV_W21" acronym="RGBYUV_W21"  width="32" offset="0x48" description="Weight/Offset for Row2"   >
		<bitfield id="W_21" rwaccess="RW" description="Weight W_21 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="W_22" rwaccess="RW" description="Weight W_22 : (S12 b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="RGBYUV_W22" acronym="RGBYUV_W22"  width="32" offset="0x4C" description="Weight/Offset for Row2"   >
		<bitfield id="W_23" rwaccess="RW" description="Weight W_23 : (S12 b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="Offset_2" rwaccess="RW" description="Offset_2 : (S13b)" end="16" begin="28" width="13" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="RGBHSV_W0" acronym="RGBHSV_W0"  width="32" offset="0x50" description="Weights 11/12 for V calculation"   >
		<bitfield id="W11" rwaccess="RW" description="Weight W11 (Signed 12b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="W12" rwaccess="RW" description="Weight W12 (Signed 12b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="RGBHSV_W1" acronym="RGBHSV_W1"  width="32" offset="0x54" description="Weights13 and Offset_1 for V Calculation"   >
		<bitfield id="W13" rwaccess="RW" description="Weight W13 (Signed 12b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="Offset_1" rwaccess="RW" description="Offset_1 (Signed 13b)" end="16" begin="28" width="13" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="RGBHSV_WB_LINLOGTHR_1" acronym="RGBHSV_WB_LINLOGTHR_1"  width="32" offset="0x58" description="Dynamic WB Thr limit"   >
		<bitfield id="THR_0" rwaccess="RW" description="THR_0 / R-Channel Thr (U 12b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="THR_1" rwaccess="RW" description="THR_1 / G-Channel Thr (U 12b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="RGBHSV_WB_LINLOGTHR_2" acronym="RGBHSV_WB_LINLOGTHR_2"  width="32" offset="0x5C" description="Dynamic WB Thr limit and SatMinThr"   >
		<bitfield id="THR_2" rwaccess="RW" description="THR_2 / B-Channel Thr (U 12b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="SatMinThr" rwaccess="RW" description="Thr for comparing Min(RGB) limit" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="RGBHSV_OFF1" acronym="RGBHSV_OFF1"  width="32" offset="0x60" description="WB Offset for Saturation"   >
		<bitfield id="Offset_1" rwaccess="RW" description="Offset-1 (U 12b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="Offset_2" rwaccess="RW" description="Offset_2 (U 12b)" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="RGBHSV_OFF2" acronym="RGBHSV_OFF2"  width="32" offset="0x64" description="WB Offsets for Saturation"   >
		<bitfield id="Offset_3" rwaccess="RW" description="Offset-3 (U 12b)" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="13" begin="31" width="19" page="0" />
	</register>
	<register id="FLEXCC_INT_STATUS" acronym="FLEXCC_INT_STATUS"  width="32" offset="0x68" description="Status/clear register for flexcc interrupts"   >
		<bitfield id="overflow_if_y12" rwaccess="RW" description="status/clear for overflow on y12 i/f, set when fifo overflows causing frame corruption. Write 1 to clear, write 0 has no effect" end="0" begin="0" width="1" page="0" />
		<bitfield id="overflow_if_uv12" rwaccess="RW" description="status/clear for overflow on uv12 i/f, set when fifo overflows causing frame corruption. Write 1 to clear, write 0 has no effect" end="1" begin="1" width="1" page="0" />
		<bitfield id="overflow_if_y8r8" rwaccess="RW" description="status/clear for overflow on y8r8 i/f, set when fifo overflows causing frame corruption. Write 1 to clear, write 0 has no effect" end="2" begin="2" width="1" page="0" />
		<bitfield id="overflow_if_c8g8" rwaccess="RW" description="status/clear for overflow on c8g8 i/f, set when fifo overflows causing frame corruption. Write 1 to clear, write 0 has no effect" end="3" begin="3" width="1" page="0" />
		<bitfield id="overflow_if_s8b8" rwaccess="RW" description="status/clear for overflow on s8b8 i/f, set when fifo overflows causing frame corruption. Write 1 to clear, write 0 has no effect" end="4" begin="4" width="1" page="0" />
		<bitfield id="contrast0_cfg_err" rwaccess="RW" description="status/clear for contrast0_lut cfg err, set when mem access occurs during active line when the LUT is enabled causing frame corruption. Write 1 to clear, write 0 has no effect" end="5" begin="5" width="1" page="0" />
		<bitfield id="contrast1_cfg_err" rwaccess="RW" description="status/clear for contrast1_lut cfg err, set when mem access occurs during active line when the LUT is enabled causing frame corruption. Write 1 to clear, write 0 has no effect" end="6" begin="6" width="1" page="0" />
		<bitfield id="contrast2_cfg_err" rwaccess="RW" description="status/clear for contrast2_lut cfg err, set when mem access occurs during active line when the LUT is enabled causing frame corruption. Write 1 to clear, write 0 has no effect" end="7" begin="7" width="1" page="0" />
		<bitfield id="lut_12to80_cfg_err" rwaccess="RW" description="status/clear for 12to8_0_lut cfg err, set when mem access occurs during active line when the LUT is enabled causing frame corruption. Write 1 to clear, write 0 has no effect" end="8" begin="8" width="1" page="0" />
		<bitfield id="lut_12to81_cfg_err" rwaccess="RW" description="status/clear for 12to8_1_lut cfg err, set when mem access occurs during active line when the LUT is enabled causing frame corruption. Write 1 to clear, write 0 has no effect" end="9" begin="9" width="1" page="0" />
		<bitfield id="lut_12to82_cfg_err" rwaccess="RW" description="status/clear for 12to8_2_lut cfg err, set when mem access occurs during active line when the LUT is enabled causing frame corruption. Write 1 to clear, write 0 has no effect" end="10" begin="10" width="1" page="0" />
		<bitfield id="hist_read_err" rwaccess="RW" description="status/clear for histogram memory, set when mem access has occurred to the first location but not to the last location during active frame implying that full histogram was not read . Write 1 to clear, write 0 has no effect" end="11" begin="11" width="1" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="31" width="20" page="0" />
	</register>
	<register id="DEBUG_CTL" acronym="DEBUG_CTL"  width="32" offset="0x100" description="Enable for different debug events"   >
		<bitfield id="dbg_en" rwaccess="RW" description="Enable debug features, set to '0' to disable all debug events" end="0" begin="0" width="1" page="0" />
		<bitfield id="stall_en" rwaccess="RW" description="Enable for stall event" end="1" begin="1" width="1" page="0" />
		<bitfield id="eol_if_y12_en" rwaccess="RW" description="Enable for eol on y12" end="2" begin="2" width="1" page="0" />
		<bitfield id="eof_if_y12_en" rwaccess="RW" description="Enable for eof on y12" end="3" begin="3" width="1" page="0" />
		<bitfield id="eol_if_uv12_en" rwaccess="RW" description="Enable for eol on uv12" end="4" begin="4" width="1" page="0" />
		<bitfield id="eof_if_uv12_en" rwaccess="RW" description="Enable for eof on uv12" end="5" begin="5" width="1" page="0" />
		<bitfield id="eol_if_y8r8_en" rwaccess="RW" description="Enable for eol on y8r8" end="6" begin="6" width="1" page="0" />
		<bitfield id="eof_if_y8r8_en" rwaccess="RW" description="Enable for eof on y8r8" end="7" begin="7" width="1" page="0" />
		<bitfield id="eol_if_c8g8_en" rwaccess="RW" description="Enable for eol on c8g8" end="8" begin="8" width="1" page="0" />
		<bitfield id="eof_if_c8g8_en" rwaccess="RW" description="Enable for eof on c8g8" end="9" begin="9" width="1" page="0" />
		<bitfield id="eol_if_s8b8_en" rwaccess="RW" description="Enable for eol on s8b8" end="10" begin="10" width="1" page="0" />
		<bitfield id="eof_if_s8b8_en" rwaccess="RW" description="Enable for eof on s8b8" end="11" begin="11" width="1" page="0" />
		<bitfield id="flexcc_eop_en" rwaccess="RW" description="Enable for flexcc eop " end="12" begin="12" width="1" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="13" begin="31" width="19" page="0" />
	</register>
	<register id="DEBUG_STATUS" acronym="DEBUG_STATUS"  width="32" offset="0x104" description="Set/Clear for debug events"   >
		<bitfield id="rsvd" rwaccess="RO" description="reserved" end="0" begin="0" width="1" page="0" />
		<bitfield id="stall_event" rwaccess="RW" description="Status/Clear for stall event, write '1' to clear" end="1" begin="1" width="1" page="0" />
		<bitfield id="eol_if_y12_event" rwaccess="RW" description="Status/Clear for eol on y12, write '1' to clear" end="2" begin="2" width="1" page="0" />
		<bitfield id="eof_if_y12_event" rwaccess="RW" description="Status/Clear for eof on y12, write '1' to clear" end="3" begin="3" width="1" page="0" />
		<bitfield id="eol_if_uv12_event" rwaccess="RW" description="Status/Clear for eol on uv12, write '1' to clear" end="4" begin="4" width="1" page="0" />
		<bitfield id="eof_if_uv12_event" rwaccess="RW" description="Status/Clear for eof on uv12, write '1' to clear" end="5" begin="5" width="1" page="0" />
		<bitfield id="eol_if_y8r8_event" rwaccess="RW" description="Status/Clear for eol on y8r8, write '1' to clear" end="6" begin="6" width="1" page="0" />
		<bitfield id="eof_if_y8r8_event" rwaccess="RW" description="Status/Clear for eof on y8r8, write '1' to clear" end="7" begin="7" width="1" page="0" />
		<bitfield id="eol_if_c8g8_event" rwaccess="RW" description="Status/Clear for eol on c8g8, write '1' to clear" end="8" begin="8" width="1" page="0" />
		<bitfield id="eof_if_c8g8_event" rwaccess="RW" description="Status/Clear for eof on c8g8, write '1' to clear" end="9" begin="9" width="1" page="0" />
		<bitfield id="eol_if_s8b8_event" rwaccess="RW" description="Status/Clear for eol on s8b8, write '1' to clear" end="10" begin="10" width="1" page="0" />
		<bitfield id="eof_if_s8b8_event" rwaccess="RW" description="Status/Clear for eof on s8b8, write '1' to clear" end="11" begin="11" width="1" page="0" />
		<bitfield id="flexcc_eop_event" rwaccess="RW" description="Status/Clear for flexcc eop, write '1' to clear " end="12" begin="12" width="1" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="13" begin="31" width="19" page="0" />
	</register>
	<register id="DEBUG_RAW" acronym="DEBUG_RAW"  width="32" offset="0x108" description="Set/Clear for debug RAW mode"   >
		<bitfield id="dbg_raw_mode" rwaccess="RW" description="Enable debug RAW mode, takes input from RAWFE and delivers to FlexCC as C1={raw[11:0]}, C2={4'd0,raw[7:0]}, C3={4'd0,raw[15:8]}, c4={8'd0,raw[15:12]}" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="LUT_contrastC1" acronym="LUT_contrastC1"  width="32" offset="0x0" description="Memory for contrast C1"   >
		<bitfield id="LUT_0" rwaccess="RW" description="Bank-0" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="LUT_1" rwaccess="RW" description="Bank-1" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="LUT_contrastC2" acronym="LUT_contrastC2"  width="32" offset="0x0" description="Memory for contrast C1"   >
		<bitfield id="LUT_0" rwaccess="RW" description="Bank-0" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="LUT_1" rwaccess="RW" description="Bank-1" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="LUT_contrastC3" acronym="LUT_contrastC3"  width="32" offset="0x0" description="Memory for contrast C1"   >
		<bitfield id="LUT_0" rwaccess="RW" description="Bank-0" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="LUT_1" rwaccess="RW" description="Bank-1" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="LUT_Y8R8" acronym="LUT_Y8R8"  width="32" offset="0x0" description="Memory for 12to8 LUT"   >
		<bitfield id="LUT_0" rwaccess="RW" description="Bank-0" end="0" begin="7" width="8" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="8" begin="15" width="8" page="0" />
		<bitfield id="LUT_1" rwaccess="RW" description="Bank-1" end="16" begin="23" width="8" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="LUT_C8G8" acronym="LUT_C8G8"  width="32" offset="0x0" description="Memory for 12to8 LUT"   >
		<bitfield id="LUT_0" rwaccess="RW" description="Bank-0" end="0" begin="7" width="8" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="8" begin="15" width="8" page="0" />
		<bitfield id="LUT_1" rwaccess="RW" description="Bank-1" end="16" begin="23" width="8" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="LUT_S8B8" acronym="LUT_S8B8"  width="32" offset="0x0" description="Memory for 12to8 LUT"   >
		<bitfield id="LUT_0" rwaccess="RW" description="Bank-0" end="0" begin="7" width="8" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="8" begin="15" width="8" page="0" />
		<bitfield id="LUT_1" rwaccess="RW" description="Bank-1" end="16" begin="23" width="8" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="HIST" acronym="HIST"  width="32" offset="0x0" description="Memory for Histogram"   >
		<bitfield id="HIST_VAL" rwaccess="RW" description="Bank-0" end="0" begin="19" width="20" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="20" begin="31" width="12" page="0" />
	</register>
	<register id="LINE_MEM" acronym="LINE_MEM"  width="32" offset="0x0" description="Memory for 2 lines of yuv444to420"   >
		<bitfield id="LINE_0" rwaccess="RW" description="Line-0" end="0" begin="11" width="12" page="0" />
		<bitfield id="rsvd_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="LINE_1" rwaccess="RW" description="Line-1" end="16" begin="27" width="12" page="0" />
		<bitfield id="rsvd_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="ram1" acronym="ram1"  width="32" offset="0x0" description="Input image width and height."   >
		<bitfield id="DATA_L" rwaccess="RW" description="reserved" end="0" begin="15" width="16" page="0" />
		<bitfield id="DATA_U" rwaccess="RW" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="ram1" acronym="ram1"  width="32" offset="0x0" description="Input image width and height."   >
		<bitfield id="DATA_L" rwaccess="RW" description="reserved" end="0" begin="15" width="16" page="0" />
		<bitfield id="DATA_U" rwaccess="RW" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="ram1" acronym="ram1"  width="32" offset="0x0" description="Input image width and height."   >
		<bitfield id="DATA_L" rwaccess="RW" description="reserved" end="0" begin="15" width="16" page="0" />
		<bitfield id="DATA_U" rwaccess="RW" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="ram1" acronym="ram1"  width="32" offset="0x0" description="Input image width and height."   >
		<bitfield id="DATA_L" rwaccess="RW" description="reserved" end="0" begin="15" width="16" page="0" />
		<bitfield id="DATA_U" rwaccess="RW" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="ram1" acronym="ram1"  width="32" offset="0x0" description="Input image width and height."   >
		<bitfield id="DATA_L" rwaccess="RW" description="reserved" end="0" begin="9" width="10" page="0" />
		<bitfield id="DATA_U" rwaccess="RW" description="reserved" end="16" begin="25" width="10" page="0" />
	</register>
	<register id="ram1" acronym="ram1"  width="32" offset="0x0" description="Input image width and height."   >
		<bitfield id="DATA" rwaccess="RW" description="reserved" end="0" begin="28" width="29" page="0" />
	</register>
	<register id="ram1" acronym="ram1"  width="32" offset="0x0" description="Input image width and height."   >
		<bitfield id="DATA" rwaccess="RW" description="reserved" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="ram1" acronym="ram1"  width="32" offset="0x0" description="Input image width and height."   >
		<bitfield id="DATA" rwaccess="RW" description="reserved" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="IMAGE_CFG" acronym="IMAGE_CFG"  width="32" offset="0x0" description="Input image width and height."   >
		<bitfield id="WIDTH" rwaccess="RW" description="image width" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="HEIGHT" rwaccess="RW" description="image height" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="SHADOW_CFG" acronym="SHADOW_CFG"  width="32" offset="0x4" description="shadow configuration"   >
		<bitfield id="LUT3_SHDW_EN" rwaccess="RW" description="use LUT2 ram as LUT table for LUT3 processing" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="PWL1_MASK_SH" acronym="PWL1_MASK_SH"  width="32" offset="0x8" description="Long frame PWL mask and shift values"   >
		<bitfield id="MASK" rwaccess="RW" description="mask bit pattern" end="0" begin="15" width="16" page="0" />
		<bitfield id="SHIFT" rwaccess="RW" description="number of right shift" end="16" begin="19" width="4" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="20" begin="31" width="12" page="0" />
	</register>
	<register id="PWL1_EN" acronym="PWL1_EN"  width="32" offset="0xC" description="Long frame PWL enable"   >
		<bitfield id="ENABLE" rwaccess="RW" description="enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="1" begin="31" width="31" page="0" />
	</register>
	<register id="PWL1_THRX12" acronym="PWL1_THRX12"  width="32" offset="0x10" description="Long frame PWL threshold X1 and X2 - Unsigned"   >
		<bitfield id="THR_X1" rwaccess="RW" description="threshold X1" end="0" begin="15" width="16" page="0" />
		<bitfield id="THR_X2" rwaccess="RW" description="threshold X2" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL1_THRX3" acronym="PWL1_THRX3"  width="32" offset="0x14" description="Long frame PWL threshold X3 - Unsigned"   >
		<bitfield id="THR_X3" rwaccess="RW" description="threshold X3" end="0" begin="15" width="16" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL1_THRY1" acronym="PWL1_THRY1"  width="32" offset="0x18" description="Long frame PWL threshold Y1 - Unsigned"   >
		<bitfield id="THR_Y1" rwaccess="RW" description="threshold Y1" end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL1_THRY2" acronym="PWL1_THRY2"  width="32" offset="0x1C" description="Long frame PWL threshold Y2 - Unsigned"   >
		<bitfield id="THR_Y2" rwaccess="RW" description="threshold Y2" end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL1_THRY3" acronym="PWL1_THRY3"  width="32" offset="0x20" description="Long frame PWL threshold Y3 - Unsigned"   >
		<bitfield id="THR_Y3" rwaccess="RW" description="threshold Y3" end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL1_SLP12" acronym="PWL1_SLP12"  width="32" offset="0x24" description="Long frame PWL slope 1 and 2 - Unsigned"   >
		<bitfield id="SLOPE_1" rwaccess="RW" description="slope 1" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLOPE_2" rwaccess="RW" description="slope 2" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL1_SLP34" acronym="PWL1_SLP34"  width="32" offset="0x28" description="Long frame PWL slope 3 and 4 - Unsigned"   >
		<bitfield id="SLOPE_3" rwaccess="RW" description="slope 3" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLOPE_4" rwaccess="RW" description="slope 4" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL1_SLPSH_CLIP" acronym="PWL1_SLPSH_CLIP"  width="32" offset="0x2C" description="Long frame PWL slope shift and clip"   >
		<bitfield id="SLOPE_SHIFT" rwaccess="RW" description="shift value for slope, must not exceed decimal 33." end="0" begin="7" width="8" page="0" />
		<bitfield id="CLIP" rwaccess="RW" description="clip value" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="PWL1_OFF1" acronym="PWL1_OFF1"  width="32" offset="0x30" description="Long frame Offset 1"   >
		<bitfield id="OFST00" rwaccess="RW" description="S24, Offset at pixel 00 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL1_OFF2" acronym="PWL1_OFF2"  width="32" offset="0x34" description="Long frame  Offset 2"   >
		<bitfield id="OFST01" rwaccess="RW" description="S24,  Offset at pixel 01 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL1_OFF3" acronym="PWL1_OFF3"  width="32" offset="0x38" description="Long frame  Offset 3"   >
		<bitfield id="OFST10" rwaccess="RW" description="S24,  Offset at pixel 10 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL1_OFF4" acronym="PWL1_OFF4"  width="32" offset="0x3C" description="Long frame  Offset 4"   >
		<bitfield id="OFST11" rwaccess="RW" description="S24,  Offset at pixel 11 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL1_WB_gain12" acronym="PWL1_WB_gain12"  width="32" offset="0x40" description="Long Frame white balance gain 1 and 2"   >
		<bitfield id="WB_GAIN00" rwaccess="RW" description="U13Q9, WB gain at pixel 00" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB_GAIN01" rwaccess="RW" description="U13Q9, WB gain at pixel 01" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="PWL1_WB_gain34" acronym="PWL1_WB_gain34"  width="32" offset="0x44" description="Long Frame white balance gain 3 and 4"   >
		<bitfield id="WB_GAIN10" rwaccess="RW" description="U13Q9, WB gain at pixel 10" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB_GAIN11" rwaccess="RW" description="U13Q9, WB gain at pixel 11" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="PWL1_LUT" acronym="PWL1_LUT"  width="32" offset="0x48" description="Long frame PWL LUT configuration"   >
		<bitfield id="LUT_EN" rwaccess="RW" description="enable LUT based compression" end="0" begin="0" width="1" page="0" />
		<bitfield id="LUT_BITS" rwaccess="RW" description="LUT input bit depth, up to 24" end="1" begin="5" width="5" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="6" begin="31" width="26" page="0" />
	</register>
	<register id="PWL1_LUTCLIP" acronym="PWL1_LUTCLIP"  width="32" offset="0x4C" description="Long frame PWL LUT output clip value"   >
		<bitfield id="LUTCLIP" rwaccess="RW" description="LUT clip value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL2_MASK_SH" acronym="PWL2_MASK_SH"  width="32" offset="0x50" description="Short frame PWL mask and shift values"   >
		<bitfield id="MASK" rwaccess="RW" description="mask bit pattern" end="0" begin="15" width="16" page="0" />
		<bitfield id="SHIFT" rwaccess="RW" description="number of right shift" end="16" begin="19" width="4" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="20" begin="31" width="12" page="0" />
	</register>
	<register id="PWL2_EN" acronym="PWL2_EN"  width="32" offset="0x54" description="Short frame PWL enable"   >
		<bitfield id="ENABLE" rwaccess="RW" description="enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="1" begin="31" width="31" page="0" />
	</register>
	<register id="PWL2_THRX12" acronym="PWL2_THRX12"  width="32" offset="0x58" description="Short frame PWL threshold X1 and X2 - Unsigned"   >
		<bitfield id="THR_X1" rwaccess="RW" description="threshold X1" end="0" begin="15" width="16" page="0" />
		<bitfield id="THR_X2" rwaccess="RW" description="threshold X2" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL2_THRX3" acronym="PWL2_THRX3"  width="32" offset="0x5C" description="Short frame PWL threshold X3 - Unsigned"   >
		<bitfield id="THR_X3" rwaccess="RW" description="threshold X3" end="0" begin="15" width="16" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL2_THRY1" acronym="PWL2_THRY1"  width="32" offset="0x60" description="Short frame PWL threshold Y1 - Unsigned"   >
		<bitfield id="THR_Y1" rwaccess="RW" description="threshold Y1" end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL2_THRY2" acronym="PWL2_THRY2"  width="32" offset="0x64" description="Short frame PWL threshold Y2 - Unsigned"   >
		<bitfield id="THR_Y2" rwaccess="RW" description="threshold Y2" end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL2_THRY3" acronym="PWL2_THRY3"  width="32" offset="0x68" description="Short frame PWL threshold Y3 - Unsigned"   >
		<bitfield id="THR_Y3" rwaccess="RW" description="threshold Y3" end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL2_SLP12" acronym="PWL2_SLP12"  width="32" offset="0x6C" description="Short frame PWL slope 1 and 2 - Unsigned"   >
		<bitfield id="SLOPE_1" rwaccess="RW" description="slope 1" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLOPE_2" rwaccess="RW" description="slope 2" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL2_SLP34" acronym="PWL2_SLP34"  width="32" offset="0x70" description="Short frame PWL slope 3 and 4 - Unsigned"   >
		<bitfield id="SLOPE_3" rwaccess="RW" description="slope 3" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLOPE_4" rwaccess="RW" description="slope 4" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL2_SLPSH_CLIP" acronym="PWL2_SLPSH_CLIP"  width="32" offset="0x74" description="Short frame PWL slope shift and clip"   >
		<bitfield id="SLOPE_SHIFT" rwaccess="RW" description="shift value for slope, must not exceed decimal 33" end="0" begin="7" width="8" page="0" />
		<bitfield id="CLIP" rwaccess="RW" description="clip value" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="PWL2_LUT" acronym="PWL2_LUT"  width="32" offset="0x78" description="Short frame PWL LUT configuration"   >
		<bitfield id="LUT_EN" rwaccess="RW" description="enable LUT based compression" end="0" begin="0" width="1" page="0" />
		<bitfield id="LUT_BITS" rwaccess="RW" description="LUT input bit depth, up to 24" end="1" begin="5" width="5" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="6" begin="31" width="26" page="0" />
	</register>
	<register id="PWL2_LUTCLIP" acronym="PWL2_LUTCLIP"  width="32" offset="0x7C" description="Short frame PWL LUT output clip value"   >
		<bitfield id="LUTCLIP" rwaccess="RW" description="LUT clip value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL2_OFF1" acronym="PWL2_OFF1"  width="32" offset="0x80" description="Short frame WB Offset 1"   >
		<bitfield id="OFST00" rwaccess="RW" description="S24, WB Offset at pixel 00 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL2_OFF2" acronym="PWL2_OFF2"  width="32" offset="0x84" description="Short frame  Offset 2"   >
		<bitfield id="OFST01" rwaccess="RW" description="S24,  Offset at pixel 01 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL2_OFF3" acronym="PWL2_OFF3"  width="32" offset="0x88" description="Short frame  Offset 3"   >
		<bitfield id="OFST10" rwaccess="RW" description="S24,  Offset at pixel 10 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL2_OFF4" acronym="PWL2_OFF4"  width="32" offset="0x8C" description="Short frame  Offset 4"   >
		<bitfield id="OFST11" rwaccess="RW" description="S24,  Offset at pixel 11 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL2_WB_gain12" acronym="PWL2_WB_gain12"  width="32" offset="0x90" description="Short Frame white balance gain 1 and 2"   >
		<bitfield id="WB_GAIN00" rwaccess="RW" description="U13Q9, WB gain at pixel 00" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB_GAIN01" rwaccess="RW" description="U13Q9, WB gain at pixel 01" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="PWL2_WB_gain34" acronym="PWL2_WB_gain34"  width="32" offset="0x94" description="Short Frame white balance gain 3 and 4"   >
		<bitfield id="WB_GAIN10" rwaccess="RW" description="U13Q9, WB gain at pixel 10" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB_GAIN11" rwaccess="RW" description="U13Q9, WB gain at pixel 11" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="PWL3_MASK_SH" acronym="PWL3_MASK_SH"  width="32" offset="0x98" description="Very short frame PWL mask and shift values"   >
		<bitfield id="MASK" rwaccess="RW" description="mask bit pattern" end="0" begin="15" width="16" page="0" />
		<bitfield id="SHIFT" rwaccess="RW" description="number of right shift" end="16" begin="19" width="4" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="20" begin="31" width="12" page="0" />
	</register>
	<register id="PWL3_EN" acronym="PWL3_EN"  width="32" offset="0x9C" description="Very short frame PWL enable"   >
		<bitfield id="ENABLE" rwaccess="RW" description="enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="1" begin="31" width="31" page="0" />
	</register>
	<register id="PWL3_THRX12" acronym="PWL3_THRX12"  width="32" offset="0xA0" description="Very short frame PWL threshold X1 and X2 - Unsigned"   >
		<bitfield id="THR_X1" rwaccess="RW" description="threshold X1" end="0" begin="15" width="16" page="0" />
		<bitfield id="THR_X2" rwaccess="RW" description="threshold X2" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL3_THRX3" acronym="PWL3_THRX3"  width="32" offset="0xA4" description="Very short frame PWL threshold X3 - Unsigned"   >
		<bitfield id="THR_X3" rwaccess="RW" description="threshold X3" end="0" begin="15" width="16" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL3_THRY1" acronym="PWL3_THRY1"  width="32" offset="0xA8" description="Very short frame PWL threshold Y1 - Unsigned"   >
		<bitfield id="THR_Y1" rwaccess="RW" description="threshold Y1" end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL3_THRY2" acronym="PWL3_THRY2"  width="32" offset="0xAC" description="Very short frame PWL threshold Y2 - Unsigned"   >
		<bitfield id="THR_Y2" rwaccess="RW" description="threshold Y2" end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL3_THRY3" acronym="PWL3_THRY3"  width="32" offset="0xB0" description="Very short frame PWL threshold Y3 - Unsigned"   >
		<bitfield id="THR_Y3" rwaccess="RW" description="threshold Y3" end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL3_SLP12" acronym="PWL3_SLP12"  width="32" offset="0xB4" description="Very short frame PWL slope 1 and 2 - Unsigned"   >
		<bitfield id="SLOPE_1" rwaccess="RW" description="slope 1" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLOPE_2" rwaccess="RW" description="slope 2" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL3_SLP34" acronym="PWL3_SLP34"  width="32" offset="0xB8" description="Very short frame PWL slope 3 and 4 - Unsigned"   >
		<bitfield id="SLOPE_3" rwaccess="RW" description="slope 3" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLOPE_4" rwaccess="RW" description="slope 4" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL3_SLPSH_CLIP" acronym="PWL3_SLPSH_CLIP"  width="32" offset="0xBC" description="Very short frame PWL slope shift and clip"   >
		<bitfield id="SLOPE_SHIFT" rwaccess="RW" description="shift value for slope, must not exceed decimal 33" end="0" begin="7" width="8" page="0" />
		<bitfield id="CLIP" rwaccess="RW" description="clip value" end="8" begin="31" width="24" page="0" />
	</register>
	<register id="PWL3_LUT" acronym="PWL3_LUT"  width="32" offset="0xC0" description="Very short frame PWL LUT configuration"   >
		<bitfield id="LUT_EN" rwaccess="RW" description="enable LUT based compression" end="0" begin="0" width="1" page="0" />
		<bitfield id="LUT_BITS" rwaccess="RW" description="LUT input bit depth, up to 24" end="1" begin="5" width="5" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="6" begin="31" width="26" page="0" />
	</register>
	<register id="PWL3_LUTCLIP" acronym="PWL3_LUTCLIP"  width="32" offset="0xC4" description="Very short frame PWL LUT output clip value"   >
		<bitfield id="LUTCLIP" rwaccess="RW" description="LUT clip value" end="0" begin="15" width="16" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="PWL3_OFF1" acronym="PWL3_OFF1"  width="32" offset="0xC8" description="Very Short frame  Offset 1"   >
		<bitfield id="OFST00" rwaccess="RW" description="S24,  Offset at pixel 00 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL3_OFF2" acronym="PWL3_OFF2"  width="32" offset="0xCC" description="Very Short frame  Offset 2"   >
		<bitfield id="OFST01" rwaccess="RW" description="S24,  Offset at pixel 01 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL3_OFF3" acronym="PWL3_OFF3"  width="32" offset="0xD0" description="Very Short frame  Offset 3"   >
		<bitfield id="OFST10" rwaccess="RW" description="S24,  Offset at pixel 10 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL3_OFF4" acronym="PWL3_OFF4"  width="32" offset="0xD4" description="Very Short frame  Offset 4"   >
		<bitfield id="OFST11" rwaccess="RW" description="S24,  Offset at pixel 11 " end="0" begin="23" width="24" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved  " end="24" begin="31" width="8" page="0" />
	</register>
	<register id="PWL3_WB_gain12" acronym="PWL3_WB_gain12"  width="32" offset="0xD8" description="Very Short Frame white balance gain 1 and 2"   >
		<bitfield id="WB_GAIN00" rwaccess="RW" description="U13Q9, WB gain at pixel 00" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB_GAIN01" rwaccess="RW" description="U13Q9, WB gain at pixel 01" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="PWL3_WB_gain34" acronym="PWL3_WB_gain34"  width="32" offset="0xDC" description="Very Short Frame white balance gain 3 and 4"   >
		<bitfield id="WB_GAIN10" rwaccess="RW" description="U13Q9, WB gain at pixel 10" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB_GAIN11" rwaccess="RW" description="U13Q9, WB gain at pixel 11" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="WDRMRG1_CFG" acronym="WDRMRG1_CFG"  width="32" offset="0xE0" description="First stage WDR merge configuration"   >
		<bitfield id="CFG_EN" rwaccess="RW" description="enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="CFG_DST" rwaccess="RW" description="U5, down shift value after WDR merge" end="1" begin="5" width="5" page="0" />
		<bitfield id="CFG_LBIT" rwaccess="RW" description="U4, long  exposure image bit shift" end="6" begin="9" width="4" page="0" />
		<bitfield id="CFG_SBIT" rwaccess="RW" description="U4, short  exposure image bit shift" end="10" begin="13" width="4" page="0" />
		<bitfield id="CFG_WGT_SEL" rwaccess="RW" description="Select source for weight calculation (0:long, 1: short)" end="14" begin="14" width="1" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="15" begin="31" width="17" page="0" />
	</register>
	<register id="WDRMRG1_GAIN" acronym="WDRMRG1_GAIN"  width="32" offset="0xE4" description="First stage WDR merge gain"   >
		<bitfield id="GLONG" rwaccess="RW" description="U16Q15, gain for short frame" end="0" begin="15" width="16" page="0" />
		<bitfield id="GSHORT" rwaccess="RW" description="U16Q15, gain for long frame" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="WDRMRG1_LBLK12" acronym="WDRMRG1_LBLK12"  width="32" offset="0xE8" description="First stage WDR merge black level 1 and 2 for long frame"   >
		<bitfield id="LBK00" rwaccess="RW" description="U12, black level for long frame at pixel 00" end="0" begin="11" width="12" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="LBK01" rwaccess="RW" description="U12, black level for long frame at pixel 01" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="WDRMRG1_LBLK34" acronym="WDRMRG1_LBLK34"  width="32" offset="0xEC" description="First stage WDR merge black level 3 and 4 for long frame"   >
		<bitfield id="LBK10" rwaccess="RW" description="U12, black level for long frame at pixel 10" end="0" begin="11" width="12" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="LBK11" rwaccess="RW" description="U12, black level for long frame at pixel 11" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="WDRMRG1_SBLK12" acronym="WDRMRG1_SBLK12"  width="32" offset="0xF0" description="First stage WDR merge black level 1 and 2 for short frame"   >
		<bitfield id="SBK00" rwaccess="RW" description="U12, black level for short frame at pixel 00" end="0" begin="11" width="12" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="SBK01" rwaccess="RW" description="U12, black level for short frame at pixel 01" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="WDRMRG1_SBLK34" acronym="WDRMRG1_SBLK34"  width="32" offset="0xF4" description="First stage WDR merge black level 3 and 4 for short frame"   >
		<bitfield id="SBK10" rwaccess="RW" description="U12, black level for short frame at pixel 10" end="0" begin="11" width="12" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="SBK11" rwaccess="RW" description="U12, black level for short frame at pixel 11" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="WDRMRG1_LWB12" acronym="WDRMRG1_LWB12"  width="32" offset="0xF8" description="First stage WDR merge WB gain 1 and 2 for long frame"   >
		<bitfield id="WB00" rwaccess="RW" description="U13Q9, WB gain for long frame at pixel 00" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB01" rwaccess="RW" description="U13Q9, WB gain for long frame at pixel 01" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="WDRMRG1_LWB34" acronym="WDRMRG1_LWB34"  width="32" offset="0xFC" description="First stage WDR merge WB gain 3 and 4 for long frame"   >
		<bitfield id="WB10" rwaccess="RW" description="U13Q9, WB gain for long frame at pixel 10" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB11" rwaccess="RW" description="U13Q9, WB gain for long frame at pixel 11" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="WDRMRG1_SWB12" acronym="WDRMRG1_SWB12"  width="32" offset="0x100" description="First stage WDR merge WB gain 1 and 2 for short frame"   >
		<bitfield id="WB00" rwaccess="RW" description="U13Q9, WB gain for short frame at pixel 00" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB01" rwaccess="RW" description="U13Q9, WB gain for short frame at pixel 01" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="WDRMRG1_SWB34" acronym="WDRMRG1_SWB34"  width="32" offset="0x104" description="First stage WDR merge WB gain 3 and 4 for short frame"   >
		<bitfield id="WB10" rwaccess="RW" description="U13Q9, WB gain for short frame at pixel 10" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB11" rwaccess="RW" description="U13Q9, WB gain for short frame at pixel 11" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="WDRMRG1_WDRTHR_BF" acronym="WDRMRG1_WDRTHR_BF"  width="32" offset="0x108" description="First stage WDR merge parameter WDRTHR and BF"   >
		<bitfield id="WDRTHR" rwaccess="RW" description="U16, WDR threshold for merge" end="0" begin="15" width="16" page="0" />
		<bitfield id="BF" rwaccess="RW" description="S16, bf parameter for merge" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="WDRMRG1_AF" acronym="WDRMRG1_AF"  width="32" offset="0x10C" description="First stage WDR merge parameter AF"   >
		<bitfield id="AFM" rwaccess="RW" description="S16, af_m parameter for merge" end="0" begin="15" width="16" page="0" />
		<bitfield id="AFE" rwaccess="RW" description="U6, af_e parameter for merge" end="16" begin="21" width="6" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="22" begin="31" width="10" page="0" />
	</register>
	<register id="WDRMRG1_MA" acronym="WDRMRG1_MA"  width="32" offset="0x110" description="First stage WDR merge parameter MA"   >
		<bitfield id="MAD" rwaccess="RW" description="U16, lower threshold for merge MA filter" end="0" begin="15" width="16" page="0" />
		<bitfield id="MAS" rwaccess="RW" description="U16, slope for merge MA filter" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="WDRMRG1_CLIP_SFT" acronym="WDRMRG1_CLIP_SFT"  width="32" offset="0x114" description="First stage WDR merge clip value and shift before weight block"   >
		<bitfield id="CLIP" rwaccess="RW" description="U20, output clip value. It is a software restriction to always ensure that the clipped value is a 16-bit number for first wdr stage." end="0" begin="19" width="20" page="0" />
		<bitfield id="WTSFT" rwaccess="RW" description="U3, shift before weight block" end="20" begin="22" width="3" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="23" begin="31" width="9" page="0" />
	</register>
	<register id="WDRMRG2_CFG" acronym="WDRMRG2_CFG"  width="32" offset="0x118" description="Second stage WDR merge configuration"   >
		<bitfield id="CFG_EN" rwaccess="RW" description="enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="CFG_DST" rwaccess="RW" description="U5, down shift value after WDR merge" end="1" begin="5" width="5" page="0" />
		<bitfield id="CFG_LBIT" rwaccess="RW" description="U4, long  exposure image bit shift" end="6" begin="9" width="4" page="0" />
		<bitfield id="CFG_SBIT" rwaccess="RW" description="U4, short  exposure image bit shift" end="10" begin="13" width="4" page="0" />
		<bitfield id="CFG_WGT_SEL" rwaccess="RW" description="Select source for weight calculation (0:long, 1: short)" end="14" begin="14" width="1" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="15" begin="31" width="17" page="0" />
	</register>
	<register id="WDRMRG2_GAIN" acronym="WDRMRG2_GAIN"  width="32" offset="0x11C" description="Second stage WDR merge gain"   >
		<bitfield id="GLONG" rwaccess="RW" description="U16Q15, gain for short frame" end="0" begin="15" width="16" page="0" />
		<bitfield id="GSHORT" rwaccess="RW" description="U16Q15, gain for long frame" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="WDRMRG2_LBLK12" acronym="WDRMRG2_LBLK12"  width="32" offset="0x120" description="Second stage WDR merge black level 1 and 2 for long frame"   >
		<bitfield id="LBK00" rwaccess="RW" description="U12, black level for long frame at pixel 00" end="0" begin="11" width="12" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="LBK01" rwaccess="RW" description="U12, black level for long frame at pixel 01" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="WDRMRG2_LBLK34" acronym="WDRMRG2_LBLK34"  width="32" offset="0x124" description="Second stage WDR merge black level 3 and 4 for long frame"   >
		<bitfield id="LBK10" rwaccess="RW" description="U12, black level for long frame at pixel 10" end="0" begin="11" width="12" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="LBK11" rwaccess="RW" description="U12, black level for long frame at pixel 11" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="WDRMRG2_SBLK12" acronym="WDRMRG2_SBLK12"  width="32" offset="0x128" description="Second stage WDR merge black level 1 and 2 for short frame"   >
		<bitfield id="SBK00" rwaccess="RW" description="U12, black level for short frame at pixel 00" end="0" begin="11" width="12" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="SBK01" rwaccess="RW" description="U12, black level for short frame at pixel 01" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="WDRMRG2_SBLK34" acronym="WDRMRG2_SBLK34"  width="32" offset="0x12C" description="Second stage WDR merge black level 3 and 4 for short frame"   >
		<bitfield id="SBK10" rwaccess="RW" description="U12, black level for short frame at pixel 10" end="0" begin="11" width="12" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="SBK11" rwaccess="RW" description="U12, black level for short frame at pixel 11" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="WDRMRG2_LWB12" acronym="WDRMRG2_LWB12"  width="32" offset="0x130" description="Second stage WDR merge WB gain 1 and 2 for long frame"   >
		<bitfield id="WB00" rwaccess="RW" description="U13Q9, WB gain for long frame at pixel 00" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB01" rwaccess="RW" description="U13Q9, WB gain for long frame at pixel 01" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="WDRMRG2_LWB34" acronym="WDRMRG2_LWB34"  width="32" offset="0x134" description="Second stage WDR merge WB gain 3 and 4 for long frame"   >
		<bitfield id="WB10" rwaccess="RW" description="U13Q9, WB gain for long frame at pixel 10" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB11" rwaccess="RW" description="U13Q9, WB gain for long frame at pixel 11" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="WDRMRG2_SWB12" acronym="WDRMRG2_SWB12"  width="32" offset="0x138" description="Second stage WDR merge WB gain 1 and 2 for short frame"   >
		<bitfield id="WB00" rwaccess="RW" description="U13Q9, WB gain for short frame at pixel 00" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB01" rwaccess="RW" description="U13Q9, WB gain for short frame at pixel 01" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="WDRMRG2_SWB34" acronym="WDRMRG2_SWB34"  width="32" offset="0x13C" description="Second stage WDR merge WB gain 3 and 4 for short frame"   >
		<bitfield id="WB10" rwaccess="RW" description="U13Q9, WB gain for short frame at pixel 10" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB11" rwaccess="RW" description="U13Q9, WB gain for short frame at pixel 11" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="WDRMRG2_WDRTHR_BF" acronym="WDRMRG2_WDRTHR_BF"  width="32" offset="0x140" description="Second stage WDR merge parameter WDRTHR and BF"   >
		<bitfield id="WDRTHR" rwaccess="RW" description="U16, WDR threshold for merge" end="0" begin="15" width="16" page="0" />
		<bitfield id="BF" rwaccess="RW" description="S16, bf parameter for merge" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="WDRMRG2_AF" acronym="WDRMRG2_AF"  width="32" offset="0x144" description="Second stage WDR merge parameter AF"   >
		<bitfield id="AFM" rwaccess="RW" description="S16, af_m parameter for merge" end="0" begin="15" width="16" page="0" />
		<bitfield id="AFE" rwaccess="RW" description="U6, af_e parameter for merge" end="16" begin="21" width="6" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="22" begin="31" width="10" page="0" />
	</register>
	<register id="WDRMRG2_MA" acronym="WDRMRG2_MA"  width="32" offset="0x148" description="Second stage WDR merge parameter MA"   >
		<bitfield id="MAD" rwaccess="RW" description="U16, lower threshold for merge MA filter" end="0" begin="15" width="16" page="0" />
		<bitfield id="MAS" rwaccess="RW" description="U16, slope for merge MA filter" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="WDRMRG2_CLIP_SFT" acronym="WDRMRG2_CLIP_SFT"  width="32" offset="0x14C" description="Second stage WDR merge clip value and shift before weight block"   >
		<bitfield id="CLIP" rwaccess="RW" description="U20, output clip value" end="0" begin="19" width="20" page="0" />
		<bitfield id="WTSFT" rwaccess="RW" description="U3, shift before weight block" end="20" begin="22" width="3" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="23" begin="31" width="9" page="0" />
	</register>
	<register id="MRGLUT_CFG" acronym="MRGLUT_CFG"  width="32" offset="0x150" description="Merge LUT configuration"   >
		<bitfield id="EN" rwaccess="RW" description="LUT enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BITS" rwaccess="RW" description="U5, LUT input bit depth, up to 24" end="1" begin="5" width="5" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="6" begin="15" width="10" page="0" />
		<bitfield id="CLIP" rwaccess="RW" description="U16, LUT output clip" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="LUTDPC_CFG" acronym="LUTDPC_CFG"  width="32" offset="0x154" description="LUTDPC configuration"   >
		<bitfield id="EN" rwaccess="RW" description="LUTDPC enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="SEL" rwaccess="RW" description="replace with black (0)  or whithe (1)" end="1" begin="1" width="1" page="0" />
		<bitfield id="SIZE" rwaccess="RW" description="U8, number of LUT entires - 1" end="2" begin="9" width="8" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="10" begin="31" width="22" page="0" />
	</register>
	<register id="OTFDPC_EN" acronym="OTFDPC_EN"  width="32" offset="0x158" description="OTFDPC enable"   >
		<bitfield id="EN" rwaccess="RW" description="OTF DPC enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="1" begin="31" width="31" page="0" />
	</register>
	<register id="OTFDPC_THRSLP1" acronym="OTFDPC_THRSLP1"  width="32" offset="0x15C" description="OTFDPC threshold and slope 1"   >
		<bitfield id="THR1" rwaccess="RW" description="U16, threshold at 0" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLP1" rwaccess="RW" description="S12Q8, slope at 0" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="OTFDPC_THRSLP2" acronym="OTFDPC_THRSLP2"  width="32" offset="0x160" description="OTFDPC threshold and slope 2"   >
		<bitfield id="THR1" rwaccess="RW" description="U16, threshold at 512" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLP1" rwaccess="RW" description="S12Q8, slope at 512" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="OTFDPC_THRSLP3" acronym="OTFDPC_THRSLP3"  width="32" offset="0x164" description="OTFDPC threshold and slope 3"   >
		<bitfield id="THR1" rwaccess="RW" description="U16, threshold at 1024" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLP1" rwaccess="RW" description="S12Q8, slope at 1024" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="OTFDPC_THRSLP4" acronym="OTFDPC_THRSLP4"  width="32" offset="0x168" description="OTFDPC threshold and slope 4"   >
		<bitfield id="THR1" rwaccess="RW" description="U16, threshold at 2048" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLP1" rwaccess="RW" description="S12Q8, slope at 2048" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="OTFDPC_THRSLP5" acronym="OTFDPC_THRSLP5"  width="32" offset="0x16C" description="OTFDPC threshold and slope 5"   >
		<bitfield id="THR1" rwaccess="RW" description="U16, threshold at 4096" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLP1" rwaccess="RW" description="S12Q8, slope at 4096" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="OTFDPC_THRSLP6" acronym="OTFDPC_THRSLP6"  width="32" offset="0x170" description="OTFDPC threshold and slope 6"   >
		<bitfield id="THR1" rwaccess="RW" description="U16, threshold at 8192" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLP1" rwaccess="RW" description="S12Q8, slope at 8192" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="OTFDPC_THRSLP7" acronym="OTFDPC_THRSLP7"  width="32" offset="0x174" description="OTFDPC threshold and slope 7"   >
		<bitfield id="THR1" rwaccess="RW" description="U16, threshold at 16384" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLP1" rwaccess="RW" description="S12Q8, slope at 16384" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="OTFDPC_THRSLP8" acronym="OTFDPC_THRSLP8"  width="32" offset="0x178" description="OTFDPC threshold and slope 8"   >
		<bitfield id="THR1" rwaccess="RW" description="U16, threshold at 32768" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLP1" rwaccess="RW" description="S12Q8, slope at 32768" end="16" begin="27" width="12" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="LSC_CFG" acronym="LSC_CFG"  width="32" offset="0x17C" description="LSC configuration"   >
		<bitfield id="EN" rwaccess="RW" description="LSC enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="MODE_M" rwaccess="RW" description="horizontal LSC LUT downsampling, 3:8x, 4:16x, 5:32x, 6:64x, 7:128x" end="1" begin="3" width="3" page="0" />
		<bitfield id="MODE_N" rwaccess="RW" description="vertical LSC LUT downsampling, 3:8x, 4:16x, 5:32x, 6:64x, 7:128x" end="4" begin="6" width="3" page="0" />
		<bitfield id="GAIN_FORMAT" rwaccess="RW" description="LSC LUT gain format, 0:Q8, 1:Q8+1, 2:Q7, 3:Q7+1, 4:Q6, 5:Q6+1, 6:Q5, 7:Q5+1" end="7" begin="9" width="3" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="10" begin="31" width="22" page="0" />
	</register>
	<register id="WB2_offset12" acronym="WB2_offset12"  width="32" offset="0x180" description="WB2 white balance offset 1 and 2"   >
		<bitfield id="WB_OFST00" rwaccess="RW" description="S16, WB offset at pixel 00" end="0" begin="15" width="16" page="0" />
		<bitfield id="WB_OFST01" rwaccess="RW" description="S16, WB offset at pixel 01" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="WB2_offset34" acronym="WB2_offset34"  width="32" offset="0x184" description="WB2 white balance offset 3 and 4"   >
		<bitfield id="WB_OFST10" rwaccess="RW" description="S16, WB offset at pixel 10" end="0" begin="15" width="16" page="0" />
		<bitfield id="WB_OFST11" rwaccess="RW" description="S16, WB offset at pixel 11" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="WB2_gain12" acronym="WB2_gain12"  width="32" offset="0x188" description="WB2 white balance gain 1 and 2"   >
		<bitfield id="WB_GAIN00" rwaccess="RW" description="U13Q9, WB gain at pixel 00" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB_GAIN01" rwaccess="RW" description="U13Q9, WB gain at pixel 01" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="WB2_gain34" acronym="WB2_gain34"  width="32" offset="0x18C" description="WB2 white balance gain 3 and 4"   >
		<bitfield id="WB_GAIN10" rwaccess="RW" description="U13Q9, WB gain at pixel 10" end="0" begin="12" width="13" page="0" />
		<bitfield id="RSVD_0" rwaccess="RO" description="reserved" end="13" begin="15" width="3" page="0" />
		<bitfield id="WB_GAIN11" rwaccess="RW" description="U13Q9, WB gain at pixel 11" end="16" begin="28" width="13" page="0" />
		<bitfield id="RSVD_1" rwaccess="RO" description="reserved" end="29" begin="31" width="3" page="0" />
	</register>
	<register id="H3AMUX_CFG" acronym="H3AMUX_CFG"  width="32" offset="0x190" description="H3A MUX configuration"   >
		<bitfield id="SEL" rwaccess="RW" description="H3A input selection, 0: long frame, 1: short frame, 2: very short frame, 3: LSC output" end="0" begin="1" width="2" page="0" />
		<bitfield id="SHIFT" rwaccess="RW" description="U8, number of right shift, from 0 to 14" end="2" begin="5" width="4" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="6" begin="31" width="26" page="0" />
	</register>
	<register id="H3ALUT_CFG" acronym="H3ALUT_CFG"  width="32" offset="0x194" description="H3A LUT configuration"   >
		<bitfield id="EN" rwaccess="RW" description="LUT enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BITS" rwaccess="RW" description="U5, LUT input bit depth, up to 24" end="1" begin="5" width="5" page="0" />
		<bitfield id="RSVD" rwaccess="RO" description="reserved" end="6" begin="15" width="10" page="0" />
		<bitfield id="CLIP" rwaccess="RW" description="U10, LUT output clip value" end="16" begin="25" width="10" page="0" />
		<bitfield id="RSVD_2" rwaccess="RO" description="reserved" end="26" begin="31" width="6" page="0" />
	</register>
	<register id="RAWFE_INT_STAT" acronym="RAWFE_INT_STAT"  width="32" offset="0x198" description="status/clear register for rawfe interrupts"   >
		<bitfield id="LUT1_CFG_ERR" rwaccess="RW" description="status/clear for lut1 configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" end="0" begin="0" width="1" page="0" />
		<bitfield id="LUT2_CFG_ERR" rwaccess="RW" description="status/clear for lut2 configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" end="1" begin="1" width="1" page="0" />
		<bitfield id="LUT3_CFG_ERR" rwaccess="RW" description="status/clear for lut3 configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" end="2" begin="2" width="1" page="0" />
		<bitfield id="WDR_LUT_CFG_ERR" rwaccess="RW" description="status/clear for wdr lut configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" end="3" begin="3" width="1" page="0" />
		<bitfield id="H3A_LUT_CFG_ERR" rwaccess="RW" description="status/clear for h3a lut configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" end="4" begin="4" width="1" page="0" />
		<bitfield id="H3A_LINE_CFG_ERR" rwaccess="RW" description="status/clear for h3a line configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" end="5" begin="5" width="1" page="0" />
		<bitfield id="H3A_ACCM_CFG_ERR" rwaccess="RW" description="status/clear for h3a accum configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" end="6" begin="6" width="1" page="0" />
		<bitfield id="DPC_LUT_CFG_ERR" rwaccess="RW" description="status/clear for dpc lut configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" end="7" begin="7" width="1" page="0" />
		<bitfield id="DPC_LINE_CFG_ERR" rwaccess="RW" description="status/clear for dpc line config error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" end="8" begin="8" width="1" page="0" />
		<bitfield id="LSC_CFG_ERR" rwaccess="RW" description="status/clear for lsc config error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" end="9" begin="9" width="1" page="0" />
	</register>
	<register id="DBG_CTL" acronym="DBG_CTL"  width="32" offset="0x200" description="debug event and control register"   >
		<bitfield id="DBG_EN" rwaccess="RW" description="Enable debug features, set to '0' to disable all events" end="0" begin="0" width="1" page="0" />
		<bitfield id="X_Y_EN_HALT" rwaccess="RW" description="enable for x,y position match halt; Halts Pipe, clear this bit to resume. Only way to resume is to clear this bit back to 0. You would need to clear the status bit after clearing this bit." end="1" begin="1" width="1" page="0" />
		<bitfield id="X_Y_EN_EVENT" rwaccess="RW" description="enable for x,y position match event; Only generates event, no halt" end="2" begin="2" width="1" page="0" />
		<bitfield id="VS_EN_EVENT" rwaccess="RW" description="enable for verticle start" end="3" begin="3" width="1" page="0" />
		<bitfield id="VE_EN_EVENT" rwaccess="RW" description="enable for verticle end" end="4" begin="4" width="1" page="0" />
		<bitfield id="HS_EN_EVENT" rwaccess="RW" description="enable for horizantal start" end="5" begin="5" width="1" page="0" />
		<bitfield id="HE_EN_EVENT" rwaccess="RW" description="enable for horizantal end" end="6" begin="6" width="1" page="0" />
		<bitfield id="LSE_SLV_STALL_EN_EVENT" rwaccess="RW" description="enable for lse not sending data in frame on pixel I/F" end="7" begin="7" width="1" page="0" />
		<bitfield id="LSE_MST_STALL_EN_EVENT" rwaccess="RW" description="enable for lse maaster port stalled on H3A out I/F" end="8" begin="8" width="1" page="0" />
		<bitfield id="LSE_INTF_STALL_EN_EVENT" rwaccess="RW" description="enable for lse slave port stalled by rawfe" end="9" begin="9" width="1" page="0" />
		<bitfield id="DPC_OTF_CORR_EN_EVENT" rwaccess="RW" description="enable for dpc otf corrected a pixel" end="10" begin="10" width="1" page="0" />
		<bitfield id="PIPE_ADV_EN_EVENT" rwaccess="RW" description="enable for pixal pipe line advanced" end="11" begin="11" width="1" page="0" />
		<bitfield id="DPC_LINE_SEL" rwaccess="RW" description="select for which dpc line ram to read on debug interface" end="12" begin="13" width="2" page="0" />
	</register>
	<register id="DBG_HWBP" acronym="DBG_HWBP"  width="32" offset="0x204" description="x,y event for event matching"   >
		<bitfield id="X_POS" rwaccess="RW" description="pixel x position" end="0" begin="12" width="13" page="0" />
		<bitfield id="Y_POS" rwaccess="RW" description="pixel y position" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DBG_STAT1" acronym="DBG_STAT1"  width="32" offset="0x208" description="status/clear register for debug events"   >
		<bitfield id="X_Y_HALT" rwaccess="RW" description="status/clear for x,y position match halt. write 1 to clear event status, write of 0 has no affect" end="1" begin="1" width="1" page="0" />
		<bitfield id="X_Y_EVENT" rwaccess="RW" description="status/clear for x,y position match event. write 1 to clear event status, write of 0 has no affect" end="2" begin="2" width="1" page="0" />
		<bitfield id="VS_EVENT" rwaccess="RW" description="status/clear for verticle start. write 1 to clear event status, write of 0 has no affect" end="3" begin="3" width="1" page="0" />
		<bitfield id="VE_EVENT" rwaccess="RW" description="status/clear for verticle end. write 1 to clear event status, write of 0 has no affect" end="4" begin="4" width="1" page="0" />
		<bitfield id="HS_EVENT" rwaccess="RW" description="status/clear for horizantal start. write 1 to clear event status, write of 0 has no affect" end="5" begin="5" width="1" page="0" />
		<bitfield id="HE_EVENT" rwaccess="RW" description="status/clear for horizantal end. write 1 to clear event status, write of 0 has no affect" end="6" begin="6" width="1" page="0" />
		<bitfield id="LSE_SLV_STALL_EVENT" rwaccess="RW" description="status/clear for lse not sending data in frame. write 1 to clear event status, write of 0 has no affect" end="7" begin="7" width="1" page="0" />
		<bitfield id="LSE_MST_STALL_EVENT" rwaccess="RW" description="status/clear for lse maaster port stalled. write 1 to clear event status, write of 0 has no affect" end="8" begin="8" width="1" page="0" />
		<bitfield id="LSE_INTF_STALL_EVENT" rwaccess="RW" description="status/clear for lse slave port stalled by rawfe. write 1 to clear event status, write of 0 has no affect" end="9" begin="9" width="1" page="0" />
		<bitfield id="DPC_OTF_CORR_EVENT" rwaccess="RW" description="status/clear for dpc otf corrected a pixel. write 1 to clear event status, write of 0 has no affect" end="10" begin="10" width="1" page="0" />
		<bitfield id="PIPE_ADV_EVENT" rwaccess="RW" description="status/clear for pixal pipe line advanced" end="11" begin="11" width="1" page="0" />
	</register>
	<register id="DBG_STAT2" acronym="DBG_STAT2"  width="32" offset="0x20C" description="current x,y position in frame"   >
		<bitfield id="X_POS" rwaccess="RO" description="current x position" end="0" begin="12" width="13" page="0" />
		<bitfield id="Y_POS" rwaccess="RO" description="current y position" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DBG_STAT3" acronym="DBG_STAT3"  width="32" offset="0x210" description="internal state status"   >
		<bitfield id="DPC_LINE_RAM_CTL" rwaccess="RO" description="ram control for understanding the phase of DPC line rams circular buffer for debug reads" end="0" begin="1" width="2" page="0" />
		<bitfield id="DPC_MIRROR_STAT" rwaccess="RO" description="dpc mirror status" end="2" begin="31" width="30" page="0" />
	</register>
	<register id="DBG_STAT4" acronym="DBG_STAT4"  width="32" offset="0x214" description="internal state status"   >
		<bitfield id="LSC_DBG_STAT" rwaccess="RO" description="lsc state machine" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="H3A_PID" acronym="H3A_PID"  width="32" offset="0x0" description="Peripheral Revision and Class Information"   >
		<bitfield id="MINOR" rwaccess="RO" description="PID minor revision" end="0" begin="5" width="6" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="6" begin="7" width="2" page="0" />
		<bitfield id="MAJOR" rwaccess="RO" description="PID major revision" end="8" begin="10" width="3" page="0" />
		<bitfield id="RTL" rwaccess="RO" description="PID rtl revision" end="11" begin="15" width="5" page="0" />
		<bitfield id="FUNC" rwaccess="RO" description="PID func revision" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="29" width="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description="PID scheme type" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="H3A_PCR" acronym="H3A_PCR"  width="32" offset="0x4" description="Peripheral Control Register"   >
		<bitfield id="AF_EN" rwaccess="RW" description="AF enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="AF_ALAW_EN" rwaccess="RW" description="AF A-law table enable" end="1" begin="1" width="1" page="0" />
		<bitfield id="AF_MED_EN" rwaccess="RW" description="Auto Focus Median filter Enable If the median filter is enabled, then the 1st 2 and last 2 pixels in the frame are not in the valid region Therefore the paxel start/end and IIR filter start positions should not be set within the 1st and last 2 pixels" end="2" begin="2" width="1" page="0" />
		<bitfield id="MED_TH" rwaccess="RW" description="Median filter threshold" end="3" begin="10" width="8" page="0" />
		<bitfield id="RGBPOS" rwaccess="RW" description="Red, Green, and blue pixel location in the AF windows RGBPOS[0]: GR and GB as Bayer pattern RGBPOS[1]: RG and GB as Bayer pattern RGBPOS[2]: GR and BG as Bayer pattern RGBPOS[3]: RG and BG as Bayer pattern RGBPOS[4]: GG and RB as custom pattern RGBPOS[5]: RB and GG as custom pattern 6 and 7 are reserved This Value is only used if VF is disabled" end="11" begin="13" width="3" page="0" />
		<bitfield id="FVMODE" rwaccess="RW" description="Focus Value Accumulation Mode" end="14" begin="14" width="1" page="0" />
		<bitfield id="BUSYAF" rwaccess="RO" description="Busy bit for AF" end="15" begin="15" width="1" page="0" />
		<bitfield id="AEW_EN" rwaccess="RW" description="AE/AWB enable" end="16" begin="16" width="1" page="0" />
		<bitfield id="AEW_ALAW_EN" rwaccess="RW" description="AE/AWB A-law Enable" end="17" begin="17" width="1" page="0" />
		<bitfield id="BUSYAEAWB" rwaccess="RO" description="Busy bit for AE/AWB" end="18" begin="18" width="1" page="0" />
		<bitfield id="AEW_MED_EN" rwaccess="RW" description="AE/AWB Median filter Enable If the median filter is enabled, then the 1st 2 and last 2 pixels in the frame are not filtered" end="19" begin="19" width="1" page="0" />
		<bitfield id="AF_VF_EN" rwaccess="RW" description="AF Vertical Focus Enable" end="20" begin="20" width="1" page="0" />
		<bitfield id="OVF" rwaccess="RW" description="H3A module overflow status bit If the H3A module overflows it will keep sending data The software can read this status bit during vertical blanking period to ensure that no overflow happened while writing out the data to SDRAM There is also an interrupt which can be used to monitor this" end="21" begin="21" width="1" page="0" />
		<bitfield id="AVE2LMT" rwaccess="RW" description="AE/AWB Saturation Limit This is the value that all sub sampled pixels in the AE/AWB engine are compared to If the data is greater or equal to this data then the block is considered saturated" end="22" begin="31" width="10" page="0" />
	</register>
	<register id="H3A_AFPAX1" acronym="H3A_AFPAX1"  width="32" offset="0x8" description="Setup for the AF Engine Paxel Configuration"   >
		<bitfield id="PAXH" rwaccess="RW" description="AF Engine Paxel Height The height of the paxel is the value of this register plus 1 multiplied by 2 with a final value of 2-256 [even] * This value is shadowed and latched on the rising edge of VSYNC" end="0" begin="7" width="8" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="8" begin="15" width="8" page="0" />
		<bitfield id="PAXW" rwaccess="RW" description="AF Engine Paxel Width The width of the paxel is the value of this register plus 1 multiplied by 2 The minimum width is 16 pixels if pixel clock is  or less of the vpss clock If pixel clock is equal to vpss clock the minimum width is 32 pixels * This value is shadowed and latched on the rising edge of VSYNC" end="16" begin="23" width="8" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="H3A_AFPAX2" acronym="H3A_AFPAX2"  width="32" offset="0xC" description="Setup for the AF Engine Paxel Configuration"   >
		<bitfield id="PAXHC" rwaccess="RW" description="AF Engine Horizontal Paxel Count The number of paxels in the horizontal direction plus 1 It is illegal to set a number that is greater than 35 [total of 36 paxels in the horizontal direction] The minimum number of paxels should be 2 [valid range for the field is 1-35] * This value is shadowed and latched on the rising edge of VSYNC" end="0" begin="5" width="6" page="0" />
		<bitfield id="PAXVC" rwaccess="RW" description="AF Engine Vertical Paxel Count The number of paxels in the vertical direction plus 1 The maximum number of vertical paxels in a frame should not exceed 128 The value should be set to ensure that the bandwidth requirements and buffer size are not exceeded * This value is shadowed and latched on the rising edge of VSYNC" end="6" begin="12" width="7" page="0" />
		<bitfield id="AFINCV" rwaccess="RW" description="AF Engine Line Increments Number of lines to increment in a Paxel plus 1 multiplied by 2 Incrementing the line in a paxel is always done on a line pair due to the fact that the RGB pattern falls in two lines If all the lines are to be processed, this field should be set to zero, and thus line count is incremented by 2 following a line pair Thus, the number of lines that can be skipped between two processed line pairs is 0-30 [even] The starting two lines in a paxel are first processed before this field is applied * This value is shadowed and latched on the rising edge of VSYNC" end="13" begin="16" width="4" page="0" />
		<bitfield id="AFINCH" rwaccess="RW" description="AF Engine Column Increments Number of columns to increment in a paxel plus 1 multiplied by 2 Thus, the number of columns that can be skipped between two processed line pairs is 2-32 [even] The starting two columns in a paxel are first processed before this field is applied This must be set so that there are at least 4 samples on a line when combined with the number of horizontal paxels * This value is shadowed and latched on the rising edge of VSYNC" end="17" begin="20" width="4" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="21" begin="31" width="11" page="0" />
	</register>
	<register id="H3A_AFPAXSTART" acronym="H3A_AFPAXSTART"  width="32" offset="0x10" description="Start Position for AF Engine Paxels"   >
		<bitfield id="PAXSV" rwaccess="RW" description="AF Engine Paxel Vertical start position Range: 0-4095 Sets the vertical line for the first paxel This value must be greater then or equal to 8 if the vertical mode is enabled * This value is shadowed and latched on the rising edge of VSYNC" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="PAXSH" rwaccess="RW" description="AF Engine Paxel Horizontal start position Range: 2-4094 PAXSH must be equal to or greater than [IIRSH + 2] This value must be even if Vertical mode is not enabled If Vertical mode is enabled then the lower bit of PAXSH and IIRSH must be equal * This value is shadowed and latched on the rising edge of VSYNC" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AFIIRSH" acronym="H3A_AFIIRSH"  width="32" offset="0x14" description="Start Position for IIRSH"   >
		<bitfield id="IIRSH" rwaccess="RW" description="AF Engine IIR Horizontal Start Position Range from 0-4094 When the horizontal position of a line equals this value the shift registers are cleared on the next pixel This value must be even if Vertical mode is not enabled If vertical mode is enabled then the lower bit must match the paxel horizontal start position * This value is shadowed and latched on the rising edge of VSYNC" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="31" width="20" page="0" />
	</register>
	<register id="H3A_AFBUFST" acronym="H3A_AFBUFST"  width="32" offset="0x18" description="SDRAM destination address for AF engine statistics"   >
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="0" begin="4" width="5" page="0" />
		<bitfield id="AFBUFST" rwaccess="RW" description="SDRAM destination address for AF engine statistics The SDRAM destination address for the AF statistics The 6 LSBs are ignored, address shall be on a 64-byte boundary This field can be altered even when the AF is busy Change will take place only for the next frame However, note that reading this register will always give the latest value" end="5" begin="31" width="27" page="0" />
	</register>
	<register id="H3A_AFCOEF010" acronym="H3A_AFCOEF010"  width="32" offset="0x1C" description="IIR filter coefficient data for SET 0."   >
		<bitfield id="COEFF0" rwaccess="RW" description="AF Engine IIR filter Coefficient #0 [Set 0] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="COEFF1" rwaccess="RW" description="AF Engine IIR filter Coefficient #1 [Set 0] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AFCOEF032" acronym="H3A_AFCOEF032"  width="32" offset="0x20" description="IIR filter coefficient data for SET 0."   >
		<bitfield id="COEFF2" rwaccess="RW" description="AF Engine IIR filter Coefficient #2 [Set 0] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="COEFF3" rwaccess="RW" description="AF Engine IIR filter Coefficient #3 [Set 0] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AFCOEF054" acronym="H3A_AFCOEF054"  width="32" offset="0x24" description="IIR filter coefficient data for SET 0."   >
		<bitfield id="COEFF4" rwaccess="RW" description="AF Engine IIR filter Coefficient #4 [Set 0] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="COEFF5" rwaccess="RW" description="AF Engine IIR filter Coefficient #5 [Set 0] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AFCOEF076" acronym="H3A_AFCOEF076"  width="32" offset="0x28" description="IIR filter coefficient data for SET 0."   >
		<bitfield id="COEFF6" rwaccess="RW" description="AF Engine IIR filter Coefficient #6 [Set 0] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="COEFF7" rwaccess="RW" description="AF Engine IIR filter Coefficient #7 [Set 0] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AFCOEF098" acronym="H3A_AFCOEF098"  width="32" offset="0x2C" description="IIR filter coefficient data for SET 0."   >
		<bitfield id="COEFF8" rwaccess="RW" description="AF Engine IIR filter Coefficient #8 [Set 0] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="COEFF9" rwaccess="RW" description="AF Engine IIR filter Coefficient #9 [Set 0] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AFCOEF0010" acronym="H3A_AFCOEF0010"  width="32" offset="0x30" description="IIR filter coefficient data for SET 0."   >
		<bitfield id="COEFF10" rwaccess="RW" description="AF Engine IIR filter Coefficient #10 [Set 0] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="31" width="20" page="0" />
	</register>
	<register id="H3A_AFCOEF110" acronym="H3A_AFCOEF110"  width="32" offset="0x34" description="IIR filter coefficient data for SET 1."   >
		<bitfield id="COEFF0" rwaccess="RW" description="AF Engine IIR filter Coefficient #0 [Set 1] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="COEFF1" rwaccess="RW" description="AF Engine IIR filter Coefficient #1 [Set 1] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AFCOEF132" acronym="H3A_AFCOEF132"  width="32" offset="0x38" description="IIR filter coefficient data for SET 1."   >
		<bitfield id="COEFF2" rwaccess="RW" description="AF Engine IIR filter Coefficient #2 [Set 1] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="COEFF3" rwaccess="RW" description="AF Engine IIR filter Coefficient #3 [Set 1] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AFCOEF154" acronym="H3A_AFCOEF154"  width="32" offset="0x3C" description="IIR filter coefficient data for SET 1."   >
		<bitfield id="COEFF4" rwaccess="RW" description="AF Engine IIR filter Coefficient #4 [Set 1] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="COEFF5" rwaccess="RW" description="AF Engine IIR filter Coefficient #5 [Set 1] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AFCOEF176" acronym="H3A_AFCOEF176"  width="32" offset="0x40" description="IIR filter coefficient data for SET 1."   >
		<bitfield id="COEFF6" rwaccess="RW" description="AF Engine IIR filter Coefficient #6 [Set 1] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="COEFF7" rwaccess="RW" description="AF Engine IIR filter Coefficient #7 [Set 1] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AFCOEF198" acronym="H3A_AFCOEF198"  width="32" offset="0x44" description="IIR filter coefficient data for SET 1."   >
		<bitfield id="COEFF8" rwaccess="RW" description="AF Engine IIR filter Coefficient #8 [Set 1] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="COEFF9" rwaccess="RW" description="AF Engine IIR filter Coefficient #9 [Set 1] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AFCOEF1010" acronym="H3A_AFCOEF1010"  width="32" offset="0x48" description="IIR filter coefficient data for SET 1."   >
		<bitfield id="COEFF10" rwaccess="RW" description="AF Engine IIR filter Coefficient #10 [Set 1] The range is signed -32 LTEQ value LTEQ 31 +63/64" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="31" width="20" page="0" />
	</register>
	<register id="H3A_AEWWIN1" acronym="H3A_AEWWIN1"  width="32" offset="0x4C" description="Configuration for AE/AWB Windows."   >
		<bitfield id="WINHC" rwaccess="RW" description="AE/AWB Engine Horizontal Window Count The number of horizontal windows plus 1 The maximum number of horizontal windows is 35 plus 1 [36] The minimum number of windows should be 2 [valid range for the field is 1-35] * This value is shadowed and latched on the rising edge of VSYNC" end="0" begin="5" width="6" page="0" />
		<bitfield id="WINVC" rwaccess="RW" description="AE/AWB Engine Vertical Window Count The number of windows in the vertical direction plus 1 The maximum number of vertical windows in a frame should not exceed 128 The value should be set to ensure that the bandwidth requirements and buffer size are not exceeded * This value is shadowed and latched on the rising edge of VSYNC" end="6" begin="12" width="7" page="0" />
		<bitfield id="WINW" rwaccess="RW" description="AE/AWB Engine Window Width This specifies the window width in an even number of pixels, the window width is the value plus 1 multiplied by 2 The minimum width is expected to be 8 pixels * This value is shadowed and latched on the rising edge of VSYNC" end="13" begin="20" width="8" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="21" begin="23" width="3" page="0" />
		<bitfield id="WINH" rwaccess="RW" description="AE/AWB Engine Window Height This specifies the window height in an even number of pixels, the window height is the value plus 1 multiplied by 2 The final value can be from 2-512 [even] * This value is shadowed and latched on the rising edge of VSYNC" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="H3A_AEWINSTART" acronym="H3A_AEWINSTART"  width="32" offset="0x50" description="Start position for AE/AWB Windows."   >
		<bitfield id="WINSH" rwaccess="RW" description="AE/AWB Engine Horizontal Window Start Position Sets the horizontal position for the first window on each line Range 0-4095 * This value is shadowed and latched on the rising edge of VSYNC" end="0" begin="11" width="12" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="12" begin="15" width="4" page="0" />
		<bitfield id="WINSV" rwaccess="RW" description="AE/AWB Engine Vertical Window Start Position Sets the first line for the first window Range 0-4095 * This value is shadowed and latched on the rising edge of VSYNC" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AEWINBLK" acronym="H3A_AEWINBLK"  width="32" offset="0x54" description="Start position and height for black line of AE/AWB Windows"   >
		<bitfield id="WINH" rwaccess="RW" description="AE/AWB Engine Window Height for the single black line of windows This specifies the window height in an even number of pixels, the window height is the value plus 1 multiplied by 2 The final value can be from 2-256 [even] * This value is shadowed and latched on the rising edge of VSYNC" end="0" begin="6" width="7" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="7" begin="15" width="9" page="0" />
		<bitfield id="WINSV" rwaccess="RW" description="AE/AWB Engine Vertical Window Start Position for single black line of windows Sets the first line for the single black line of windows * This value is shadowed and latched on the rising edge of VSYNC Range 0-4095 Note that the horizontal start and the horizontal number of windows will be similar to the regular windows" end="16" begin="27" width="12" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="28" begin="31" width="4" page="0" />
	</register>
	<register id="H3A_AEWSUBWIN" acronym="H3A_AEWSUBWIN"  width="32" offset="0x58" description="Configuration for subsample data in AE/AWB window."   >
		<bitfield id="AEWINCH" rwaccess="RW" description="AE/AWB Engine Horizontal Sampling Point Increment Sets horizontal distance between sub-samples within a window plus 1 multiplied by 2 The final range is 2-32 * This value is shadowed and latched on the rising edge of VSYNC" end="0" begin="3" width="4" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="4" begin="7" width="4" page="0" />
		<bitfield id="AEWINCV" rwaccess="RW" description="AE/AWB Engine Vertical Sampling Point Increment Sets vertical distance between sub-samples within a window plus 1 multiplied by 2 The final range is 2-32 * This value is shadowed and latched on the rising edge of VSYNC" end="8" begin="11" width="4" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="12" begin="31" width="20" page="0" />
	</register>
	<register id="H3A_AEWBUFST" acronym="H3A_AEWBUFST"  width="32" offset="0x5C" description="SDRAM destination address for AE/AWB engine statistics"   >
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="0" begin="4" width="5" page="0" />
		<bitfield id="AEWBUFST" rwaccess="RW" description="SDRAM destination address for AE/AWB engine statistics The start location in SDRAM for the AE/AWB statistics The 6 LSB are ignored, address should be on a 64-byte boundary This field can be altered even when the AE/AWB is busy Change will take place only for the next frame However, note that reading this register will always give the latest value" end="5" begin="31" width="27" page="0" />
	</register>
	<register id="H3A_AEWCFG" acronym="H3A_AEWCFG"  width="32" offset="0x60" description="Configuration for AE/AWB"   >
		<bitfield id="SUMSHFT" rwaccess="RW" description="AE/AWB engine shift value for the accumulation of pixel values This bitfield sets the right shift value which is applied on the result of the pixel accumulation before it is stored in the packet The accumulation takes place on 26 bits which is enough for 10-bit data and a maximum widow size of 512 x 512 which results into the accumulation of 256 x 256 pixels of the same color The shift value shall be set such that the result fits on 16 bits SUMSHFT = right shift value Range: 0 -15 * This value is shadowed and latched on the rising edge of VSYNC" end="0" begin="3" width="4" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="4" begin="7" width="4" page="0" />
		<bitfield id="AEFMT" rwaccess="RW" description="AE/AWB output format 0 = sum of squares 1 = min/max 2 = sum only; no sum of squares or min/max * This value is shadowed and latched on the rising edge of VSYNC" end="8" begin="9" width="2" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="10" begin="31" width="22" page="0" />
	</register>
	<register id="H3A_LINE_START" acronym="H3A_LINE_START"  width="32" offset="0x64" description="Line Framing Logic Register  In certain cases the number of clock cycles between HD pulses will be greater than the line buffer included in the H3A module. The framing module prior to the line buffer enables to control the data which is input to the line buffer."   >
		<bitfield id="LINE_START" rwaccess="RW" description="Line Start The framing module uses the LINE_START bitfield to find the position of the first pixel to place into the line buffer Range: 0-65535" end="0" begin="15" width="16" page="0" />
		<bitfield id="SLV" rwaccess="RW" description="Start Line Vertical Specifies how many lines after the VD rising edge the real frame starts" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="H3A_VFV_CFG1" acronym="H3A_VFV_CFG1"  width="32" offset="0x68" description="Vertical focus value configuration 1."   >
		<bitfield id="VCOEF1_0" rwaccess="RW" description="Vertical FV FIR 1 coefficient 0" end="0" begin="7" width="8" page="0" />
		<bitfield id="VCOEF1_1" rwaccess="RW" description="Vertical FV FIR 1 coefficient 1" end="8" begin="15" width="8" page="0" />
		<bitfield id="VCOEF1_2" rwaccess="RW" description="Vertical FV FIR 1 coefficient 2" end="16" begin="23" width="8" page="0" />
		<bitfield id="VCOEF1_3" rwaccess="RW" description="Vertical FV FIR 1 coefficient 3" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="H3A_VFV_CFG2" acronym="H3A_VFV_CFG2"  width="32" offset="0x6C" description="Vertical focus value configuration 2."   >
		<bitfield id="VCOEF1_4" rwaccess="RW" description="Vertical FV FIR 1 coefficient 4" end="0" begin="7" width="8" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="8" begin="15" width="8" page="0" />
		<bitfield id="VTHR1" rwaccess="RW" description="Threshold for vertical FV FIR 1" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="H3A_VFV_CFG3" acronym="H3A_VFV_CFG3"  width="32" offset="0x70" description="Vertical focus value configuration 4."   >
		<bitfield id="VCOEF2_0" rwaccess="RW" description="Vertical FV FIR 2 coefficient 0" end="0" begin="7" width="8" page="0" />
		<bitfield id="VCOEF2_1" rwaccess="RW" description="Vertical FV FIR 2 coefficient 1" end="8" begin="15" width="8" page="0" />
		<bitfield id="VCOEF2_2" rwaccess="RW" description="Vertical FV FIR 2 coefficient 2" end="16" begin="23" width="8" page="0" />
		<bitfield id="VCOEF2_3" rwaccess="RW" description="Vertical FV FIR 2 coefficient 3" end="24" begin="31" width="8" page="0" />
	</register>
	<register id="H3A_VFV_CFG4" acronym="H3A_VFV_CFG4"  width="32" offset="0x74" description="Vertical focus value configuration 4."   >
		<bitfield id="VCOEF2_4" rwaccess="RW" description="Vertical FV FIR 2 coefficient 4" end="0" begin="7" width="8" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="8" begin="15" width="8" page="0" />
		<bitfield id="VTHR2" rwaccess="RW" description="Threshold for vertical FV FIR 2" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="H3A_HVF_THR" acronym="H3A_HVF_THR"  width="32" offset="0x78" description="Horizontal Focus Value Threshold"   >
		<bitfield id="HTHR1" rwaccess="RW" description="Threshold for horizontal FV IIR 1" end="0" begin="15" width="16" page="0" />
		<bitfield id="HTHR2" rwaccess="RW" description="Threshold for horizontal FV IIR 2" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="H3A_ADVANCED" acronym="H3A_ADVANCED"  width="32" offset="0x7C" description="advanced setting register, NOT FOR TRM"   >
		<bitfield id="AF_MODE" rwaccess="RW" description="AF engine mode Below information should not be included in TRM The effect of this bit changes based on the ID value If other value than 0xCA00 or 0xDC00 is set to ID, this field has no effect" end="0" begin="0" width="1" page="0" />
		<bitfield id="RESERVED" rwaccess="RO" description="reserved" end="1" begin="3" width="3" page="0" />
		<bitfield id="AEW_MODE" rwaccess="RW" description="This bit should not be included in TRM This bit is accesible only if ID is set to 0xDC00 AE/AWB engine custom mode [AVE2 mode] select" end="4" begin="4" width="1" page="0" />
		<bitfield id="RESERVED1" rwaccess="RO" description="reserved" end="5" begin="15" width="11" page="0" />
		<bitfield id="ID" rwaccess="RO" description="Below information should not be in TRM To access the other bitfields [AF_MODE/AEW_MODE], certain value should be written to this ID field first First, the ID is written to this field Second, the AF_MODE or/and AEW_MODE is written" end="16" begin="31" width="16" page="0" />
	</register>
	<register id="ram1" acronym="ram1"  width="32" offset="0x0" description="Input image width and height."   >
		<bitfield id="DATA" rwaccess="RW" description="reserved" end="0" begin="19" width="20" page="0" />
	</register>
	<register id="ram1" acronym="ram1"  width="32" offset="0x0" description="Input image width and height."   >
		<bitfield id="DATA" rwaccess="RW" description="reserved" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="dbg" acronym="dbg"  width="32" offset="0x4" description="Diagnostic Register Control "   >
		<bitfield id="ram_mux_cfg" rwaccess="RW" description="Diagnostic Rd Wr access to Embedded RAM Selector Mux.  This bit controls the mux select or which RAM and which section of that RAM are assessed via the VBUSP read of RAM. (This MMR is not shadowed)" end="0" begin="5" width="6" page="0" />
	</register>
	<register id="ctrl" acronym="ctrl"  width="32" offset="0x8" description="All modes are set here "   >
		<bitfield id="u_mode_cfg" rwaccess="RW" description="bit per BAYER color component indicating Decomp sub component  0: average with others 1: independent color component do not average for calculation of U Suppress.   bit[0]:color 0 at (v=0, h=0) bbit[1]:color 1 at (v=0, h=1)bbit[2]:color 2 at (v=1, h=0)bbit[3]:color 3 at (v=1, h=1)" end="0" begin="3" width="4" page="0" />
		<bitfield id="tn_mode_cfg" rwaccess="RW" description="single bit controlling T_n calculation  0: use u_mode bits to indicate which LL2 to average and which bits to keep independent without averaging 1: independent no averaging " end="4" begin="4" width="1" page="0" />
		<bitfield id="lscc_setSel_cfg" rwaccess="RW" description="bit per BAYER color component indicating which of two sets of 16 segment PWL Curve to use for LSCC.  0: use set0 1: use set1" end="8" begin="11" width="4" page="0" />
		<bitfield id="lscc_en_cfg" rwaccess="RW" description="enable Lens Shading Correction Compensation.  When disabled, implments a unity gain " end="12" begin="12" width="1" page="0" />
	</register>
	<register id="dim" acronym="dim"  width="32" offset="0xC" description="Input Output Frame dimensions in units of pixels.  Same value for input and output "   >
		<bitfield id="iw_cfg" rwaccess="RW" description="(U13) input width in units of pixels minus 1. Max usable value determined by populated line buffer RAM size" end="0" begin="12" width="13" page="0" />
		<bitfield id="ih_cfg" rwaccess="RW" description="(U13) input height in units of pixels minus 1. " end="16" begin="28" width="13" page="0" />
	</register>
	<register id="LSCC" acronym="LSCC"  width="32" offset="0x10" description="Lens Shading Correction Compensation.  First control register "   >
		<bitfield id="kh_cfg" rwaccess="RW" description="(U2.6) LSCC vertical or X Gain for elliptical lens" end="0" begin="7" width="8" page="0" />
		<bitfield id="kv_cfg" rwaccess="RW" description="(U2.6) LSCC horizontal or Y Gain for elliptical lens" end="8" begin="15" width="8" page="0" />
		<bitfield id="T_cfg" rwaccess="RW" description="(U4) LSCC radius dynamic range select.  T is the right shift amount prior to MSB clip." end="16" begin="19" width="4" page="0" />
		<bitfield id="gMax_cfg" rwaccess="RW" description="(U4.5) LSCC maximum gain.  Any calculated value is clipped to this max value" end="20" begin="28" width="9" page="0" />
	</register>
	<register id="LSCC_cent" acronym="LSCC_cent"  width="32" offset="0x14" description="Lens Shading Correction Compensation.  Programmable Center of frame "   >
		<bitfield id="x_cfg" rwaccess="RW" description="(S14) Horizontal (X) position of lens center" end="0" begin="13" width="14" page="0" />
		<bitfield id="y_cfg" rwaccess="RW" description="(S14) Vertical (Y) position of lens center" end="16" begin="29" width="14" page="0" />
	</register>
	<register id="Tn_Scale" acronym="Tn_Scale"  width="32" offset="0x1C" description="Tn scaling factor multiplied by all 4 color components Tn after 12 segment PWL.  Different scaling factor per level "   >
		<bitfield id="Tn1_cfg" rwaccess="RW" description="(U3.5) Level1.  Sub-bands 0, 1, 2" end="0" begin="7" width="8" page="0" />
		<bitfield id="Tn2_cfg" rwaccess="RW" description="(U3.5) Level2.  Sub-bands 4, 5, 6" end="8" begin="15" width="8" page="0" />
		<bitfield id="Tn3_cfg" rwaccess="RW" description="(U3.5) Level3.  Sub-bands 7, 8, 9" end="16" begin="23" width="8" page="0" />
	</register>
	<register id="U_knee" acronym="U_knee"  width="32" offset="0x20" description="U suppression curve knee.  Same knee value for all 9 levels x 4 color components. "   >
		<bitfield id="U_knee_cfg" rwaccess="RW" description="(U0.6) U Suppress curve knee.  X (LL2) value which separates constant suppression of 1.0 from linear suppression." end="0" begin="5" width="6" page="0" />
	</register>
	<register id="WhiteBal0" acronym="WhiteBal0"  width="32" offset="0x24" description="White Balance Gain (Part0).  Separate Gain for each of 4 colors "   >
		<bitfield id="gain0_cfg" rwaccess="RW" description="(U4.9) Gain for color 0" end="0" begin="12" width="13" page="0" />
		<bitfield id="gain1_cfg" rwaccess="RW" description="(U4.9) Gain for color 1" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="WhiteBal1" acronym="WhiteBal1"  width="32" offset="0x28" description="White Balance Gain (Part1).  Separate Gain for each of 4 colors "   >
		<bitfield id="gain2_cfg" rwaccess="RW" description="(U4.9) Gain for color 2" end="0" begin="12" width="13" page="0" />
		<bitfield id="gain3_cfg" rwaccess="RW" description="(U4.9) Gain for color 3" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="DBG_MEM" acronym="DBG_MEM"  width="32" offset="0x0" description="Warning: reading or writing this MMR during operation will corrupt processing resulting in bad output data and will result in error interrupt firing.   diagnostic rd/wr access to embedded RAM, for possible purpose of debugging failures"   >
		<bitfield id="data" rwaccess="RW" description="Adr range selects which RAM address to index.  (Wr or rd beyond populated RAM adr result in non productive cycles and rd returns zero)  " end="0" begin="31" width="32" page="0" />
	</register>
	<register id="EE_CFG_0" acronym="EE_CFG_0"  width="32" offset="0x0" description="The Control Register controls the input width and height of the module. "   >
		<bitfield id="width" rwaccess="RW" description="Width of the input image" end="0" begin="12" width="13" page="0" />
		<bitfield id="height" rwaccess="RW" description="Height of the input image" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="EE_CFG_1" acronym="EE_CFG_1"  width="32" offset="0x4" description="The CEE route config Register controls the routing of trafic through and around the EE. "   >
		<bitfield id="clse8_mux_sel" rwaccess="RW" description="Selects Chroma stream for the yuv8 output. 0: Bypass EE block. 1: Use EE Chroma Output." end="0" begin="0" width="1" page="0" />
		<bitfield id="llse8_mux_sel" rwaccess="RW" description="Selects Luma stream for the yuv8 output. 0: Bypass EE block. 1: Use EE Luma Output." end="4" begin="4" width="1" page="0" />
		<bitfield id="clse12_mux_sel" rwaccess="RW" description="Selects Chroma stream for the yuv12 output. 0: Bypass EE block. 1: Use EE Chroma Output." end="8" begin="8" width="1" page="0" />
		<bitfield id="llse12_mux_sel" rwaccess="RW" description="Selects Luma stream for the yuv12 output. 0: Bypass EE block. 1: Use EE Luma Output." end="12" begin="12" width="1" page="0" />
		<bitfield id="shiftright_num" rwaccess="RW" description="Sects the amount to shift right the outgoing pixel from the EE block. 0: No Shift. 1: Shift by 2. 2: Shift by 4. 3: Reserved for future expansion." end="16" begin="17" width="2" page="0" />
		<bitfield id="shiftleft_num" rwaccess="RW" description="Sects the amount to shift left the incoming pixel to the EE block. 0: No Shift. 1: Shift by 2. 2: Shift by 4. 3: Reserved for future expansion." end="18" begin="19" width="2" page="0" />
		<bitfield id="ee_fe_mux_sel" rwaccess="RW" description="Selects which data stream to pass through the EE block. 0: Selects the yuv12 stream. 1: selects the yuv8 stream." end="22" begin="22" width="1" page="0" />
		<bitfield id="yuv8_cl_align" rwaccess="RW" description="Enables the alignment of the Chroma and Luma for the yuv8 stream. The aligner can align the Chroma and Luma +-19 pixel clocks. 1: Enable alignment. 0: Pass Chroma and Luma as they arrive." end="24" begin="24" width="1" page="0" />
		<bitfield id="yuv12_cl_align" rwaccess="RW" description="Enables the alignment of the Chroma and Luma for the yuv12 stream. The aligner can align the Chroma and Luma +-19 pixel clocks. 1: Enable alignment. 0: Pass Chroma and Luma as they arrive." end="28" begin="28" width="1" page="0" />
	</register>
	<register id="EE_ENABLE" acronym="EE_ENABLE"  width="32" offset="0x8" description="The EE Enable register control the internal bypass of the EE block."   >
		<bitfield id="yee_enable" rwaccess="RW" description="The EE Enable register control the internal bypass of the EE block." end="0" begin="0" width="1" page="0" />
	</register>
	<register id="YEE_SHIFT" acronym="YEE_SHIFT"  width="32" offset="0xC" description="The YEE Shift register controls"   >
		<bitfield id="yee_shift" rwaccess="RW" description="The YEE Shift register controls" end="0" begin="5" width="6" page="0" />
	</register>
	<register id="YEE_COEF_R0_C0" acronym="YEE_COEF_R0_C0"  width="32" offset="0x10" description="The YEE Coefficient Row x Column x defines the "   >
		<bitfield id="yee_coef_r0_c0" rwaccess="RW" description="The " end="0" begin="9" width="10" page="0" />
	</register>
	<register id="YEE_COEF_R0_C1" acronym="YEE_COEF_R0_C1"  width="32" offset="0x14" description="The YEE Coefficient Row x Column x defines the "   >
		<bitfield id="yee_coef_r0_c1" rwaccess="RW" description="The " end="0" begin="9" width="10" page="0" />
	</register>
	<register id="YEE_COEF_R0_C2" acronym="YEE_COEF_R0_C2"  width="32" offset="0x18" description="The YEE Coefficient Row x Column x defines the "   >
		<bitfield id="yee_coef_r0_c2" rwaccess="RW" description="The " end="0" begin="9" width="10" page="0" />
	</register>
	<register id="YEE_COEF_R1_C0" acronym="YEE_COEF_R1_C0"  width="32" offset="0x20" description="The YEE Coefficient Row x Column x defines the "   >
		<bitfield id="yee_coef_r1_c0" rwaccess="RW" description="The " end="0" begin="9" width="10" page="0" />
	</register>
	<register id="YEE_COEF_R1_C1" acronym="YEE_COEF_R1_C1"  width="32" offset="0x24" description="The YEE Coefficient Row x Column x defines the "   >
		<bitfield id="yee_coef_r1_c1" rwaccess="RW" description="The " end="0" begin="9" width="10" page="0" />
	</register>
	<register id="YEE_COEF_R1_C2" acronym="YEE_COEF_R1_C2"  width="32" offset="0x28" description="The YEE Coefficient Row x Column x defines the "   >
		<bitfield id="yee_coef_r1_c2" rwaccess="RW" description="The " end="0" begin="9" width="10" page="0" />
	</register>
	<register id="YEE_COEF_R2_C0" acronym="YEE_COEF_R2_C0"  width="32" offset="0x30" description="The YEE Coefficient Row x Column x defines the "   >
		<bitfield id="yee_coef_r2_c0" rwaccess="RW" description="The " end="0" begin="9" width="10" page="0" />
	</register>
	<register id="YEE_COEF_R2_C1" acronym="YEE_COEF_R2_C1"  width="32" offset="0x34" description="The YEE Coefficient Row x Column x defines the "   >
		<bitfield id="yee_coef_r2_c1" rwaccess="RW" description="The " end="0" begin="9" width="10" page="0" />
	</register>
	<register id="YEE_COEF_R2_C2" acronym="YEE_COEF_R2_C2"  width="32" offset="0x38" description="The YEE Coefficient Row x Column x defines the "   >
		<bitfield id="yee_coef_r2_c2" rwaccess="RW" description="The " end="0" begin="9" width="10" page="0" />
	</register>
	<register id="YEE_E_THR" acronym="YEE_E_THR"  width="32" offset="0x40" description="The"   >
		<bitfield id="yee_e_thr" rwaccess="RW" description="The yee_e_thr is the Shrink Threshold before the LUT, scaled by 16x." end="0" begin="9" width="10" page="0" />
	</register>
	<register id="YEE_MERGESEL" acronym="YEE_MERGESEL"  width="32" offset="0x44" description="The Merge selects the output that is added to the target pixel."   >
		<bitfield id="yee_mergesel" rwaccess="RW" description="The yee_mergesel selects either the sum of the LUT and edge sharpener output of the max of the absolute values from both. 0: selects the SUM. 1: elects the absolute value max." end="0" begin="0" width="1" page="0" />
	</register>
	<register id="YES_E_HAL" acronym="YES_E_HAL"  width="32" offset="0x48" description="The Halo selects Halo reduction mode."   >
		<bitfield id="yes_e_hal" rwaccess="RW" description="The yes_e_hal selects whether the 3x3 gradients is used to clip the target pixel. 0: Halo reduction off. 1: Halo reduction on." end="0" begin="0" width="1" page="0" />
	</register>
	<register id="YES_G_GAIN" acronym="YES_G_GAIN"  width="32" offset="0x4C" description="The"   >
		<bitfield id="yes_g_gain" rwaccess="RW" description="The Gradient Gain" end="0" begin="7" width="8" page="0" />
	</register>
	<register id="YES_E_GAIN" acronym="YES_E_GAIN"  width="32" offset="0x50" description="The"   >
		<bitfield id="yes_e_gain" rwaccess="RW" description="The Band-pass filter gain" end="0" begin="11" width="12" page="0" />
	</register>
	<register id="YES_E_THR1" acronym="YES_E_THR1"  width="32" offset="0x54" description="The"   >
		<bitfield id="yes_e_thr1" rwaccess="RW" description="The shrink threshold" end="0" begin="15" width="16" page="0" />
	</register>
	<register id="YES_E_THR2" acronym="YES_E_THR2"  width="32" offset="0x58" description="The"   >
		<bitfield id="yes_e_thr2" rwaccess="RW" description="The clip threshold" end="0" begin="9" width="10" page="0" />
	</register>
	<register id="YES_G_OFT" acronym="YES_G_OFT"  width="32" offset="0x5C" description="The"   >
		<bitfield id="yes_g_oft" rwaccess="RW" description="The offset applied to the Gradient gain" end="0" begin="9" width="10" page="0" />
	</register>
	<register id="INT_STATUS" acronym="INT_STATUS"  width="32" offset="0x100" description="Status/clear register for flexee interrupts"   >
		<bitfield id="eelut_cfg_err" rwaccess="RW" description="status/clear for error on EE LUT cfg, set when software accesses EE LUT during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." end="0" begin="0" width="1" page="0" />
		<bitfield id="ee_pix_err" rwaccess="RW" description="status/clear for error on line array, set when software accesses EE pixel array during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." end="1" begin="1" width="1" page="0" />
		<bitfield id="ee_hz_align12" rwaccess="RW" description="status/clear for EE horizontal aligner yuv12 overflow error indicates that the luma and chroma line starts were not within hardware synchronization limits. Write 1 to clear, write 0 has no effect." end="2" begin="2" width="1" page="0" />
		<bitfield id="ee_hz_align8" rwaccess="RW" description="status/clear for EE horizontal aligner yuv8 overflow error indicates that the luma and chroma line starts were not within hardware synchronization limits. Write 1 to clear, write 0 has no effect." end="3" begin="3" width="1" page="0" />
	</register>
	<register id="LINE_SEL" acronym="LINE_SEL"  width="32" offset="0x1008" description="Selector for which line memory is read or written"   >
		<bitfield id="line_selector" rwaccess="RW" description="Selects which line is read or written from the line memory array.  The current line is updated at Start-Of-Line, so if the memory is read during a line that is being written, the data for the current_line will contain the new data for this current_line as well as old data from current_line - 5 that has not been overridden yet. If the current_line is the first few lines of a frame, the other lines will be from the end of the previous frame.  '0' = current line written, '1' = current line - 1, 2 = current line - 2, 3 = current line - 3, 4 = current side band line. 5 = current side band line - 1." end="0" begin="2" width="3" page="0" />
	</register>
	<register id="EELUT_RAM" acronym="EELUT_RAM"  width="32" offset="0x2000" description="The host will program the EE LUT RAM so that the pixels are translated from 14 bit to 12 bit using LUT entries."   >
		<bitfield id="eelut_entry_lo" rwaccess="RW" description="The lower EE LUT entry n+0." end="0" begin="12" width="13" page="0" />
		<bitfield id="eelut_entry_hi" rwaccess="RW" description="The lower EE LUT entry n+1." end="16" begin="28" width="13" page="0" />
	</register>
	<register id="PIXEL_RAM" acronym="PIXEL_RAM"  width="32" offset="0x4000" description="The pixel RAM contains the array of 12 bit pixels stored and used by the CFA logic. Pixels are 16 bit aligned. Pixels can only be written two at a time."   >
		<bitfield id="PIXEL_LO" rwaccess="RW" description="The 12 bit pixel data for the selected line lower pixel 'n'" end="0" begin="11" width="12" page="0" />
		<bitfield id="PIXEL_HI" rwaccess="RW" description="The 12 bit pixel data for the selected line upper pixel 'n+1'" end="16" begin="27" width="12" page="0" />
	</register>
	<register id="revision" acronym="revision"  width="32" offset="0x0" description="The REVISION Register contains the major and minor revisions for the VPAC MSC HWA module. "   >
		<bitfield id="MINOR" rwaccess="RO" description="Minor Revision.  Y as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owne r. Y changes ONLY when: (1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indica tes which features are exactly available. (2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon - in which case X will change. Y does NOT change due to : (1) Bug fixes (2) Typos or clarifications (3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable. Spec owner maintains a customer-invisible number 'S' which changes due to: (1) Typos/clarifications (2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the I P bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should document the corresponding spec number (X.Y.S) in its release notes." end="0" begin="5" width="6" page="0" />
		<bitfield id="CUSTOM" rwaccess="RO" description="Indicates a special version for a particular device.  Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers.  0 if non-c ustom." end="6" begin="7" width="2" page="0" />
		<bitfield id="MAJOR" rwaccess="RO" description="Major Revision.  X as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner.  X is part of IP numbering X.Y.R.Z.X changes ONLY when: (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same. X does NOT change due to: (1) Bug fixes (2) Change in feature parameters." end="8" begin="10" width="3" page="0" />
		<bitfield id="RTL" rwaccess="RO" description="RTL Version. R as described in PDR with additional clarifications and definitions below.  Must be easily ECO-able or controlled during fabrication.  Ideally through a top level metal mask or e-fuse. This number is maintained/owned by IP design owner. RTL follows a numbering such as X.Y.R.Z which are explained in this table. R changes ONLY when : (1) PDS uploads occur which may have been due to spec changes (2) Bug fixes occur (3) Resets to '0' when X or Y changes. Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments." end="11" begin="15" width="5" page="0" />
		<bitfield id="FUNC" rwaccess="RO" description="Function indicates a software compatible module family. If there is no level of software compatibility a new FUNC number, and hence PID, should be assigned." end="16" begin="27" width="12" page="0" />
		<bitfield id="BU" rwaccess="RO" description="BU indicatorDSPS ==> 0x0 WTBU ==> 0x1 Processors ==> 0x2" end="28" begin="29" width="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description="Used to  distinguish between old scheme and new scheme. Spare bit to encode future schemes" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="control" acronym="control"  width="32" offset="0x4" description="The CONTROL Register allows the CPU to control various aspects of the module. "   >
		<bitfield id="msc_enable" rwaccess="RW" description="MSC Core Enable: Enables the MSC HWA.(Must be enabled even when MSC is strictly in the loopback-only mode.  Individual resizing filter is enabled only when the output buffer associated with the filter is enabled in the LSE configuration.) 0: Disable 1: Enable" end="0" begin="0" width="1" page="0" />
	</register>
<register id="status_param" acronym="status_param"  width="32" offset="0x0" description="The STATUS_PARAM register returns the LSE compile configuration parameters."   >
	<bitfield id="NTHR" rwaccess="RO" description="Number of threads supported" end="0" begin="1" width="2" page="0" />
	<bitfield id="VPORT_THR" rwaccess="RO" description="Number of VPORT input enabled" end="2" begin="2" width="1" page="0" />
	<bitfield id="SL2_IN_CH_THR" rwaccess="RO" description="Number of Input Channels per thread" end="3" begin="5" width="3" page="0" />
	<bitfield id="SL2_OUT_CH" rwaccess="RO" description="Number of SL2 Output Channels" end="6" begin="9" width="4" page="0" />
	<bitfield id="SL2_OUT_H3A_CH" rwaccess="RO" description="Number of SL2 H3A Output Channels" end="10" begin="11" width="2" page="0" />
	<bitfield id="CORE_DW" rwaccess="RO" description="Core Input Data Bus Width" end="12" begin="16" width="5" page="0" />
	<bitfield id="PIX_MX_HT" rwaccess="RO" description="Core_Input Pixel Matrix Height" end="17" begin="19" width="3" page="0" />
	<bitfield id="HV_INSERT" rwaccess="RO" description="H/VBLANK Insertion Supported (if 1)" end="20" begin="20" width="1" page="0" />
	<bitfield id="BIT_AOFFSET" rwaccess="RO" description="Source nibble offset address Supported (if 1)" end="21" begin="21" width="1" page="0" />
	<bitfield id="LINE_SKIP_EN" rwaccess="RO" description="Source Line Inc by 2 Supported (if 1)" end="22" begin="22" width="1" page="0" />
	<bitfield id="CORE_OUT_DW" rwaccess="RO" description="Core Output Channel Data Width" end="23" begin="27" width="5" page="0" />
	<bitfield id="CORE_OUT_2D" rwaccess="RO" description="1D or 2D output addressing mode(2D if 1)" end="28" begin="28" width="1" page="0" />
	<bitfield id="OUT_SKIP_EN" rwaccess="RO" description="Output Auto-Skip Enable" end="29" begin="29" width="1" page="0" />
	<bitfield id="BYPASS_CH" rwaccess="RO" description="Number of available input channel selection for loopback mode" end="30" begin="31" width="2" page="0" />
</register>
<register id="status_error" acronym="status_error"  width="32" offset="0x4" description="The STATUS_ERROR register returns the LSE error status."   >
	<bitfield id="vm_rd_err" rwaccess="RW" description="VBUSM I/F Last Read Error Status [4:3] Read Channel Number [2:0] VBUSM read error status" end="0" begin="4" width="5" page="0" />
	<bitfield id="vm_wr_err" rwaccess="RW" description="VBUSM I/F Last Write Error Status [14:11] Write Channel Number [10:8] VBUSM write error status" end="8" begin="14" width="7" page="0" />
</register>
<register id="status_idle_mode" acronym="status_idle_mode"  width="32" offset="0x8" description="The STATUS_IDLE_MODE register returns IDLE status of LSE VBUSM port and in/output channels -  0: IDLE   1: ACTIVE "   >
	<bitfield id="vm_rd_port" rwaccess="RO" description="SL2 vbusm I/F Read Port Status" end="0" begin="0" width="1" page="0" />
	<bitfield id="vm_wr_port" rwaccess="RO" description="SL2 vbusm I/F Write Port Status" end="1" begin="1" width="1" page="0" />
	<bitfield id="lse_in_chan" rwaccess="RO" description="Input Channel[1:0] Status" end="4" begin="5" width="2" page="0" />
	<bitfield id="lse_out_chan" rwaccess="RO" description="Output Channel[9:0] Status" end="12" begin="21" width="10" page="0" />
</register>
<register id="cfg_lse" acronym="cfg_lse"  width="32" offset="0xC" description="The CFG_LSE register configures the LSE general hardware modes."   >
	<bitfield id="loopback_en" rwaccess="RW" description="LSE loopback mode enable 0: Disable 1: EnableWhen enabled, the second thread's input channel data (middle tap data) is looped back out to the last (#9) output channel." end="0" begin="0" width="1" page="0" />
	<bitfield id="loopback_core_en" rwaccess="RW" description="Functional path (data to HWA core) enable during loopback mode 0: Disable 1: EnableWhen enabled, the loopback-enabled input channel is used also for CORE data input. Otherwise, it is strictly used for the loopback path." end="1" begin="1" width="1" page="0" />
	<bitfield id="vm_arb_fixed_mode" rwaccess="RW" description="VBUSM Arbitration Fixed Mode select 0:  Round-Robin Arbitration (default) 1:  Fixed-mode Arbitration" end="4" begin="4" width="1" page="0" />
	<bitfield id="psa_en" rwaccess="RW" description="Test mode Output Channel Signature Generation Enable  0:  Disable (default) 1:  EnableWhen enabled, LSE generates a unique CRC signature for each output channel's frame data at frame completion." end="8" begin="8" width="1" page="0" />
</register>
<register id="psa_signature" acronym="psa_signature"  width="32" offset="0x140" description="The PSA_SIGNATURE register returns the captured PSA signature value of the last frame data of output channel [a]."   >
	<bitfield id="value" rwaccess="RO" description="32-bit CRC signature value " end="0" begin="31" width="32" page="0" />
</register>
<register id="dbg" acronym="dbg"  width="32" offset="0x1E0" description="The DBG register returns the current status of internal FSM - TI internal use only."   >
	<bitfield id="status" rwaccess="RO" description="Debug status" end="0" begin="31" width="32" page="0" />
</register>
<register id="REVISION" acronym="REVISION"  width="32" offset="0x0" description="The Revision Register contains the major and minor revisions for the module."   >
	<bitfield id="revmin" rwaccess="RO" description="Minor revision" end="0" begin="5" width="6" page="0" />
	<bitfield id="custom" rwaccess="RO" description="Custom" end="6" begin="7" width="2" page="0" />
	<bitfield id="revmaj" rwaccess="RO" description="Major revision" end="8" begin="10" width="3" page="0" />
	<bitfield id="revrtl" rwaccess="RO" description="RTL revision. Will vary depending on release." end="11" begin="15" width="5" page="0" />
	<bitfield id="modid" rwaccess="RO" description="Module ID field" end="16" begin="31" width="16" page="0" />
</register>
<register id="CONTROL" acronym="CONTROL"  width="32" offset="0x4" description="This contains parameters to control NF Core"   >
	<bitfield id="reserved" rwaccess="RW" description="Reserved" end="0" begin="0" width="1" page="0" />
	<bitfield id="enable_generic_filtering" rwaccess="RW" description="Filter mode, 0=> Bi-lateral filtering, 1= Generic 2D Filtering" end="1" begin="1" width="1" page="0" />
	<bitfield id="adaptive_mode" rwaccess="RW" description="Defines what controls the selection of the sub table.                                                                     0 = Bi-lateral filtering Adaptive mode is Disabled and sub_table_select defines which sub table is used                                                                     1 = Bi-lateral filtering Adaptive mode is Enabled and the 4x4 avg is used to determine which sub table is used" end="2" begin="2" width="1" page="0" />
	<bitfield id="skip_mode" rwaccess="RW" description="Skip Mode.                                                                     0 = Disabled                                                                     1 = Enabled" end="3" begin="3" width="1" page="0" />
	<bitfield id="skip_odd_mode" rwaccess="RW" description="Skip Odd Mode.                                                                     0 = Disabled                                                                     1 = Enabled" end="4" begin="4" width="1" page="0" />
	<bitfield id="interleave_mode" rwaccess="RW" description="Interleave Mode.                                                                     0 = Disabled                                                                     1 = Enabled" end="5" begin="5" width="1" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Always read as 0.  Writes have no affect" end="6" begin="10" width="5" page="0" />
	<bitfield id="output_shift" rwaccess="RW" description="Signed 4 bit  (24 is added before using it inside IP)" end="11" begin="14" width="4" page="0" />
	<bitfield id="output_offset" rwaccess="RW" description="unsigned offset value to added to output after shifting and before clipping" end="15" begin="26" width="12" page="0" />
	<bitfield id="num_sub_tables" rwaccess="RW" description="Defines the number of sub-tables                                                                     0 = 1 table                                                                     1 = 2 sub tables                                                                     2 = 4 sub tables                                                                     3 = 8 sub tables" end="27" begin="28" width="2" page="0" />
	<bitfield id="sub_table_select" rwaccess="RW" description="Defines which sub table is used statically. Only valid when adaptive_mode is disabledThis allows the SW to statically define which sub table to use throughout the frame. SW must set this before the first  line of the frame                                                                     0 = sub Table 0 selected                                                                     1 = sub Table 1 selected                                                                     .                                                                     7 = sub Table 7 selected" end="29" begin="31" width="3" page="0" />
</register>
<register id="CENTER_WEIGHT" acronym="CENTER_WEIGHT"  width="32" offset="0x8" description="Contain center weight parameter"   >
	<bitfield id="central_pixel_weight_w00" rwaccess="RW" description="Central pixel weight,  8 bit unsigned in Bi-lateral filtering, 9 bit signed in Generic 2D Filtering" end="0" begin="8" width="9" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Always read as 0.  Writes have no affect" end="9" begin="31" width="23" page="0" />
</register>
<register id="DEBUG" acronym="DEBUG"  width="32" offset="0x80" description="Debug"   >
	<bitfield id="t_state" rwaccess="RO" description="StateMachine State" end="0" begin="3" width="4" page="0" />
	<bitfield id="in_count" rwaccess="RO" description="input  free running counter , gets reset on start of line" end="4" begin="7" width="4" page="0" />
	<bitfield id="out_count" rwaccess="RO" description="output free running counter , gets reset on start of line" end="8" begin="11" width="4" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Always read as 0.  Writes have no affect" end="12" begin="29" width="18" page="0" />
	<bitfield id="bypass" rwaccess="RW" description="Bypass Mode When enabled output equals the input , namely  C2_R0 input matrix" end="31" begin="31" width="1" page="0" />
</register>
<register id="Weight_LUT" acronym="Weight_LUT"  width="32" offset="0x100" description="This contains weights for LUT. These acts as 1280 size LUT (8 bit each) in Bi-lateral mode, while 24 size (9 bit in 16 bit container) in Generic Filtering mode"   >
	<bitfield id="w_0" rwaccess="RW" description="weight W_0" end="0" begin="7" width="8" page="0" />
	<bitfield id="w_1" rwaccess="RW" description="weight W_1" end="8" begin="15" width="8" page="0" />
	<bitfield id="w_2" rwaccess="RW" description="weight W_2" end="16" begin="23" width="8" page="0" />
	<bitfield id="w_3" rwaccess="RW" description="weight W_3" end="24" begin="31" width="8" page="0" />
</register>
<register id="status_param" acronym="status_param"  width="32" offset="0x0" description="The STATUS_PARAM register returns the LSE compile configuration parameters."   >
	<bitfield id="NTHR" rwaccess="RO" description="Number of threads supported" end="0" begin="1" width="2" page="0" />
	<bitfield id="VPORT_THR" rwaccess="RO" description="Number of VPORT input enabled" end="2" begin="2" width="1" page="0" />
	<bitfield id="SL2_IN_CH_THR" rwaccess="RO" description="Number of Input Channels per thread" end="3" begin="5" width="3" page="0" />
	<bitfield id="SL2_OUT_CH" rwaccess="RO" description="Number of SL2 Output Channels" end="6" begin="9" width="4" page="0" />
	<bitfield id="SL2_OUT_H3A_CH" rwaccess="RO" description="Number of SL2 H3A Output Channels" end="10" begin="11" width="2" page="0" />
	<bitfield id="CORE_DW" rwaccess="RO" description="Core Input Data Bus Width" end="12" begin="16" width="5" page="0" />
	<bitfield id="PIX_MX_HT" rwaccess="RO" description="Core_Input Pixel Matrix Height" end="17" begin="19" width="3" page="0" />
	<bitfield id="HV_INSERT" rwaccess="RO" description="H/VBLANK Insertion Supported (if 1)" end="20" begin="20" width="1" page="0" />
	<bitfield id="BIT_AOFFSET" rwaccess="RO" description="Source nibble offset address Supported (if 1)" end="21" begin="21" width="1" page="0" />
	<bitfield id="LINE_SKIP_EN" rwaccess="RO" description="Source Line Inc by 2 Supported (if 1)" end="22" begin="22" width="1" page="0" />
	<bitfield id="CORE_OUT_DW" rwaccess="RO" description="Core Output Channel Data Width" end="23" begin="27" width="5" page="0" />
	<bitfield id="CORE_OUT_2D" rwaccess="RO" description="1D or 2D output addressing mode(2D if 1)" end="28" begin="28" width="1" page="0" />
	<bitfield id="OUT_SKIP_EN" rwaccess="RO" description="Output Auto-Skip Enable" end="29" begin="29" width="1" page="0" />
	<bitfield id="BYPASS_CH" rwaccess="RO" description="Number of available input channel selection for loopback mode" end="30" begin="31" width="2" page="0" />
</register>
<register id="status_error" acronym="status_error"  width="32" offset="0x4" description="The STATUS_ERROR register returns the LSE error status."   >
	<bitfield id="vm_rd_err" rwaccess="RW" description="VBUSM I/F Last Read Error Status [4:3] Read Channel Number [2:0] VBUSM read error status" end="0" begin="4" width="5" page="0" />
	<bitfield id="vm_wr_err" rwaccess="RW" description="VBUSM I/F Last Write Error Status [14:11] Write Channel Number [10:8] VBUSM write error status" end="8" begin="14" width="7" page="0" />
</register>
<register id="status_idle_mode" acronym="status_idle_mode"  width="32" offset="0x8" description="The STATUS_IDLE_MODE register returns IDLE status of LSE VBUSM port and in/output channels -  0: IDLE   1: ACTIVE "   >
	<bitfield id="vm_rd_port" rwaccess="RO" description="SL2 vbusm I/F Read Port Status" end="0" begin="0" width="1" page="0" />
	<bitfield id="vm_wr_port" rwaccess="RO" description="SL2 vbusm I/F Write Port Status" end="1" begin="1" width="1" page="0" />
	<bitfield id="lse_in_chan" rwaccess="RO" description="Input Channel[0:0] Status" end="4" begin="4" width="1" page="0" />
	<bitfield id="lse_out_chan" rwaccess="RO" description="Output Channel[0:0] Status" end="12" begin="12" width="1" page="0" />
</register>
<register id="cfg_lse" acronym="cfg_lse"  width="32" offset="0xC" description="The CFG_LSE register configures the LSE general hardware modes."   >
	<bitfield id="loopback_en" rwaccess="RW" description="LSE loopback mode enable 0: Disable 1: EnableWhen enabled, the input channel data (middle tap data) is looped back out to the output channel." end="0" begin="0" width="1" page="0" />
	<bitfield id="loopback_core_en" rwaccess="RW" description="Functional path (data to HWA core) enable during loopback mode 0: Disable 1: EnableWhen enabled, the loopback-enabled input channel is used also for CORE data input. Otherwise, it is strictly used for the loopback path." end="1" begin="1" width="1" page="0" />
	<bitfield id="vm_arb_fixed_mode" rwaccess="RW" description="VBUSM Arbitration Fixed Mode select 0:  Round-Robin Arbitration (default) 1:  Fixed-mode Arbitration" end="4" begin="4" width="1" page="0" />
	<bitfield id="psa_en" rwaccess="RW" description="Test mode Output Channel Signature Generation Enable  0:  Disable (default) 1:  EnableWhen enabled, LSE generates a unique CRC signature for each output channel's frame data at frame completion." end="8" begin="8" width="1" page="0" />
</register>
<register id="psa_signature" acronym="psa_signature"  width="32" offset="0x140" description="The PSA_SIGNATURE register returns the captured PSA signature value of the last frame data of output channel [a]."   >
	<bitfield id="value" rwaccess="RO" description="32-bit CRC signature value " end="0" begin="31" width="32" page="0" />
</register>
<register id="dbg" acronym="dbg"  width="32" offset="0x1E0" description="The DBG register returns the current status of internal FSM - TI internal use only."   >
	<bitfield id="status" rwaccess="RO" description="Debug status" end="0" begin="31" width="32" page="0" />
</register>
<register id="dru_pid" acronym="dru_pid"  width="32" offset="0x0" description="Peripheral ID Register"   >
	<bitfield id="revision" rwaccess="RO" description="PID Revision" end="0" begin="31" width="32" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="32" begin="63" width="32" page="0" />
</register>
<register id="dru_capabilities" acronym="dru_capabilities"  width="32" offset="0x8" description="DRU Capabilities: Lists the capabilities of the channel for TR TYPE and formatting functions"   >
	<bitfield id="type0" rwaccess="RO" description="Type 0 TR is supported" end="0" begin="0" width="1" page="0" />
	<bitfield id="type1" rwaccess="RO" description="Type 1 TR is supported" end="1" begin="1" width="1" page="0" />
	<bitfield id="type2" rwaccess="RO" description="Type 2 TR is supported" end="2" begin="2" width="1" page="0" />
	<bitfield id="type3" rwaccess="RO" description="Type 3 TR is supported" end="3" begin="3" width="1" page="0" />
	<bitfield id="type4" rwaccess="RO" description="Type 4 TR is supported" end="4" begin="4" width="1" page="0" />
	<bitfield id="type5" rwaccess="RO" description="Type 5 TR is supported" end="5" begin="5" width="1" page="0" />
	<bitfield id="type6" rwaccess="RO" description="Type 6 TR is supported" end="6" begin="6" width="1" page="0" />
	<bitfield id="type7" rwaccess="RO" description="Type 7 TR is supported" end="7" begin="7" width="1" page="0" />
	<bitfield id="type8" rwaccess="RO" description="Type 8 TR is supported" end="8" begin="8" width="1" page="0" />
	<bitfield id="type9" rwaccess="RO" description="Type 9 TR is supported" end="9" begin="9" width="1" page="0" />
	<bitfield id="type10" rwaccess="RO" description="Type 10 TR is supported" end="10" begin="10" width="1" page="0" />
	<bitfield id="type11" rwaccess="RO" description="Type 11 TR is supported" end="11" begin="11" width="1" page="0" />
	<bitfield id="type12" rwaccess="RO" description="Type 12 TR is supported" end="12" begin="12" width="1" page="0" />
	<bitfield id="type13" rwaccess="RO" description="Type 13 TR is supported" end="13" begin="13" width="1" page="0" />
	<bitfield id="type14" rwaccess="RO" description="Type 14 TR is supported" end="14" begin="14" width="1" page="0" />
	<bitfield id="type15" rwaccess="RO" description="Type 15 TR is supported" end="15" begin="15" width="1" page="0" />
	<bitfield id="trstatic" rwaccess="RO" description="STATIC Field  is supported" end="16" begin="16" width="1" page="0" />
	<bitfield id="eol" rwaccess="RO" description="EOL Field is supported" end="17" begin="17" width="1" page="0" />
	<bitfield id="local_trig" rwaccess="RO" description="Dedicated Local Trigger is supported" end="18" begin="18" width="1" page="0" />
	<bitfield id="global_trig" rwaccess="RO" description="Global Triggers 0 and 1 are supported" end="19" begin="19" width="1" page="0" />
	<bitfield id="rsvd_conf_spec" rwaccess="RO" description="Reserved for Configuration Specific Features. This implementation has no configuration specific features." end="20" begin="31" width="12" page="0" />
	<bitfield id="amode" rwaccess="RO" description="The maximum AMODE that is supported. If AMODE is supported then DIR field must be supported for that AMODE." end="32" begin="34" width="3" page="0" />
	<bitfield id="eltype" rwaccess="RO" description="Maximum element type value that is supported" end="35" begin="38" width="4" page="0" />
	<bitfield id="dfmt" rwaccess="RO" description="Maximum data reformatting function that is supported" end="39" begin="42" width="4" page="0" />
	<bitfield id="sectr" rwaccess="RO" description="Maximum second TR function that is supported" end="43" begin="46" width="4" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="47" begin="63" width="17" page="0" />
</register>
<register id="dru_shared_evt_set" acronym="dru_shared_evt_set"  width="32" offset="0x0" description="DRU Shared Event Set Register"   >
	<bitfield id="prot_err" rwaccess="WO" description="Set the Prot Error event" end="0" begin="0" width="1" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="1" begin="63" width="63" page="0" />
</register>
<register id="dru_comp_evt_set0" acronym="dru_comp_evt_set0"  width="32" offset="0x40" description="DRU Completion Event Set Register"   >
	<bitfield id="comp_evt0" rwaccess="WO" description="Set the Completion Event for channel 0" end="0" begin="0" width="1" page="0" />
	<bitfield id="comp_evt1" rwaccess="WO" description="Set the Completion Event for channel 1" end="1" begin="1" width="1" page="0" />
	<bitfield id="comp_evt2" rwaccess="WO" description="Set the Completion Event for channel 2" end="2" begin="2" width="1" page="0" />
	<bitfield id="comp_evt3" rwaccess="WO" description="Set the Completion Event for channel 3" end="3" begin="3" width="1" page="0" />
	<bitfield id="comp_evt4" rwaccess="WO" description="Set the Completion Event for channel 4" end="4" begin="4" width="1" page="0" />
	<bitfield id="comp_evt5" rwaccess="WO" description="Set the Completion Event for channel 5" end="5" begin="5" width="1" page="0" />
	<bitfield id="comp_evt6" rwaccess="WO" description="Set the Completion Event for channel 6" end="6" begin="6" width="1" page="0" />
	<bitfield id="comp_evt7" rwaccess="WO" description="Set the Completion Event for channel 7" end="7" begin="7" width="1" page="0" />
	<bitfield id="comp_evt8" rwaccess="WO" description="Set the Completion Event for channel 8" end="8" begin="8" width="1" page="0" />
	<bitfield id="comp_evt9" rwaccess="WO" description="Set the Completion Event for channel 9" end="9" begin="9" width="1" page="0" />
	<bitfield id="comp_evt10" rwaccess="WO" description="Set the Completion Event for channel 10" end="10" begin="10" width="1" page="0" />
	<bitfield id="comp_evt11" rwaccess="WO" description="Set the Completion Event for channel 11" end="11" begin="11" width="1" page="0" />
	<bitfield id="comp_evt12" rwaccess="WO" description="Set the Completion Event for channel 12" end="12" begin="12" width="1" page="0" />
	<bitfield id="comp_evt13" rwaccess="WO" description="Set the Completion Event for channel 13" end="13" begin="13" width="1" page="0" />
	<bitfield id="comp_evt14" rwaccess="WO" description="Set the Completion Event for channel 14" end="14" begin="14" width="1" page="0" />
	<bitfield id="comp_evt15" rwaccess="WO" description="Set the Completion Event for channel 15" end="15" begin="15" width="1" page="0" />
	<bitfield id="comp_evt16" rwaccess="WO" description="Set the Completion Event for channel 16" end="16" begin="16" width="1" page="0" />
	<bitfield id="comp_evt17" rwaccess="WO" description="Set the Completion Event for channel 17" end="17" begin="17" width="1" page="0" />
	<bitfield id="comp_evt18" rwaccess="WO" description="Set the Completion Event for channel 18" end="18" begin="18" width="1" page="0" />
	<bitfield id="comp_evt19" rwaccess="WO" description="Set the Completion Event for channel 19" end="19" begin="19" width="1" page="0" />
	<bitfield id="comp_evt20" rwaccess="WO" description="Set the Completion Event for channel 20" end="20" begin="20" width="1" page="0" />
	<bitfield id="comp_evt21" rwaccess="WO" description="Set the Completion Event for channel 21" end="21" begin="21" width="1" page="0" />
	<bitfield id="comp_evt22" rwaccess="WO" description="Set the Completion Event for channel 22" end="22" begin="22" width="1" page="0" />
	<bitfield id="comp_evt23" rwaccess="WO" description="Set the Completion Event for channel 23" end="23" begin="23" width="1" page="0" />
	<bitfield id="comp_evt24" rwaccess="WO" description="Set the Completion Event for channel 24" end="24" begin="24" width="1" page="0" />
	<bitfield id="comp_evt25" rwaccess="WO" description="Set the Completion Event for channel 25" end="25" begin="25" width="1" page="0" />
	<bitfield id="comp_evt26" rwaccess="WO" description="Set the Completion Event for channel 26" end="26" begin="26" width="1" page="0" />
	<bitfield id="comp_evt27" rwaccess="WO" description="Set the Completion Event for channel 27" end="27" begin="27" width="1" page="0" />
	<bitfield id="comp_evt28" rwaccess="WO" description="Set the Completion Event for channel 28" end="28" begin="28" width="1" page="0" />
	<bitfield id="comp_evt29" rwaccess="WO" description="Set the Completion Event for channel 29" end="29" begin="29" width="1" page="0" />
	<bitfield id="comp_evt30" rwaccess="WO" description="Set the Completion Event for channel 30" end="30" begin="30" width="1" page="0" />
	<bitfield id="comp_evt31" rwaccess="WO" description="Set the Completion Event for channel 31" end="31" begin="31" width="1" page="0" />
</register>
<register id="dru_err_evt_set0" acronym="dru_err_evt_set0"  width="32" offset="0x80" description="DRU Error Event Set Register"   >
	<bitfield id="err_evt0" rwaccess="WO" description="Set the Error Event for channel 0" end="0" begin="0" width="1" page="0" />
	<bitfield id="err_evt1" rwaccess="WO" description="Set the Error Event for channel 1" end="1" begin="1" width="1" page="0" />
	<bitfield id="err_evt2" rwaccess="WO" description="Set the Error Event for channel 2" end="2" begin="2" width="1" page="0" />
	<bitfield id="err_evt3" rwaccess="WO" description="Set the Error Event for channel 3" end="3" begin="3" width="1" page="0" />
	<bitfield id="err_evt4" rwaccess="WO" description="Set the Error Event for channel 4" end="4" begin="4" width="1" page="0" />
	<bitfield id="err_evt5" rwaccess="WO" description="Set the Error Event for channel 5" end="5" begin="5" width="1" page="0" />
	<bitfield id="err_evt6" rwaccess="WO" description="Set the Error Event for channel 6" end="6" begin="6" width="1" page="0" />
	<bitfield id="err_evt7" rwaccess="WO" description="Set the Error Event for channel 7" end="7" begin="7" width="1" page="0" />
	<bitfield id="err_evt8" rwaccess="WO" description="Set the Error Event for channel 8" end="8" begin="8" width="1" page="0" />
	<bitfield id="err_evt9" rwaccess="WO" description="Set the Error Event for channel 9" end="9" begin="9" width="1" page="0" />
	<bitfield id="err_evt10" rwaccess="WO" description="Set the Error Event for channel 10" end="10" begin="10" width="1" page="0" />
	<bitfield id="err_evt11" rwaccess="WO" description="Set the Error Event for channel 11" end="11" begin="11" width="1" page="0" />
	<bitfield id="err_evt12" rwaccess="WO" description="Set the Error Event for channel 12" end="12" begin="12" width="1" page="0" />
	<bitfield id="err_evt13" rwaccess="WO" description="Set the Error Event for channel 13" end="13" begin="13" width="1" page="0" />
	<bitfield id="err_evt14" rwaccess="WO" description="Set the Error Event for channel 14" end="14" begin="14" width="1" page="0" />
	<bitfield id="err_evt15" rwaccess="WO" description="Set the Error Event for channel 15" end="15" begin="15" width="1" page="0" />
	<bitfield id="err_evt16" rwaccess="WO" description="Set the Error Event for channel 16" end="16" begin="16" width="1" page="0" />
	<bitfield id="err_evt17" rwaccess="WO" description="Set the Error Event for channel 17" end="17" begin="17" width="1" page="0" />
	<bitfield id="err_evt18" rwaccess="WO" description="Set the Error Event for channel 18" end="18" begin="18" width="1" page="0" />
	<bitfield id="err_evt19" rwaccess="WO" description="Set the Error Event for channel 19" end="19" begin="19" width="1" page="0" />
	<bitfield id="err_evt20" rwaccess="WO" description="Set the Error Event for channel 20" end="20" begin="20" width="1" page="0" />
	<bitfield id="err_evt21" rwaccess="WO" description="Set the Error Event for channel 21" end="21" begin="21" width="1" page="0" />
	<bitfield id="err_evt22" rwaccess="WO" description="Set the Error Event for channel 22" end="22" begin="22" width="1" page="0" />
	<bitfield id="err_evt23" rwaccess="WO" description="Set the Error Event for channel 23" end="23" begin="23" width="1" page="0" />
	<bitfield id="err_evt24" rwaccess="WO" description="Set the Error Event for channel 24" end="24" begin="24" width="1" page="0" />
	<bitfield id="err_evt25" rwaccess="WO" description="Set the Error Event for channel 25" end="25" begin="25" width="1" page="0" />
	<bitfield id="err_evt26" rwaccess="WO" description="Set the Error Event for channel 26" end="26" begin="26" width="1" page="0" />
	<bitfield id="err_evt27" rwaccess="WO" description="Set the Error Event for channel 27" end="27" begin="27" width="1" page="0" />
	<bitfield id="err_evt28" rwaccess="WO" description="Set the Error Event for channel 28" end="28" begin="28" width="1" page="0" />
	<bitfield id="err_evt29" rwaccess="WO" description="Set the Error Event for channel 29" end="29" begin="29" width="1" page="0" />
	<bitfield id="err_evt30" rwaccess="WO" description="Set the Error Event for channel 30" end="30" begin="30" width="1" page="0" />
	<bitfield id="err_evt31" rwaccess="WO" description="Set the Error Event for channel 31" end="31" begin="31" width="1" page="0" />
</register>
<register id="dru_local_evt_set0" acronym="dru_local_evt_set0"  width="32" offset="0xC0" description="DRU Local Event Set Register"   >
	<bitfield id="comp_evt0" rwaccess="WO" description="Set the Local Event for channel 0" end="0" begin="0" width="1" page="0" />
	<bitfield id="comp_evt1" rwaccess="WO" description="Set the Local Event for channel 1" end="1" begin="1" width="1" page="0" />
	<bitfield id="comp_evt2" rwaccess="WO" description="Set the Local Event for channel 2" end="2" begin="2" width="1" page="0" />
	<bitfield id="comp_evt3" rwaccess="WO" description="Set the Local Event for channel 3" end="3" begin="3" width="1" page="0" />
	<bitfield id="comp_evt4" rwaccess="WO" description="Set the Local Event for channel 4" end="4" begin="4" width="1" page="0" />
	<bitfield id="comp_evt5" rwaccess="WO" description="Set the Local Event for channel 5" end="5" begin="5" width="1" page="0" />
	<bitfield id="comp_evt6" rwaccess="WO" description="Set the Local Event for channel 6" end="6" begin="6" width="1" page="0" />
	<bitfield id="comp_evt7" rwaccess="WO" description="Set the Local Event for channel 7" end="7" begin="7" width="1" page="0" />
	<bitfield id="comp_evt8" rwaccess="WO" description="Set the Local Event for channel 8" end="8" begin="8" width="1" page="0" />
	<bitfield id="comp_evt9" rwaccess="WO" description="Set the Local Event for channel 9" end="9" begin="9" width="1" page="0" />
	<bitfield id="comp_evt10" rwaccess="WO" description="Set the Local Event for channel 10" end="10" begin="10" width="1" page="0" />
	<bitfield id="comp_evt11" rwaccess="WO" description="Set the Local Event for channel 11" end="11" begin="11" width="1" page="0" />
	<bitfield id="comp_evt12" rwaccess="WO" description="Set the Local Event for channel 12" end="12" begin="12" width="1" page="0" />
	<bitfield id="comp_evt13" rwaccess="WO" description="Set the Local Event for channel 13" end="13" begin="13" width="1" page="0" />
	<bitfield id="comp_evt14" rwaccess="WO" description="Set the Local Event for channel 14" end="14" begin="14" width="1" page="0" />
	<bitfield id="comp_evt15" rwaccess="WO" description="Set the Local Event for channel 15" end="15" begin="15" width="1" page="0" />
	<bitfield id="comp_evt16" rwaccess="WO" description="Set the Local Event for channel 16" end="16" begin="16" width="1" page="0" />
	<bitfield id="comp_evt17" rwaccess="WO" description="Set the Local Event for channel 17" end="17" begin="17" width="1" page="0" />
	<bitfield id="comp_evt18" rwaccess="WO" description="Set the Local Event for channel 18" end="18" begin="18" width="1" page="0" />
	<bitfield id="comp_evt19" rwaccess="WO" description="Set the Local Event for channel 19" end="19" begin="19" width="1" page="0" />
	<bitfield id="comp_evt20" rwaccess="WO" description="Set the Local Event for channel 20" end="20" begin="20" width="1" page="0" />
	<bitfield id="comp_evt21" rwaccess="WO" description="Set the Local Event for channel 21" end="21" begin="21" width="1" page="0" />
	<bitfield id="comp_evt22" rwaccess="WO" description="Set the Local Event for channel 22" end="22" begin="22" width="1" page="0" />
	<bitfield id="comp_evt23" rwaccess="WO" description="Set the Local Event for channel 23" end="23" begin="23" width="1" page="0" />
	<bitfield id="comp_evt24" rwaccess="WO" description="Set the Local Event for channel 24" end="24" begin="24" width="1" page="0" />
	<bitfield id="comp_evt25" rwaccess="WO" description="Set the Local Event for channel 25" end="25" begin="25" width="1" page="0" />
	<bitfield id="comp_evt26" rwaccess="WO" description="Set the Local Event for channel 26" end="26" begin="26" width="1" page="0" />
	<bitfield id="comp_evt27" rwaccess="WO" description="Set the Local Event for channel 27" end="27" begin="27" width="1" page="0" />
	<bitfield id="comp_evt28" rwaccess="WO" description="Set the Local Event for channel 28" end="28" begin="28" width="1" page="0" />
	<bitfield id="comp_evt29" rwaccess="WO" description="Set the Local Event for channel 29" end="29" begin="29" width="1" page="0" />
	<bitfield id="comp_evt30" rwaccess="WO" description="Set the Local Event for channel 30" end="30" begin="30" width="1" page="0" />
	<bitfield id="comp_evt31" rwaccess="WO" description="Set the Local Event for channel 31" end="31" begin="31" width="1" page="0" />
</register>
<register id="cfg" acronym="cfg"  width="32" offset="0x0" description="Configuration Register for Queue 0"   >
	<bitfield id="pri" rwaccess="RW" description="This configures the priority for QUEUE0. This will be the priority that will be presented on the External bus for all commands from this queue." end="0" begin="2" width="3" page="0" />
	<bitfield id="orderid" rwaccess="RW" description="This configures the orderid for QUEUE0." end="4" begin="7" width="4" page="0" />
	<bitfield id="qos" rwaccess="RW" description="This configures the QOS for QUEUE0. This should only be set for fixed priority queues and the lower queue should have the lower QoS." end="8" begin="10" width="3" page="0" />
	<bitfield id="consecutive_trans" rwaccess="RW" description="This is the number of consecutive transactions that will be sent before allowing another queue of equal level to arbitrate to send commands. This is the maximum number of commands that it can send. If the queue has any delays such as virtual address lookup then the arbitration will be forced regardless of the number of commands." end="16" begin="23" width="8" page="0" />
	<bitfield id="rearb_wait" rwaccess="RW" description="This is the number of commands that will be sent by other queues before allowing the queue to arbitrate again for the right to send commands. This is only started when a queue exhausted its consecutive trans count." end="24" begin="31" width="8" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Reserved." end="32" begin="63" width="32" page="0" />
</register>
<register id="status" acronym="status"  width="32" offset="0x40" description="Status Register for Queue 0"   >
	<bitfield id="wr_top" rwaccess="RO" description="This is the channel that the write half is currently working on." end="0" begin="8" width="9" page="0" />
	<bitfield id="wr_total" rwaccess="RO" description="This is the channel that the read half is currently working on." end="9" begin="17" width="9" page="0" />
	<bitfield id="rd_top" rwaccess="RO" description="This is the channel that the read half is currently working on." end="18" begin="26" width="9" page="0" />
	<bitfield id="rd_total" rwaccess="RO" description="This is the channel that the read half is currently working on." end="27" begin="35" width="9" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="36" begin="63" width="28" page="0" />
</register>
<register id="dru_pid" acronym="dru_pid"  width="32" offset="0x0" description="Peripheral ID Register"   >
	<bitfield id="revision" rwaccess="RO" description="PID Revision" end="0" begin="31" width="32" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="32" begin="63" width="32" page="0" />
</register>
<register id="dru_capabilities" acronym="dru_capabilities"  width="32" offset="0x8" description="DRU Capabilities: Lists the capabilities of the channel for TR TYPE and formatting functions"   >
	<bitfield id="type0" rwaccess="RO" description="Type 0 TR is supported" end="0" begin="0" width="1" page="0" />
	<bitfield id="type1" rwaccess="RO" description="Type 1 TR is supported" end="1" begin="1" width="1" page="0" />
	<bitfield id="type2" rwaccess="RO" description="Type 2 TR is supported" end="2" begin="2" width="1" page="0" />
	<bitfield id="type3" rwaccess="RO" description="Type 3 TR is supported" end="3" begin="3" width="1" page="0" />
	<bitfield id="type4" rwaccess="RO" description="Type 4 TR is supported" end="4" begin="4" width="1" page="0" />
	<bitfield id="type5" rwaccess="RO" description="Type 5 TR is supported" end="5" begin="5" width="1" page="0" />
	<bitfield id="type6" rwaccess="RO" description="Type 6 TR is supported" end="6" begin="6" width="1" page="0" />
	<bitfield id="type7" rwaccess="RO" description="Type 7 TR is supported" end="7" begin="7" width="1" page="0" />
	<bitfield id="type8" rwaccess="RO" description="Type 8 TR is supported" end="8" begin="8" width="1" page="0" />
	<bitfield id="type9" rwaccess="RO" description="Type 9 TR is supported" end="9" begin="9" width="1" page="0" />
	<bitfield id="type10" rwaccess="RO" description="Type 10 TR is supported" end="10" begin="10" width="1" page="0" />
	<bitfield id="type11" rwaccess="RO" description="Type 11 TR is supported" end="11" begin="11" width="1" page="0" />
	<bitfield id="type12" rwaccess="RO" description="Type 12 TR is supported" end="12" begin="12" width="1" page="0" />
	<bitfield id="type13" rwaccess="RO" description="Type 13 TR is supported" end="13" begin="13" width="1" page="0" />
	<bitfield id="type14" rwaccess="RO" description="Type 14 TR is supported" end="14" begin="14" width="1" page="0" />
	<bitfield id="type15" rwaccess="RO" description="Type 15 TR is supported" end="15" begin="15" width="1" page="0" />
	<bitfield id="trstatic" rwaccess="RO" description="STATIC Field  is supported" end="16" begin="16" width="1" page="0" />
	<bitfield id="eol" rwaccess="RO" description="EOL Field is supported" end="17" begin="17" width="1" page="0" />
	<bitfield id="local_trig" rwaccess="RO" description="Dedicated Local Trigger is supported" end="18" begin="18" width="1" page="0" />
	<bitfield id="global_trig" rwaccess="RO" description="Global Triggers 0 and 1 are supported" end="19" begin="19" width="1" page="0" />
	<bitfield id="rsvd_conf_spec" rwaccess="RO" description="Reserved for Configuration Specific Features. This implementation has no configuration specific features." end="20" begin="31" width="12" page="0" />
	<bitfield id="amode" rwaccess="RO" description="The maximum AMODE that is supported. If AMODE is supported then DIR field must be supported for that AMODE." end="32" begin="34" width="3" page="0" />
	<bitfield id="eltype" rwaccess="RO" description="Maximum element type value that is supported" end="35" begin="38" width="4" page="0" />
	<bitfield id="dfmt" rwaccess="RO" description="Maximum data reformatting function that is supported" end="39" begin="42" width="4" page="0" />
	<bitfield id="sectr" rwaccess="RO" description="Maximum second TR function that is supported" end="43" begin="46" width="4" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="47" begin="63" width="17" page="0" />
</register>
<register id="dru_shared_evt_set" acronym="dru_shared_evt_set"  width="32" offset="0x0" description="DRU Shared Event Set Register"   >
	<bitfield id="prot_err" rwaccess="WO" description="Set the Prot Error event" end="0" begin="0" width="1" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="1" begin="63" width="63" page="0" />
</register>
<register id="dru_comp_evt_set0" acronym="dru_comp_evt_set0"  width="32" offset="0x40" description="DRU Completion Event Set Register"   >
	<bitfield id="comp_evt0" rwaccess="WO" description="Set the Completion Event for channel 0" end="0" begin="0" width="1" page="0" />
	<bitfield id="comp_evt1" rwaccess="WO" description="Set the Completion Event for channel 1" end="1" begin="1" width="1" page="0" />
	<bitfield id="comp_evt2" rwaccess="WO" description="Set the Completion Event for channel 2" end="2" begin="2" width="1" page="0" />
	<bitfield id="comp_evt3" rwaccess="WO" description="Set the Completion Event for channel 3" end="3" begin="3" width="1" page="0" />
	<bitfield id="comp_evt4" rwaccess="WO" description="Set the Completion Event for channel 4" end="4" begin="4" width="1" page="0" />
	<bitfield id="comp_evt5" rwaccess="WO" description="Set the Completion Event for channel 5" end="5" begin="5" width="1" page="0" />
	<bitfield id="comp_evt6" rwaccess="WO" description="Set the Completion Event for channel 6" end="6" begin="6" width="1" page="0" />
	<bitfield id="comp_evt7" rwaccess="WO" description="Set the Completion Event for channel 7" end="7" begin="7" width="1" page="0" />
	<bitfield id="comp_evt8" rwaccess="WO" description="Set the Completion Event for channel 8" end="8" begin="8" width="1" page="0" />
	<bitfield id="comp_evt9" rwaccess="WO" description="Set the Completion Event for channel 9" end="9" begin="9" width="1" page="0" />
	<bitfield id="comp_evt10" rwaccess="WO" description="Set the Completion Event for channel 10" end="10" begin="10" width="1" page="0" />
	<bitfield id="comp_evt11" rwaccess="WO" description="Set the Completion Event for channel 11" end="11" begin="11" width="1" page="0" />
	<bitfield id="comp_evt12" rwaccess="WO" description="Set the Completion Event for channel 12" end="12" begin="12" width="1" page="0" />
	<bitfield id="comp_evt13" rwaccess="WO" description="Set the Completion Event for channel 13" end="13" begin="13" width="1" page="0" />
	<bitfield id="comp_evt14" rwaccess="WO" description="Set the Completion Event for channel 14" end="14" begin="14" width="1" page="0" />
	<bitfield id="comp_evt15" rwaccess="WO" description="Set the Completion Event for channel 15" end="15" begin="15" width="1" page="0" />
	<bitfield id="comp_evt16" rwaccess="WO" description="Set the Completion Event for channel 16" end="16" begin="16" width="1" page="0" />
	<bitfield id="comp_evt17" rwaccess="WO" description="Set the Completion Event for channel 17" end="17" begin="17" width="1" page="0" />
	<bitfield id="comp_evt18" rwaccess="WO" description="Set the Completion Event for channel 18" end="18" begin="18" width="1" page="0" />
	<bitfield id="comp_evt19" rwaccess="WO" description="Set the Completion Event for channel 19" end="19" begin="19" width="1" page="0" />
	<bitfield id="comp_evt20" rwaccess="WO" description="Set the Completion Event for channel 20" end="20" begin="20" width="1" page="0" />
	<bitfield id="comp_evt21" rwaccess="WO" description="Set the Completion Event for channel 21" end="21" begin="21" width="1" page="0" />
	<bitfield id="comp_evt22" rwaccess="WO" description="Set the Completion Event for channel 22" end="22" begin="22" width="1" page="0" />
	<bitfield id="comp_evt23" rwaccess="WO" description="Set the Completion Event for channel 23" end="23" begin="23" width="1" page="0" />
	<bitfield id="comp_evt24" rwaccess="WO" description="Set the Completion Event for channel 24" end="24" begin="24" width="1" page="0" />
	<bitfield id="comp_evt25" rwaccess="WO" description="Set the Completion Event for channel 25" end="25" begin="25" width="1" page="0" />
	<bitfield id="comp_evt26" rwaccess="WO" description="Set the Completion Event for channel 26" end="26" begin="26" width="1" page="0" />
	<bitfield id="comp_evt27" rwaccess="WO" description="Set the Completion Event for channel 27" end="27" begin="27" width="1" page="0" />
	<bitfield id="comp_evt28" rwaccess="WO" description="Set the Completion Event for channel 28" end="28" begin="28" width="1" page="0" />
	<bitfield id="comp_evt29" rwaccess="WO" description="Set the Completion Event for channel 29" end="29" begin="29" width="1" page="0" />
	<bitfield id="comp_evt30" rwaccess="WO" description="Set the Completion Event for channel 30" end="30" begin="30" width="1" page="0" />
	<bitfield id="comp_evt31" rwaccess="WO" description="Set the Completion Event for channel 31" end="31" begin="31" width="1" page="0" />
	<bitfield id="comp_evt32" rwaccess="WO" description="Set the Completion Event for channel 32" end="32" begin="32" width="1" page="0" />
	<bitfield id="comp_evt33" rwaccess="WO" description="Set the Completion Event for channel 33" end="33" begin="33" width="1" page="0" />
	<bitfield id="comp_evt34" rwaccess="WO" description="Set the Completion Event for channel 34" end="34" begin="34" width="1" page="0" />
	<bitfield id="comp_evt35" rwaccess="WO" description="Set the Completion Event for channel 35" end="35" begin="35" width="1" page="0" />
	<bitfield id="comp_evt36" rwaccess="WO" description="Set the Completion Event for channel 36" end="36" begin="36" width="1" page="0" />
	<bitfield id="comp_evt37" rwaccess="WO" description="Set the Completion Event for channel 37" end="37" begin="37" width="1" page="0" />
	<bitfield id="comp_evt38" rwaccess="WO" description="Set the Completion Event for channel 38" end="38" begin="38" width="1" page="0" />
	<bitfield id="comp_evt39" rwaccess="WO" description="Set the Completion Event for channel 39" end="39" begin="39" width="1" page="0" />
	<bitfield id="comp_evt40" rwaccess="WO" description="Set the Completion Event for channel 40" end="40" begin="40" width="1" page="0" />
	<bitfield id="comp_evt41" rwaccess="WO" description="Set the Completion Event for channel 41" end="41" begin="41" width="1" page="0" />
	<bitfield id="comp_evt42" rwaccess="WO" description="Set the Completion Event for channel 42" end="42" begin="42" width="1" page="0" />
	<bitfield id="comp_evt43" rwaccess="WO" description="Set the Completion Event for channel 43" end="43" begin="43" width="1" page="0" />
	<bitfield id="comp_evt44" rwaccess="WO" description="Set the Completion Event for channel 44" end="44" begin="44" width="1" page="0" />
	<bitfield id="comp_evt45" rwaccess="WO" description="Set the Completion Event for channel 45" end="45" begin="45" width="1" page="0" />
	<bitfield id="comp_evt46" rwaccess="WO" description="Set the Completion Event for channel 46" end="46" begin="46" width="1" page="0" />
	<bitfield id="comp_evt47" rwaccess="WO" description="Set the Completion Event for channel 47" end="47" begin="47" width="1" page="0" />
	<bitfield id="comp_evt48" rwaccess="WO" description="Set the Completion Event for channel 48" end="48" begin="48" width="1" page="0" />
	<bitfield id="comp_evt49" rwaccess="WO" description="Set the Completion Event for channel 49" end="49" begin="49" width="1" page="0" />
	<bitfield id="comp_evt50" rwaccess="WO" description="Set the Completion Event for channel 50" end="50" begin="50" width="1" page="0" />
	<bitfield id="comp_evt51" rwaccess="WO" description="Set the Completion Event for channel 51" end="51" begin="51" width="1" page="0" />
	<bitfield id="comp_evt52" rwaccess="WO" description="Set the Completion Event for channel 52" end="52" begin="52" width="1" page="0" />
	<bitfield id="comp_evt53" rwaccess="WO" description="Set the Completion Event for channel 53" end="53" begin="53" width="1" page="0" />
	<bitfield id="comp_evt54" rwaccess="WO" description="Set the Completion Event for channel 54" end="54" begin="54" width="1" page="0" />
	<bitfield id="comp_evt55" rwaccess="WO" description="Set the Completion Event for channel 55" end="55" begin="55" width="1" page="0" />
	<bitfield id="comp_evt56" rwaccess="WO" description="Set the Completion Event for channel 56" end="56" begin="56" width="1" page="0" />
	<bitfield id="comp_evt57" rwaccess="WO" description="Set the Completion Event for channel 57" end="57" begin="57" width="1" page="0" />
	<bitfield id="comp_evt58" rwaccess="WO" description="Set the Completion Event for channel 58" end="58" begin="58" width="1" page="0" />
	<bitfield id="comp_evt59" rwaccess="WO" description="Set the Completion Event for channel 59" end="59" begin="59" width="1" page="0" />
	<bitfield id="comp_evt60" rwaccess="WO" description="Set the Completion Event for channel 60" end="60" begin="60" width="1" page="0" />
	<bitfield id="comp_evt61" rwaccess="WO" description="Set the Completion Event for channel 61" end="61" begin="61" width="1" page="0" />
	<bitfield id="comp_evt62" rwaccess="WO" description="Set the Completion Event for channel 62" end="62" begin="62" width="1" page="0" />
	<bitfield id="comp_evt63" rwaccess="WO" description="Set the Completion Event for channel 63" end="63" begin="63" width="1" page="0" />
</register>
<register id="dru_err_evt_set0" acronym="dru_err_evt_set0"  width="32" offset="0x80" description="DRU Error Event Set Register"   >
	<bitfield id="err_evt0" rwaccess="WO" description="Set the Error Event for channel 0" end="0" begin="0" width="1" page="0" />
	<bitfield id="err_evt1" rwaccess="WO" description="Set the Error Event for channel 1" end="1" begin="1" width="1" page="0" />
	<bitfield id="err_evt2" rwaccess="WO" description="Set the Error Event for channel 2" end="2" begin="2" width="1" page="0" />
	<bitfield id="err_evt3" rwaccess="WO" description="Set the Error Event for channel 3" end="3" begin="3" width="1" page="0" />
	<bitfield id="err_evt4" rwaccess="WO" description="Set the Error Event for channel 4" end="4" begin="4" width="1" page="0" />
	<bitfield id="err_evt5" rwaccess="WO" description="Set the Error Event for channel 5" end="5" begin="5" width="1" page="0" />
	<bitfield id="err_evt6" rwaccess="WO" description="Set the Error Event for channel 6" end="6" begin="6" width="1" page="0" />
	<bitfield id="err_evt7" rwaccess="WO" description="Set the Error Event for channel 7" end="7" begin="7" width="1" page="0" />
	<bitfield id="err_evt8" rwaccess="WO" description="Set the Error Event for channel 8" end="8" begin="8" width="1" page="0" />
	<bitfield id="err_evt9" rwaccess="WO" description="Set the Error Event for channel 9" end="9" begin="9" width="1" page="0" />
	<bitfield id="err_evt10" rwaccess="WO" description="Set the Error Event for channel 10" end="10" begin="10" width="1" page="0" />
	<bitfield id="err_evt11" rwaccess="WO" description="Set the Error Event for channel 11" end="11" begin="11" width="1" page="0" />
	<bitfield id="err_evt12" rwaccess="WO" description="Set the Error Event for channel 12" end="12" begin="12" width="1" page="0" />
	<bitfield id="err_evt13" rwaccess="WO" description="Set the Error Event for channel 13" end="13" begin="13" width="1" page="0" />
	<bitfield id="err_evt14" rwaccess="WO" description="Set the Error Event for channel 14" end="14" begin="14" width="1" page="0" />
	<bitfield id="err_evt15" rwaccess="WO" description="Set the Error Event for channel 15" end="15" begin="15" width="1" page="0" />
	<bitfield id="err_evt16" rwaccess="WO" description="Set the Error Event for channel 16" end="16" begin="16" width="1" page="0" />
	<bitfield id="err_evt17" rwaccess="WO" description="Set the Error Event for channel 17" end="17" begin="17" width="1" page="0" />
	<bitfield id="err_evt18" rwaccess="WO" description="Set the Error Event for channel 18" end="18" begin="18" width="1" page="0" />
	<bitfield id="err_evt19" rwaccess="WO" description="Set the Error Event for channel 19" end="19" begin="19" width="1" page="0" />
	<bitfield id="err_evt20" rwaccess="WO" description="Set the Error Event for channel 20" end="20" begin="20" width="1" page="0" />
	<bitfield id="err_evt21" rwaccess="WO" description="Set the Error Event for channel 21" end="21" begin="21" width="1" page="0" />
	<bitfield id="err_evt22" rwaccess="WO" description="Set the Error Event for channel 22" end="22" begin="22" width="1" page="0" />
	<bitfield id="err_evt23" rwaccess="WO" description="Set the Error Event for channel 23" end="23" begin="23" width="1" page="0" />
	<bitfield id="err_evt24" rwaccess="WO" description="Set the Error Event for channel 24" end="24" begin="24" width="1" page="0" />
	<bitfield id="err_evt25" rwaccess="WO" description="Set the Error Event for channel 25" end="25" begin="25" width="1" page="0" />
	<bitfield id="err_evt26" rwaccess="WO" description="Set the Error Event for channel 26" end="26" begin="26" width="1" page="0" />
	<bitfield id="err_evt27" rwaccess="WO" description="Set the Error Event for channel 27" end="27" begin="27" width="1" page="0" />
	<bitfield id="err_evt28" rwaccess="WO" description="Set the Error Event for channel 28" end="28" begin="28" width="1" page="0" />
	<bitfield id="err_evt29" rwaccess="WO" description="Set the Error Event for channel 29" end="29" begin="29" width="1" page="0" />
	<bitfield id="err_evt30" rwaccess="WO" description="Set the Error Event for channel 30" end="30" begin="30" width="1" page="0" />
	<bitfield id="err_evt31" rwaccess="WO" description="Set the Error Event for channel 31" end="31" begin="31" width="1" page="0" />
	<bitfield id="err_evt32" rwaccess="WO" description="Set the Error Event for channel 32" end="32" begin="32" width="1" page="0" />
	<bitfield id="err_evt33" rwaccess="WO" description="Set the Error Event for channel 33" end="33" begin="33" width="1" page="0" />
	<bitfield id="err_evt34" rwaccess="WO" description="Set the Error Event for channel 34" end="34" begin="34" width="1" page="0" />
	<bitfield id="err_evt35" rwaccess="WO" description="Set the Error Event for channel 35" end="35" begin="35" width="1" page="0" />
	<bitfield id="err_evt36" rwaccess="WO" description="Set the Error Event for channel 36" end="36" begin="36" width="1" page="0" />
	<bitfield id="err_evt37" rwaccess="WO" description="Set the Error Event for channel 37" end="37" begin="37" width="1" page="0" />
	<bitfield id="err_evt38" rwaccess="WO" description="Set the Error Event for channel 38" end="38" begin="38" width="1" page="0" />
	<bitfield id="err_evt39" rwaccess="WO" description="Set the Error Event for channel 39" end="39" begin="39" width="1" page="0" />
	<bitfield id="err_evt40" rwaccess="WO" description="Set the Error Event for channel 40" end="40" begin="40" width="1" page="0" />
	<bitfield id="err_evt41" rwaccess="WO" description="Set the Error Event for channel 41" end="41" begin="41" width="1" page="0" />
	<bitfield id="err_evt42" rwaccess="WO" description="Set the Error Event for channel 42" end="42" begin="42" width="1" page="0" />
	<bitfield id="err_evt43" rwaccess="WO" description="Set the Error Event for channel 43" end="43" begin="43" width="1" page="0" />
	<bitfield id="err_evt44" rwaccess="WO" description="Set the Error Event for channel 44" end="44" begin="44" width="1" page="0" />
	<bitfield id="err_evt45" rwaccess="WO" description="Set the Error Event for channel 45" end="45" begin="45" width="1" page="0" />
	<bitfield id="err_evt46" rwaccess="WO" description="Set the Error Event for channel 46" end="46" begin="46" width="1" page="0" />
	<bitfield id="err_evt47" rwaccess="WO" description="Set the Error Event for channel 47" end="47" begin="47" width="1" page="0" />
	<bitfield id="err_evt48" rwaccess="WO" description="Set the Error Event for channel 48" end="48" begin="48" width="1" page="0" />
	<bitfield id="err_evt49" rwaccess="WO" description="Set the Error Event for channel 49" end="49" begin="49" width="1" page="0" />
	<bitfield id="err_evt50" rwaccess="WO" description="Set the Error Event for channel 50" end="50" begin="50" width="1" page="0" />
	<bitfield id="err_evt51" rwaccess="WO" description="Set the Error Event for channel 51" end="51" begin="51" width="1" page="0" />
	<bitfield id="err_evt52" rwaccess="WO" description="Set the Error Event for channel 52" end="52" begin="52" width="1" page="0" />
	<bitfield id="err_evt53" rwaccess="WO" description="Set the Error Event for channel 53" end="53" begin="53" width="1" page="0" />
	<bitfield id="err_evt54" rwaccess="WO" description="Set the Error Event for channel 54" end="54" begin="54" width="1" page="0" />
	<bitfield id="err_evt55" rwaccess="WO" description="Set the Error Event for channel 55" end="55" begin="55" width="1" page="0" />
	<bitfield id="err_evt56" rwaccess="WO" description="Set the Error Event for channel 56" end="56" begin="56" width="1" page="0" />
	<bitfield id="err_evt57" rwaccess="WO" description="Set the Error Event for channel 57" end="57" begin="57" width="1" page="0" />
	<bitfield id="err_evt58" rwaccess="WO" description="Set the Error Event for channel 58" end="58" begin="58" width="1" page="0" />
	<bitfield id="err_evt59" rwaccess="WO" description="Set the Error Event for channel 59" end="59" begin="59" width="1" page="0" />
	<bitfield id="err_evt60" rwaccess="WO" description="Set the Error Event for channel 60" end="60" begin="60" width="1" page="0" />
	<bitfield id="err_evt61" rwaccess="WO" description="Set the Error Event for channel 61" end="61" begin="61" width="1" page="0" />
	<bitfield id="err_evt62" rwaccess="WO" description="Set the Error Event for channel 62" end="62" begin="62" width="1" page="0" />
	<bitfield id="err_evt63" rwaccess="WO" description="Set the Error Event for channel 63" end="63" begin="63" width="1" page="0" />
</register>
<register id="dru_local_evt_set0" acronym="dru_local_evt_set0"  width="32" offset="0xC0" description="DRU Local Event Set Register"   >
	<bitfield id="comp_evt0" rwaccess="WO" description="Set the Local Event for channel 0" end="0" begin="0" width="1" page="0" />
	<bitfield id="comp_evt1" rwaccess="WO" description="Set the Local Event for channel 1" end="1" begin="1" width="1" page="0" />
	<bitfield id="comp_evt2" rwaccess="WO" description="Set the Local Event for channel 2" end="2" begin="2" width="1" page="0" />
	<bitfield id="comp_evt3" rwaccess="WO" description="Set the Local Event for channel 3" end="3" begin="3" width="1" page="0" />
	<bitfield id="comp_evt4" rwaccess="WO" description="Set the Local Event for channel 4" end="4" begin="4" width="1" page="0" />
	<bitfield id="comp_evt5" rwaccess="WO" description="Set the Local Event for channel 5" end="5" begin="5" width="1" page="0" />
	<bitfield id="comp_evt6" rwaccess="WO" description="Set the Local Event for channel 6" end="6" begin="6" width="1" page="0" />
	<bitfield id="comp_evt7" rwaccess="WO" description="Set the Local Event for channel 7" end="7" begin="7" width="1" page="0" />
	<bitfield id="comp_evt8" rwaccess="WO" description="Set the Local Event for channel 8" end="8" begin="8" width="1" page="0" />
	<bitfield id="comp_evt9" rwaccess="WO" description="Set the Local Event for channel 9" end="9" begin="9" width="1" page="0" />
	<bitfield id="comp_evt10" rwaccess="WO" description="Set the Local Event for channel 10" end="10" begin="10" width="1" page="0" />
	<bitfield id="comp_evt11" rwaccess="WO" description="Set the Local Event for channel 11" end="11" begin="11" width="1" page="0" />
	<bitfield id="comp_evt12" rwaccess="WO" description="Set the Local Event for channel 12" end="12" begin="12" width="1" page="0" />
	<bitfield id="comp_evt13" rwaccess="WO" description="Set the Local Event for channel 13" end="13" begin="13" width="1" page="0" />
	<bitfield id="comp_evt14" rwaccess="WO" description="Set the Local Event for channel 14" end="14" begin="14" width="1" page="0" />
	<bitfield id="comp_evt15" rwaccess="WO" description="Set the Local Event for channel 15" end="15" begin="15" width="1" page="0" />
	<bitfield id="comp_evt16" rwaccess="WO" description="Set the Local Event for channel 16" end="16" begin="16" width="1" page="0" />
	<bitfield id="comp_evt17" rwaccess="WO" description="Set the Local Event for channel 17" end="17" begin="17" width="1" page="0" />
	<bitfield id="comp_evt18" rwaccess="WO" description="Set the Local Event for channel 18" end="18" begin="18" width="1" page="0" />
	<bitfield id="comp_evt19" rwaccess="WO" description="Set the Local Event for channel 19" end="19" begin="19" width="1" page="0" />
	<bitfield id="comp_evt20" rwaccess="WO" description="Set the Local Event for channel 20" end="20" begin="20" width="1" page="0" />
	<bitfield id="comp_evt21" rwaccess="WO" description="Set the Local Event for channel 21" end="21" begin="21" width="1" page="0" />
	<bitfield id="comp_evt22" rwaccess="WO" description="Set the Local Event for channel 22" end="22" begin="22" width="1" page="0" />
	<bitfield id="comp_evt23" rwaccess="WO" description="Set the Local Event for channel 23" end="23" begin="23" width="1" page="0" />
	<bitfield id="comp_evt24" rwaccess="WO" description="Set the Local Event for channel 24" end="24" begin="24" width="1" page="0" />
	<bitfield id="comp_evt25" rwaccess="WO" description="Set the Local Event for channel 25" end="25" begin="25" width="1" page="0" />
	<bitfield id="comp_evt26" rwaccess="WO" description="Set the Local Event for channel 26" end="26" begin="26" width="1" page="0" />
	<bitfield id="comp_evt27" rwaccess="WO" description="Set the Local Event for channel 27" end="27" begin="27" width="1" page="0" />
	<bitfield id="comp_evt28" rwaccess="WO" description="Set the Local Event for channel 28" end="28" begin="28" width="1" page="0" />
	<bitfield id="comp_evt29" rwaccess="WO" description="Set the Local Event for channel 29" end="29" begin="29" width="1" page="0" />
	<bitfield id="comp_evt30" rwaccess="WO" description="Set the Local Event for channel 30" end="30" begin="30" width="1" page="0" />
	<bitfield id="comp_evt31" rwaccess="WO" description="Set the Local Event for channel 31" end="31" begin="31" width="1" page="0" />
	<bitfield id="comp_evt32" rwaccess="WO" description="Set the Local Event for channel 32" end="32" begin="32" width="1" page="0" />
	<bitfield id="comp_evt33" rwaccess="WO" description="Set the Local Event for channel 33" end="33" begin="33" width="1" page="0" />
	<bitfield id="comp_evt34" rwaccess="WO" description="Set the Local Event for channel 34" end="34" begin="34" width="1" page="0" />
	<bitfield id="comp_evt35" rwaccess="WO" description="Set the Local Event for channel 35" end="35" begin="35" width="1" page="0" />
	<bitfield id="comp_evt36" rwaccess="WO" description="Set the Local Event for channel 36" end="36" begin="36" width="1" page="0" />
	<bitfield id="comp_evt37" rwaccess="WO" description="Set the Local Event for channel 37" end="37" begin="37" width="1" page="0" />
	<bitfield id="comp_evt38" rwaccess="WO" description="Set the Local Event for channel 38" end="38" begin="38" width="1" page="0" />
	<bitfield id="comp_evt39" rwaccess="WO" description="Set the Local Event for channel 39" end="39" begin="39" width="1" page="0" />
	<bitfield id="comp_evt40" rwaccess="WO" description="Set the Local Event for channel 40" end="40" begin="40" width="1" page="0" />
	<bitfield id="comp_evt41" rwaccess="WO" description="Set the Local Event for channel 41" end="41" begin="41" width="1" page="0" />
	<bitfield id="comp_evt42" rwaccess="WO" description="Set the Local Event for channel 42" end="42" begin="42" width="1" page="0" />
	<bitfield id="comp_evt43" rwaccess="WO" description="Set the Local Event for channel 43" end="43" begin="43" width="1" page="0" />
	<bitfield id="comp_evt44" rwaccess="WO" description="Set the Local Event for channel 44" end="44" begin="44" width="1" page="0" />
	<bitfield id="comp_evt45" rwaccess="WO" description="Set the Local Event for channel 45" end="45" begin="45" width="1" page="0" />
	<bitfield id="comp_evt46" rwaccess="WO" description="Set the Local Event for channel 46" end="46" begin="46" width="1" page="0" />
	<bitfield id="comp_evt47" rwaccess="WO" description="Set the Local Event for channel 47" end="47" begin="47" width="1" page="0" />
	<bitfield id="comp_evt48" rwaccess="WO" description="Set the Local Event for channel 48" end="48" begin="48" width="1" page="0" />
	<bitfield id="comp_evt49" rwaccess="WO" description="Set the Local Event for channel 49" end="49" begin="49" width="1" page="0" />
	<bitfield id="comp_evt50" rwaccess="WO" description="Set the Local Event for channel 50" end="50" begin="50" width="1" page="0" />
	<bitfield id="comp_evt51" rwaccess="WO" description="Set the Local Event for channel 51" end="51" begin="51" width="1" page="0" />
	<bitfield id="comp_evt52" rwaccess="WO" description="Set the Local Event for channel 52" end="52" begin="52" width="1" page="0" />
	<bitfield id="comp_evt53" rwaccess="WO" description="Set the Local Event for channel 53" end="53" begin="53" width="1" page="0" />
	<bitfield id="comp_evt54" rwaccess="WO" description="Set the Local Event for channel 54" end="54" begin="54" width="1" page="0" />
	<bitfield id="comp_evt55" rwaccess="WO" description="Set the Local Event for channel 55" end="55" begin="55" width="1" page="0" />
	<bitfield id="comp_evt56" rwaccess="WO" description="Set the Local Event for channel 56" end="56" begin="56" width="1" page="0" />
	<bitfield id="comp_evt57" rwaccess="WO" description="Set the Local Event for channel 57" end="57" begin="57" width="1" page="0" />
	<bitfield id="comp_evt58" rwaccess="WO" description="Set the Local Event for channel 58" end="58" begin="58" width="1" page="0" />
	<bitfield id="comp_evt59" rwaccess="WO" description="Set the Local Event for channel 59" end="59" begin="59" width="1" page="0" />
	<bitfield id="comp_evt60" rwaccess="WO" description="Set the Local Event for channel 60" end="60" begin="60" width="1" page="0" />
	<bitfield id="comp_evt61" rwaccess="WO" description="Set the Local Event for channel 61" end="61" begin="61" width="1" page="0" />
	<bitfield id="comp_evt62" rwaccess="WO" description="Set the Local Event for channel 62" end="62" begin="62" width="1" page="0" />
	<bitfield id="comp_evt63" rwaccess="WO" description="Set the Local Event for channel 63" end="63" begin="63" width="1" page="0" />
</register>
<register id="cfg" acronym="cfg"  width="32" offset="0x0" description="Configuration Register for Queue 0"   >
	<bitfield id="pri" rwaccess="RW" description="This configures the priority for QUEUE0. This will be the priority that will be presented on the External bus for all commands from this queue." end="0" begin="2" width="3" page="0" />
	<bitfield id="orderid" rwaccess="RW" description="This configures the orderid for QUEUE0." end="4" begin="7" width="4" page="0" />
	<bitfield id="qos" rwaccess="RW" description="This configures the QOS for QUEUE0. This should only be set for fixed priority queues and the lower queue should have the lower QoS." end="8" begin="10" width="3" page="0" />
	<bitfield id="consecutive_trans" rwaccess="RW" description="This is the number of consecutive transactions that will be sent before allowing another queue of equal level to arbitrate to send commands. This is the maximum number of commands that it can send. If the queue has any delays such as virtual address lookup then the arbitration will be forced regardless of the number of commands." end="16" begin="23" width="8" page="0" />
	<bitfield id="rearb_wait" rwaccess="RW" description="This is the number of commands that will be sent by other queues before allowing the queue to arbitrate again for the right to send commands. This is only started when a queue exhausted its consecutive trans count." end="24" begin="31" width="8" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Reserved." end="32" begin="63" width="32" page="0" />
</register>
<register id="status" acronym="status"  width="32" offset="0x40" description="Status Register for Queue 0"   >
	<bitfield id="wr_top" rwaccess="RO" description="This is the channel that the write half is currently working on." end="0" begin="8" width="9" page="0" />
	<bitfield id="wr_total" rwaccess="RO" description="This is the channel that the read half is currently working on." end="9" begin="17" width="9" page="0" />
	<bitfield id="rd_top" rwaccess="RO" description="This is the channel that the read half is currently working on." end="18" begin="26" width="9" page="0" />
	<bitfield id="rd_total" rwaccess="RO" description="This is the channel that the read half is currently working on." end="27" begin="35" width="9" page="0" />
	<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="36" begin="63" width="28" page="0" />
</register>
<register id="pid" acronym="pid"  width="32" offset="0x0" description="The Revision Register contains the major and minor revisions for the module."   >
	<bitfield id="minor" rwaccess="RO" description="Minor revision" end="0" begin="5" width="6" page="0" />
	<bitfield id="custom" rwaccess="RO" description="Custom" end="6" begin="7" width="2" page="0" />
	<bitfield id="major" rwaccess="RO" description="Major revision" end="8" begin="10" width="3" page="0" />
	<bitfield id="rtl" rwaccess="RO" description="RTL revision. Will vary depending on release." end="11" begin="15" width="5" page="0" />
	<bitfield id="func" rwaccess="RO" description="Module ID" end="16" begin="27" width="12" page="0" />
	<bitfield id="bu" rwaccess="RO" description="Business Unit: 10 = Processors" end="28" begin="29" width="2" page="0" />
	<bitfield id="scheme" rwaccess="RO" description="PID register scheme" end="30" begin="31" width="2" page="0" />
</register>
<register id="destination_id" acronym="destination_id"  width="32" offset="0x4" description="The Destination ID Register defines the destination ID value for error messages."   >
	<bitfield id="dest_id" rwaccess="RW" description="The destination ID." end="0" begin="7" width="8" page="0" />
</register>
<register id="exception_logging_control" acronym="exception_logging_control"  width="32" offset="0x20" description="The Exception Logging Control Register controls the exception logging."   >
	<bitfield id="disable_f" rwaccess="RW" description="Disables logging when set." end="0" begin="0" width="1" page="0" />
	<bitfield id="disable_pend" rwaccess="RW" description="Disables logging pending when set." end="1" begin="1" width="1" page="0" />
</register>
<register id="exception_logging_header0" acronym="exception_logging_header0"  width="32" offset="0x24" description="The Exception Logging Header 0 Register contains the first word of the header."   >
	<bitfield id="dest_id" rwaccess="RO" description="Destination ID." end="0" begin="7" width="8" page="0" />
	<bitfield id="src_id" rwaccess="RO" description="Source ID." end="8" begin="23" width="16" page="0" />
	<bitfield id="type_f" rwaccess="RO" description="Type." end="24" begin="31" width="8" page="0" />
</register>
<register id="exception_logging_header1" acronym="exception_logging_header1"  width="32" offset="0x28" description="The Exception Logging Header 1 Register contains the second word of the header."   >
	<bitfield id="code" rwaccess="RO" description="Code." end="16" begin="23" width="8" page="0" />
	<bitfield id="group" rwaccess="RO" description="Group." end="24" begin="31" width="8" page="0" />
</register>
<register id="exception_logging_data0" acronym="exception_logging_data0"  width="32" offset="0x2C" description="The Exception Logging Data 0 Register contains the first word of the data."   >
	<bitfield id="addr_l" rwaccess="RO" description="Address lower 32 bits." end="0" begin="31" width="32" page="0" />
</register>
<register id="exception_logging_data1" acronym="exception_logging_data1"  width="32" offset="0x30" description="The Exception Logging Data 1 Register contains the second word of the data."   >
	<bitfield id="addr_h" rwaccess="RO" description="Address upper 16 bits." end="0" begin="15" width="16" page="0" />
</register>
<register id="exception_logging_data2" acronym="exception_logging_data2"  width="32" offset="0x34" description="The Exception Logging Data 2 Register contains the third word of the data."   >
	<bitfield id="priv_id" rwaccess="RO" description="Priv ID." end="0" begin="7" width="8" page="0" />
	<bitfield id="secure" rwaccess="RO" description="Secure." end="8" begin="8" width="1" page="0" />
	<bitfield id="priv" rwaccess="RO" description="Priv." end="9" begin="9" width="1" page="0" />
	<bitfield id="cacheable" rwaccess="RO" description="Cacheable." end="10" begin="10" width="1" page="0" />
	<bitfield id="debug" rwaccess="RO" description="Debug." end="11" begin="11" width="1" page="0" />
	<bitfield id="read" rwaccess="RO" description="Read." end="12" begin="12" width="1" page="0" />
	<bitfield id="write" rwaccess="RO" description="Write." end="13" begin="13" width="1" page="0" />
	<bitfield id="routeid" rwaccess="RO" description="Route ID." end="16" begin="27" width="12" page="0" />
</register>
<register id="exception_logging_data3" acronym="exception_logging_data3"  width="32" offset="0x38" description="The Exception Logging Data 3 Register contains the fourth word of the data."   >
	<bitfield id="bytecnt" rwaccess="RO" description="Byte count." end="0" begin="9" width="10" page="0" />
</register>
<register id="exception_pend_set" acronym="exception_pend_set"  width="32" offset="0x40" description="The Exception Logging Pending Set Register allows to set the pend signal."   >
	<bitfield id="pend_set" rwaccess="RW" description="Write a 1 to set the exception pend signal." end="0" begin="0" width="1" page="0" />
</register>
<register id="exception_pend_clear" acronym="exception_pend_clear"  width="32" offset="0x44" description="The Exception Logging Pending Clear Register allows to clear the pend signal."   >
	<bitfield id="pend_clr" rwaccess="RW" description="Write a 1 to clear the exception pend signal." end="0" begin="0" width="1" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_0_control" acronym="ecc_aggr_cfg_fw_region_0_control"  width="32" offset="0x0" description="The FW Region 0 Control Register defines the control fields for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_0_permission_0" acronym="ecc_aggr_cfg_fw_region_0_permission_0"  width="32" offset="0x4" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_0_permission_1" acronym="ecc_aggr_cfg_fw_region_0_permission_1"  width="32" offset="0x8" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_0_permission_2" acronym="ecc_aggr_cfg_fw_region_0_permission_2"  width="32" offset="0xC" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_0_start_address_l" acronym="ecc_aggr_cfg_fw_region_0_start_address_l"  width="32" offset="0x10" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_0_start_address_h" acronym="ecc_aggr_cfg_fw_region_0_start_address_h"  width="32" offset="0x14" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_0_end_address_l" acronym="ecc_aggr_cfg_fw_region_0_end_address_l"  width="32" offset="0x18" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_0_end_address_h" acronym="ecc_aggr_cfg_fw_region_0_end_address_h"  width="32" offset="0x1C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_1_control" acronym="ecc_aggr_cfg_fw_region_1_control"  width="32" offset="0x20" description="The FW Region 1 Control Register defines the control fields for the slave ksdw_ecc_aggr.cfg region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_1_permission_0" acronym="ecc_aggr_cfg_fw_region_1_permission_0"  width="32" offset="0x24" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ksdw_ecc_aggr.cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_1_permission_1" acronym="ecc_aggr_cfg_fw_region_1_permission_1"  width="32" offset="0x28" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ksdw_ecc_aggr.cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_1_permission_2" acronym="ecc_aggr_cfg_fw_region_1_permission_2"  width="32" offset="0x2C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ksdw_ecc_aggr.cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_1_start_address_l" acronym="ecc_aggr_cfg_fw_region_1_start_address_l"  width="32" offset="0x30" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ksdw_ecc_aggr.cfg region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_1_start_address_h" acronym="ecc_aggr_cfg_fw_region_1_start_address_h"  width="32" offset="0x34" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ksdw_ecc_aggr.cfg region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_1_end_address_l" acronym="ecc_aggr_cfg_fw_region_1_end_address_l"  width="32" offset="0x38" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksdw_ecc_aggr.cfg region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ecc_aggr_cfg_fw_region_1_end_address_h" acronym="ecc_aggr_cfg_fw_region_1_end_address_h"  width="32" offset="0x3C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ksdw_ecc_aggr.cfg region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="vpac_regs_cfg_fw_region_0_control" acronym="vpac_regs_cfg_fw_region_0_control"  width="32" offset="0x400" description="The FW Region 0 Control Register defines the control fields for the slave vpac_regs.vpac_regs_cfg region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="vpac_regs_cfg_fw_region_0_permission_0" acronym="vpac_regs_cfg_fw_region_0_permission_0"  width="32" offset="0x404" description="The FW Region 0 Permission 0 Register defines the permissions for the slave vpac_regs.vpac_regs_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="vpac_regs_cfg_fw_region_0_permission_1" acronym="vpac_regs_cfg_fw_region_0_permission_1"  width="32" offset="0x408" description="The FW Region 0 Permission 1 Register defines the permissions for the slave vpac_regs.vpac_regs_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="vpac_regs_cfg_fw_region_0_permission_2" acronym="vpac_regs_cfg_fw_region_0_permission_2"  width="32" offset="0x40C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave vpac_regs.vpac_regs_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="vpac_regs_cfg_fw_region_0_start_address_l" acronym="vpac_regs_cfg_fw_region_0_start_address_l"  width="32" offset="0x410" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave vpac_regs.vpac_regs_cfg region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="vpac_regs_cfg_fw_region_0_start_address_h" acronym="vpac_regs_cfg_fw_region_0_start_address_h"  width="32" offset="0x414" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave vpac_regs.vpac_regs_cfg region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="vpac_regs_cfg_fw_region_0_end_address_l" acronym="vpac_regs_cfg_fw_region_0_end_address_l"  width="32" offset="0x418" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave vpac_regs.vpac_regs_cfg region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="vpac_regs_cfg_fw_region_0_end_address_h" acronym="vpac_regs_cfg_fw_region_0_end_address_h"  width="32" offset="0x41C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave vpac_regs.vpac_regs_cfg region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_0_control" acronym="intd_cfg_fw_region_0_control"  width="32" offset="0x800" description="The FW Region 0 Control Register defines the control fields for the slave cp_intd.intd_cfg region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="intd_cfg_fw_region_0_permission_0" acronym="intd_cfg_fw_region_0_permission_0"  width="32" offset="0x804" description="The FW Region 0 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_0_permission_1" acronym="intd_cfg_fw_region_0_permission_1"  width="32" offset="0x808" description="The FW Region 0 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_0_permission_2" acronym="intd_cfg_fw_region_0_permission_2"  width="32" offset="0x80C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_0_start_address_l" acronym="intd_cfg_fw_region_0_start_address_l"  width="32" offset="0x810" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_0_start_address_h" acronym="intd_cfg_fw_region_0_start_address_h"  width="32" offset="0x814" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_0_end_address_l" acronym="intd_cfg_fw_region_0_end_address_l"  width="32" offset="0x818" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_0_end_address_h" acronym="intd_cfg_fw_region_0_end_address_h"  width="32" offset="0x81C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_1_control" acronym="intd_cfg_fw_region_1_control"  width="32" offset="0x820" description="The FW Region 1 Control Register defines the control fields for the slave cp_intd.intd_cfg region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="intd_cfg_fw_region_1_permission_0" acronym="intd_cfg_fw_region_1_permission_0"  width="32" offset="0x824" description="The FW Region 1 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_1_permission_1" acronym="intd_cfg_fw_region_1_permission_1"  width="32" offset="0x828" description="The FW Region 1 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_1_permission_2" acronym="intd_cfg_fw_region_1_permission_2"  width="32" offset="0x82C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_1_start_address_l" acronym="intd_cfg_fw_region_1_start_address_l"  width="32" offset="0x830" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_1_start_address_h" acronym="intd_cfg_fw_region_1_start_address_h"  width="32" offset="0x834" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_1_end_address_l" acronym="intd_cfg_fw_region_1_end_address_l"  width="32" offset="0x838" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_1_end_address_h" acronym="intd_cfg_fw_region_1_end_address_h"  width="32" offset="0x83C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_2_control" acronym="intd_cfg_fw_region_2_control"  width="32" offset="0x840" description="The FW Region 2 Control Register defines the control fields for the slave cp_intd.intd_cfg region 2 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="intd_cfg_fw_region_2_permission_0" acronym="intd_cfg_fw_region_2_permission_0"  width="32" offset="0x844" description="The FW Region 2 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_2_permission_1" acronym="intd_cfg_fw_region_2_permission_1"  width="32" offset="0x848" description="The FW Region 2 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_2_permission_2" acronym="intd_cfg_fw_region_2_permission_2"  width="32" offset="0x84C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_2_start_address_l" acronym="intd_cfg_fw_region_2_start_address_l"  width="32" offset="0x850" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 2 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_2_start_address_h" acronym="intd_cfg_fw_region_2_start_address_h"  width="32" offset="0x854" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 2 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_2_end_address_l" acronym="intd_cfg_fw_region_2_end_address_l"  width="32" offset="0x858" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 2 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_2_end_address_h" acronym="intd_cfg_fw_region_2_end_address_h"  width="32" offset="0x85C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 2 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_3_control" acronym="intd_cfg_fw_region_3_control"  width="32" offset="0x860" description="The FW Region 3 Control Register defines the control fields for the slave cp_intd.intd_cfg region 3 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="intd_cfg_fw_region_3_permission_0" acronym="intd_cfg_fw_region_3_permission_0"  width="32" offset="0x864" description="The FW Region 3 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_3_permission_1" acronym="intd_cfg_fw_region_3_permission_1"  width="32" offset="0x868" description="The FW Region 3 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_3_permission_2" acronym="intd_cfg_fw_region_3_permission_2"  width="32" offset="0x86C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_3_start_address_l" acronym="intd_cfg_fw_region_3_start_address_l"  width="32" offset="0x870" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 3 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_3_start_address_h" acronym="intd_cfg_fw_region_3_start_address_h"  width="32" offset="0x874" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 3 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_3_end_address_l" acronym="intd_cfg_fw_region_3_end_address_l"  width="32" offset="0x878" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 3 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_3_end_address_h" acronym="intd_cfg_fw_region_3_end_address_h"  width="32" offset="0x87C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 3 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_4_control" acronym="intd_cfg_fw_region_4_control"  width="32" offset="0x880" description="The FW Region 4 Control Register defines the control fields for the slave cp_intd.intd_cfg region 4 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="intd_cfg_fw_region_4_permission_0" acronym="intd_cfg_fw_region_4_permission_0"  width="32" offset="0x884" description="The FW Region 4 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_4_permission_1" acronym="intd_cfg_fw_region_4_permission_1"  width="32" offset="0x888" description="The FW Region 4 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_4_permission_2" acronym="intd_cfg_fw_region_4_permission_2"  width="32" offset="0x88C" description="The FW Region 4 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_4_start_address_l" acronym="intd_cfg_fw_region_4_start_address_l"  width="32" offset="0x890" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 4 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_4_start_address_h" acronym="intd_cfg_fw_region_4_start_address_h"  width="32" offset="0x894" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 4 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_4_end_address_l" acronym="intd_cfg_fw_region_4_end_address_l"  width="32" offset="0x898" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 4 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_4_end_address_h" acronym="intd_cfg_fw_region_4_end_address_h"  width="32" offset="0x89C" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 4 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_5_control" acronym="intd_cfg_fw_region_5_control"  width="32" offset="0x8A0" description="The FW Region 5 Control Register defines the control fields for the slave cp_intd.intd_cfg region 5 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="intd_cfg_fw_region_5_permission_0" acronym="intd_cfg_fw_region_5_permission_0"  width="32" offset="0x8A4" description="The FW Region 5 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_5_permission_1" acronym="intd_cfg_fw_region_5_permission_1"  width="32" offset="0x8A8" description="The FW Region 5 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_5_permission_2" acronym="intd_cfg_fw_region_5_permission_2"  width="32" offset="0x8AC" description="The FW Region 5 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_5_start_address_l" acronym="intd_cfg_fw_region_5_start_address_l"  width="32" offset="0x8B0" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 5 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_5_start_address_h" acronym="intd_cfg_fw_region_5_start_address_h"  width="32" offset="0x8B4" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 5 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_5_end_address_l" acronym="intd_cfg_fw_region_5_end_address_l"  width="32" offset="0x8B8" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 5 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_5_end_address_h" acronym="intd_cfg_fw_region_5_end_address_h"  width="32" offset="0x8BC" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 5 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_6_control" acronym="intd_cfg_fw_region_6_control"  width="32" offset="0x8C0" description="The FW Region 6 Control Register defines the control fields for the slave cp_intd.intd_cfg region 6 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="intd_cfg_fw_region_6_permission_0" acronym="intd_cfg_fw_region_6_permission_0"  width="32" offset="0x8C4" description="The FW Region 6 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_6_permission_1" acronym="intd_cfg_fw_region_6_permission_1"  width="32" offset="0x8C8" description="The FW Region 6 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_6_permission_2" acronym="intd_cfg_fw_region_6_permission_2"  width="32" offset="0x8CC" description="The FW Region 6 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_6_start_address_l" acronym="intd_cfg_fw_region_6_start_address_l"  width="32" offset="0x8D0" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 6 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_6_start_address_h" acronym="intd_cfg_fw_region_6_start_address_h"  width="32" offset="0x8D4" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 6 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_6_end_address_l" acronym="intd_cfg_fw_region_6_end_address_l"  width="32" offset="0x8D8" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 6 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_6_end_address_h" acronym="intd_cfg_fw_region_6_end_address_h"  width="32" offset="0x8DC" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 6 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_7_control" acronym="intd_cfg_fw_region_7_control"  width="32" offset="0x8E0" description="The FW Region 7 Control Register defines the control fields for the slave cp_intd.intd_cfg region 7 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="intd_cfg_fw_region_7_permission_0" acronym="intd_cfg_fw_region_7_permission_0"  width="32" offset="0x8E4" description="The FW Region 7 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_7_permission_1" acronym="intd_cfg_fw_region_7_permission_1"  width="32" offset="0x8E8" description="The FW Region 7 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_7_permission_2" acronym="intd_cfg_fw_region_7_permission_2"  width="32" offset="0x8EC" description="The FW Region 7 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="intd_cfg_fw_region_7_start_address_l" acronym="intd_cfg_fw_region_7_start_address_l"  width="32" offset="0x8F0" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 7 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_7_start_address_h" acronym="intd_cfg_fw_region_7_start_address_h"  width="32" offset="0x8F4" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 7 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="intd_cfg_fw_region_7_end_address_l" acronym="intd_cfg_fw_region_7_end_address_l"  width="32" offset="0x8F8" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 7 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="intd_cfg_fw_region_7_end_address_h" acronym="intd_cfg_fw_region_7_end_address_h"  width="32" offset="0x8FC" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 7 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_0_control" acronym="hts_cfg_fw_region_0_control"  width="32" offset="0xC00" description="The FW Region 0 Control Register defines the control fields for the slave hts.s_vbusp region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="hts_cfg_fw_region_0_permission_0" acronym="hts_cfg_fw_region_0_permission_0"  width="32" offset="0xC04" description="The FW Region 0 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_0_permission_1" acronym="hts_cfg_fw_region_0_permission_1"  width="32" offset="0xC08" description="The FW Region 0 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_0_permission_2" acronym="hts_cfg_fw_region_0_permission_2"  width="32" offset="0xC0C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_0_start_address_l" acronym="hts_cfg_fw_region_0_start_address_l"  width="32" offset="0xC10" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_0_start_address_h" acronym="hts_cfg_fw_region_0_start_address_h"  width="32" offset="0xC14" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_0_end_address_l" acronym="hts_cfg_fw_region_0_end_address_l"  width="32" offset="0xC18" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_0_end_address_h" acronym="hts_cfg_fw_region_0_end_address_h"  width="32" offset="0xC1C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_1_control" acronym="hts_cfg_fw_region_1_control"  width="32" offset="0xC20" description="The FW Region 1 Control Register defines the control fields for the slave hts.s_vbusp region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="hts_cfg_fw_region_1_permission_0" acronym="hts_cfg_fw_region_1_permission_0"  width="32" offset="0xC24" description="The FW Region 1 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_1_permission_1" acronym="hts_cfg_fw_region_1_permission_1"  width="32" offset="0xC28" description="The FW Region 1 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_1_permission_2" acronym="hts_cfg_fw_region_1_permission_2"  width="32" offset="0xC2C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_1_start_address_l" acronym="hts_cfg_fw_region_1_start_address_l"  width="32" offset="0xC30" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_1_start_address_h" acronym="hts_cfg_fw_region_1_start_address_h"  width="32" offset="0xC34" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_1_end_address_l" acronym="hts_cfg_fw_region_1_end_address_l"  width="32" offset="0xC38" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_1_end_address_h" acronym="hts_cfg_fw_region_1_end_address_h"  width="32" offset="0xC3C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_2_control" acronym="hts_cfg_fw_region_2_control"  width="32" offset="0xC40" description="The FW Region 2 Control Register defines the control fields for the slave hts.s_vbusp region 2 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="hts_cfg_fw_region_2_permission_0" acronym="hts_cfg_fw_region_2_permission_0"  width="32" offset="0xC44" description="The FW Region 2 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_2_permission_1" acronym="hts_cfg_fw_region_2_permission_1"  width="32" offset="0xC48" description="The FW Region 2 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_2_permission_2" acronym="hts_cfg_fw_region_2_permission_2"  width="32" offset="0xC4C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_2_start_address_l" acronym="hts_cfg_fw_region_2_start_address_l"  width="32" offset="0xC50" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 2 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_2_start_address_h" acronym="hts_cfg_fw_region_2_start_address_h"  width="32" offset="0xC54" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 2 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_2_end_address_l" acronym="hts_cfg_fw_region_2_end_address_l"  width="32" offset="0xC58" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 2 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_2_end_address_h" acronym="hts_cfg_fw_region_2_end_address_h"  width="32" offset="0xC5C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 2 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_3_control" acronym="hts_cfg_fw_region_3_control"  width="32" offset="0xC60" description="The FW Region 3 Control Register defines the control fields for the slave hts.s_vbusp region 3 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="hts_cfg_fw_region_3_permission_0" acronym="hts_cfg_fw_region_3_permission_0"  width="32" offset="0xC64" description="The FW Region 3 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_3_permission_1" acronym="hts_cfg_fw_region_3_permission_1"  width="32" offset="0xC68" description="The FW Region 3 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_3_permission_2" acronym="hts_cfg_fw_region_3_permission_2"  width="32" offset="0xC6C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_3_start_address_l" acronym="hts_cfg_fw_region_3_start_address_l"  width="32" offset="0xC70" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 3 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_3_start_address_h" acronym="hts_cfg_fw_region_3_start_address_h"  width="32" offset="0xC74" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 3 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_3_end_address_l" acronym="hts_cfg_fw_region_3_end_address_l"  width="32" offset="0xC78" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 3 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_3_end_address_h" acronym="hts_cfg_fw_region_3_end_address_h"  width="32" offset="0xC7C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 3 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_4_control" acronym="hts_cfg_fw_region_4_control"  width="32" offset="0xC80" description="The FW Region 4 Control Register defines the control fields for the slave hts.s_vbusp region 4 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="hts_cfg_fw_region_4_permission_0" acronym="hts_cfg_fw_region_4_permission_0"  width="32" offset="0xC84" description="The FW Region 4 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_4_permission_1" acronym="hts_cfg_fw_region_4_permission_1"  width="32" offset="0xC88" description="The FW Region 4 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_4_permission_2" acronym="hts_cfg_fw_region_4_permission_2"  width="32" offset="0xC8C" description="The FW Region 4 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_4_start_address_l" acronym="hts_cfg_fw_region_4_start_address_l"  width="32" offset="0xC90" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 4 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_4_start_address_h" acronym="hts_cfg_fw_region_4_start_address_h"  width="32" offset="0xC94" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 4 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_4_end_address_l" acronym="hts_cfg_fw_region_4_end_address_l"  width="32" offset="0xC98" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 4 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_4_end_address_h" acronym="hts_cfg_fw_region_4_end_address_h"  width="32" offset="0xC9C" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 4 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_5_control" acronym="hts_cfg_fw_region_5_control"  width="32" offset="0xCA0" description="The FW Region 5 Control Register defines the control fields for the slave hts.s_vbusp region 5 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="hts_cfg_fw_region_5_permission_0" acronym="hts_cfg_fw_region_5_permission_0"  width="32" offset="0xCA4" description="The FW Region 5 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_5_permission_1" acronym="hts_cfg_fw_region_5_permission_1"  width="32" offset="0xCA8" description="The FW Region 5 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_5_permission_2" acronym="hts_cfg_fw_region_5_permission_2"  width="32" offset="0xCAC" description="The FW Region 5 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_5_start_address_l" acronym="hts_cfg_fw_region_5_start_address_l"  width="32" offset="0xCB0" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 5 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_5_start_address_h" acronym="hts_cfg_fw_region_5_start_address_h"  width="32" offset="0xCB4" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 5 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_5_end_address_l" acronym="hts_cfg_fw_region_5_end_address_l"  width="32" offset="0xCB8" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 5 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_5_end_address_h" acronym="hts_cfg_fw_region_5_end_address_h"  width="32" offset="0xCBC" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 5 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_6_control" acronym="hts_cfg_fw_region_6_control"  width="32" offset="0xCC0" description="The FW Region 6 Control Register defines the control fields for the slave hts.s_vbusp region 6 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="hts_cfg_fw_region_6_permission_0" acronym="hts_cfg_fw_region_6_permission_0"  width="32" offset="0xCC4" description="The FW Region 6 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_6_permission_1" acronym="hts_cfg_fw_region_6_permission_1"  width="32" offset="0xCC8" description="The FW Region 6 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_6_permission_2" acronym="hts_cfg_fw_region_6_permission_2"  width="32" offset="0xCCC" description="The FW Region 6 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_6_start_address_l" acronym="hts_cfg_fw_region_6_start_address_l"  width="32" offset="0xCD0" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 6 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_6_start_address_h" acronym="hts_cfg_fw_region_6_start_address_h"  width="32" offset="0xCD4" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 6 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_6_end_address_l" acronym="hts_cfg_fw_region_6_end_address_l"  width="32" offset="0xCD8" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 6 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_6_end_address_h" acronym="hts_cfg_fw_region_6_end_address_h"  width="32" offset="0xCDC" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 6 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_7_control" acronym="hts_cfg_fw_region_7_control"  width="32" offset="0xCE0" description="The FW Region 7 Control Register defines the control fields for the slave hts.s_vbusp region 7 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="hts_cfg_fw_region_7_permission_0" acronym="hts_cfg_fw_region_7_permission_0"  width="32" offset="0xCE4" description="The FW Region 7 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_7_permission_1" acronym="hts_cfg_fw_region_7_permission_1"  width="32" offset="0xCE8" description="The FW Region 7 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_7_permission_2" acronym="hts_cfg_fw_region_7_permission_2"  width="32" offset="0xCEC" description="The FW Region 7 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="hts_cfg_fw_region_7_start_address_l" acronym="hts_cfg_fw_region_7_start_address_l"  width="32" offset="0xCF0" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 7 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_7_start_address_h" acronym="hts_cfg_fw_region_7_start_address_h"  width="32" offset="0xCF4" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 7 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="hts_cfg_fw_region_7_end_address_l" acronym="hts_cfg_fw_region_7_end_address_l"  width="32" offset="0xCF8" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 7 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="hts_cfg_fw_region_7_end_address_h" acronym="hts_cfg_fw_region_7_end_address_h"  width="32" offset="0xCFC" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 7 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="ctset_cfg_fw_region_0_control" acronym="ctset_cfg_fw_region_0_control"  width="32" offset="0x1000" description="The FW Region 0 Control Register defines the control fields for the slave ctset2_wrap.cfg region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="ctset_cfg_fw_region_0_permission_0" acronym="ctset_cfg_fw_region_0_permission_0"  width="32" offset="0x1004" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ctset2_wrap.cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ctset_cfg_fw_region_0_permission_1" acronym="ctset_cfg_fw_region_0_permission_1"  width="32" offset="0x1008" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ctset2_wrap.cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ctset_cfg_fw_region_0_permission_2" acronym="ctset_cfg_fw_region_0_permission_2"  width="32" offset="0x100C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ctset2_wrap.cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ctset_cfg_fw_region_0_start_address_l" acronym="ctset_cfg_fw_region_0_start_address_l"  width="32" offset="0x1010" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ctset2_wrap.cfg region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ctset_cfg_fw_region_0_start_address_h" acronym="ctset_cfg_fw_region_0_start_address_h"  width="32" offset="0x1014" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ctset2_wrap.cfg region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="ctset_cfg_fw_region_0_end_address_l" acronym="ctset_cfg_fw_region_0_end_address_l"  width="32" offset="0x1018" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ctset2_wrap.cfg region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ctset_cfg_fw_region_0_end_address_h" acronym="ctset_cfg_fw_region_0_end_address_h"  width="32" offset="0x101C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ctset2_wrap.cfg region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_cfg_fw_region_0_control" acronym="viss0_cfg_fw_region_0_control"  width="32" offset="0x1400" description="The FW Region 0 Control Register defines the control fields for the slave ^+vpac_viss0.s_vbusp region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="viss0_cfg_fw_region_0_permission_0" acronym="viss0_cfg_fw_region_0_permission_0"  width="32" offset="0x1404" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_0_permission_1" acronym="viss0_cfg_fw_region_0_permission_1"  width="32" offset="0x1408" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_0_permission_2" acronym="viss0_cfg_fw_region_0_permission_2"  width="32" offset="0x140C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_0_start_address_l" acronym="viss0_cfg_fw_region_0_start_address_l"  width="32" offset="0x1410" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+vpac_viss0.s_vbusp region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_cfg_fw_region_0_start_address_h" acronym="viss0_cfg_fw_region_0_start_address_h"  width="32" offset="0x1414" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ^+vpac_viss0.s_vbusp region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_cfg_fw_region_0_end_address_l" acronym="viss0_cfg_fw_region_0_end_address_l"  width="32" offset="0x1418" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+vpac_viss0.s_vbusp region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_cfg_fw_region_0_end_address_h" acronym="viss0_cfg_fw_region_0_end_address_h"  width="32" offset="0x141C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+vpac_viss0.s_vbusp region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_cfg_fw_region_1_control" acronym="viss0_cfg_fw_region_1_control"  width="32" offset="0x1420" description="The FW Region 1 Control Register defines the control fields for the slave ^+vpac_viss0.s_vbusp region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="viss0_cfg_fw_region_1_permission_0" acronym="viss0_cfg_fw_region_1_permission_0"  width="32" offset="0x1424" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_1_permission_1" acronym="viss0_cfg_fw_region_1_permission_1"  width="32" offset="0x1428" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_1_permission_2" acronym="viss0_cfg_fw_region_1_permission_2"  width="32" offset="0x142C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_1_start_address_l" acronym="viss0_cfg_fw_region_1_start_address_l"  width="32" offset="0x1430" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+vpac_viss0.s_vbusp region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_cfg_fw_region_1_start_address_h" acronym="viss0_cfg_fw_region_1_start_address_h"  width="32" offset="0x1434" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ^+vpac_viss0.s_vbusp region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_cfg_fw_region_1_end_address_l" acronym="viss0_cfg_fw_region_1_end_address_l"  width="32" offset="0x1438" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+vpac_viss0.s_vbusp region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_cfg_fw_region_1_end_address_h" acronym="viss0_cfg_fw_region_1_end_address_h"  width="32" offset="0x143C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+vpac_viss0.s_vbusp region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_cfg_fw_region_2_control" acronym="viss0_cfg_fw_region_2_control"  width="32" offset="0x1440" description="The FW Region 2 Control Register defines the control fields for the slave ^+vpac_viss0.s_vbusp region 2 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="viss0_cfg_fw_region_2_permission_0" acronym="viss0_cfg_fw_region_2_permission_0"  width="32" offset="0x1444" description="The FW Region 2 Permission 0 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_2_permission_1" acronym="viss0_cfg_fw_region_2_permission_1"  width="32" offset="0x1448" description="The FW Region 2 Permission 1 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_2_permission_2" acronym="viss0_cfg_fw_region_2_permission_2"  width="32" offset="0x144C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_2_start_address_l" acronym="viss0_cfg_fw_region_2_start_address_l"  width="32" offset="0x1450" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+vpac_viss0.s_vbusp region 2 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_cfg_fw_region_2_start_address_h" acronym="viss0_cfg_fw_region_2_start_address_h"  width="32" offset="0x1454" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave ^+vpac_viss0.s_vbusp region 2 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_cfg_fw_region_2_end_address_l" acronym="viss0_cfg_fw_region_2_end_address_l"  width="32" offset="0x1458" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+vpac_viss0.s_vbusp region 2 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_cfg_fw_region_2_end_address_h" acronym="viss0_cfg_fw_region_2_end_address_h"  width="32" offset="0x145C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+vpac_viss0.s_vbusp region 2 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_cfg_fw_region_3_control" acronym="viss0_cfg_fw_region_3_control"  width="32" offset="0x1460" description="The FW Region 3 Control Register defines the control fields for the slave ^+vpac_viss0.s_vbusp region 3 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="viss0_cfg_fw_region_3_permission_0" acronym="viss0_cfg_fw_region_3_permission_0"  width="32" offset="0x1464" description="The FW Region 3 Permission 0 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_3_permission_1" acronym="viss0_cfg_fw_region_3_permission_1"  width="32" offset="0x1468" description="The FW Region 3 Permission 1 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_3_permission_2" acronym="viss0_cfg_fw_region_3_permission_2"  width="32" offset="0x146C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave ^+vpac_viss0.s_vbusp region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="viss0_cfg_fw_region_3_start_address_l" acronym="viss0_cfg_fw_region_3_start_address_l"  width="32" offset="0x1470" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+vpac_viss0.s_vbusp region 3 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_cfg_fw_region_3_start_address_h" acronym="viss0_cfg_fw_region_3_start_address_h"  width="32" offset="0x1474" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave ^+vpac_viss0.s_vbusp region 3 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_cfg_fw_region_3_end_address_l" acronym="viss0_cfg_fw_region_3_end_address_l"  width="32" offset="0x1478" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+vpac_viss0.s_vbusp region 3 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_cfg_fw_region_3_end_address_h" acronym="viss0_cfg_fw_region_3_end_address_h"  width="32" offset="0x147C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+vpac_viss0.s_vbusp region 3 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_cfg_fw_region_0_control" acronym="ldc0_cfg_fw_region_0_control"  width="32" offset="0x1C00" description="The FW Region 0 Control Register defines the control fields for the slave ^+vpac_ldc0.s_vbusp region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="ldc0_cfg_fw_region_0_permission_0" acronym="ldc0_cfg_fw_region_0_permission_0"  width="32" offset="0x1C04" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_0_permission_1" acronym="ldc0_cfg_fw_region_0_permission_1"  width="32" offset="0x1C08" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_0_permission_2" acronym="ldc0_cfg_fw_region_0_permission_2"  width="32" offset="0x1C0C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_0_start_address_l" acronym="ldc0_cfg_fw_region_0_start_address_l"  width="32" offset="0x1C10" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+vpac_ldc0.s_vbusp region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_cfg_fw_region_0_start_address_h" acronym="ldc0_cfg_fw_region_0_start_address_h"  width="32" offset="0x1C14" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ^+vpac_ldc0.s_vbusp region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_cfg_fw_region_0_end_address_l" acronym="ldc0_cfg_fw_region_0_end_address_l"  width="32" offset="0x1C18" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+vpac_ldc0.s_vbusp region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_cfg_fw_region_0_end_address_h" acronym="ldc0_cfg_fw_region_0_end_address_h"  width="32" offset="0x1C1C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+vpac_ldc0.s_vbusp region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_cfg_fw_region_1_control" acronym="ldc0_cfg_fw_region_1_control"  width="32" offset="0x1C20" description="The FW Region 1 Control Register defines the control fields for the slave ^+vpac_ldc0.s_vbusp region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="ldc0_cfg_fw_region_1_permission_0" acronym="ldc0_cfg_fw_region_1_permission_0"  width="32" offset="0x1C24" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_1_permission_1" acronym="ldc0_cfg_fw_region_1_permission_1"  width="32" offset="0x1C28" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_1_permission_2" acronym="ldc0_cfg_fw_region_1_permission_2"  width="32" offset="0x1C2C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_1_start_address_l" acronym="ldc0_cfg_fw_region_1_start_address_l"  width="32" offset="0x1C30" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+vpac_ldc0.s_vbusp region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_cfg_fw_region_1_start_address_h" acronym="ldc0_cfg_fw_region_1_start_address_h"  width="32" offset="0x1C34" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ^+vpac_ldc0.s_vbusp region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_cfg_fw_region_1_end_address_l" acronym="ldc0_cfg_fw_region_1_end_address_l"  width="32" offset="0x1C38" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+vpac_ldc0.s_vbusp region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_cfg_fw_region_1_end_address_h" acronym="ldc0_cfg_fw_region_1_end_address_h"  width="32" offset="0x1C3C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+vpac_ldc0.s_vbusp region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_cfg_fw_region_2_control" acronym="ldc0_cfg_fw_region_2_control"  width="32" offset="0x1C40" description="The FW Region 2 Control Register defines the control fields for the slave ^+vpac_ldc0.s_vbusp region 2 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="ldc0_cfg_fw_region_2_permission_0" acronym="ldc0_cfg_fw_region_2_permission_0"  width="32" offset="0x1C44" description="The FW Region 2 Permission 0 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_2_permission_1" acronym="ldc0_cfg_fw_region_2_permission_1"  width="32" offset="0x1C48" description="The FW Region 2 Permission 1 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_2_permission_2" acronym="ldc0_cfg_fw_region_2_permission_2"  width="32" offset="0x1C4C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_2_start_address_l" acronym="ldc0_cfg_fw_region_2_start_address_l"  width="32" offset="0x1C50" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+vpac_ldc0.s_vbusp region 2 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_cfg_fw_region_2_start_address_h" acronym="ldc0_cfg_fw_region_2_start_address_h"  width="32" offset="0x1C54" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave ^+vpac_ldc0.s_vbusp region 2 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_cfg_fw_region_2_end_address_l" acronym="ldc0_cfg_fw_region_2_end_address_l"  width="32" offset="0x1C58" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+vpac_ldc0.s_vbusp region 2 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_cfg_fw_region_2_end_address_h" acronym="ldc0_cfg_fw_region_2_end_address_h"  width="32" offset="0x1C5C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+vpac_ldc0.s_vbusp region 2 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_cfg_fw_region_3_control" acronym="ldc0_cfg_fw_region_3_control"  width="32" offset="0x1C60" description="The FW Region 3 Control Register defines the control fields for the slave ^+vpac_ldc0.s_vbusp region 3 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="ldc0_cfg_fw_region_3_permission_0" acronym="ldc0_cfg_fw_region_3_permission_0"  width="32" offset="0x1C64" description="The FW Region 3 Permission 0 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_3_permission_1" acronym="ldc0_cfg_fw_region_3_permission_1"  width="32" offset="0x1C68" description="The FW Region 3 Permission 1 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_3_permission_2" acronym="ldc0_cfg_fw_region_3_permission_2"  width="32" offset="0x1C6C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave ^+vpac_ldc0.s_vbusp region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="ldc0_cfg_fw_region_3_start_address_l" acronym="ldc0_cfg_fw_region_3_start_address_l"  width="32" offset="0x1C70" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+vpac_ldc0.s_vbusp region 3 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_cfg_fw_region_3_start_address_h" acronym="ldc0_cfg_fw_region_3_start_address_h"  width="32" offset="0x1C74" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave ^+vpac_ldc0.s_vbusp region 3 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_cfg_fw_region_3_end_address_l" acronym="ldc0_cfg_fw_region_3_end_address_l"  width="32" offset="0x1C78" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+vpac_ldc0.s_vbusp region 3 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_cfg_fw_region_3_end_address_h" acronym="ldc0_cfg_fw_region_3_end_address_h"  width="32" offset="0x1C7C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+vpac_ldc0.s_vbusp region 3 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_cfg_fw_region_0_control" acronym="msc_cfg_fw_region_0_control"  width="32" offset="0x2400" description="The FW Region 0 Control Register defines the control fields for the slave ^+vpac_msc.cfg_vp region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msc_cfg_fw_region_0_permission_0" acronym="msc_cfg_fw_region_0_permission_0"  width="32" offset="0x2404" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ^+vpac_msc.cfg_vp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msc_cfg_fw_region_0_permission_1" acronym="msc_cfg_fw_region_0_permission_1"  width="32" offset="0x2408" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ^+vpac_msc.cfg_vp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msc_cfg_fw_region_0_permission_2" acronym="msc_cfg_fw_region_0_permission_2"  width="32" offset="0x240C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ^+vpac_msc.cfg_vp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msc_cfg_fw_region_0_start_address_l" acronym="msc_cfg_fw_region_0_start_address_l"  width="32" offset="0x2410" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+vpac_msc.cfg_vp region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_cfg_fw_region_0_start_address_h" acronym="msc_cfg_fw_region_0_start_address_h"  width="32" offset="0x2414" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ^+vpac_msc.cfg_vp region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_cfg_fw_region_0_end_address_l" acronym="msc_cfg_fw_region_0_end_address_l"  width="32" offset="0x2418" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+vpac_msc.cfg_vp region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_cfg_fw_region_0_end_address_h" acronym="msc_cfg_fw_region_0_end_address_h"  width="32" offset="0x241C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+vpac_msc.cfg_vp region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_cfg_fw_region_1_control" acronym="msc_cfg_fw_region_1_control"  width="32" offset="0x2420" description="The FW Region 1 Control Register defines the control fields for the slave ^+vpac_msc.cfg_vp region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msc_cfg_fw_region_1_permission_0" acronym="msc_cfg_fw_region_1_permission_0"  width="32" offset="0x2424" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ^+vpac_msc.cfg_vp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msc_cfg_fw_region_1_permission_1" acronym="msc_cfg_fw_region_1_permission_1"  width="32" offset="0x2428" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ^+vpac_msc.cfg_vp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msc_cfg_fw_region_1_permission_2" acronym="msc_cfg_fw_region_1_permission_2"  width="32" offset="0x242C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ^+vpac_msc.cfg_vp region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msc_cfg_fw_region_1_start_address_l" acronym="msc_cfg_fw_region_1_start_address_l"  width="32" offset="0x2430" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+vpac_msc.cfg_vp region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_cfg_fw_region_1_start_address_h" acronym="msc_cfg_fw_region_1_start_address_h"  width="32" offset="0x2434" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ^+vpac_msc.cfg_vp region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_cfg_fw_region_1_end_address_l" acronym="msc_cfg_fw_region_1_end_address_l"  width="32" offset="0x2438" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+vpac_msc.cfg_vp region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_cfg_fw_region_1_end_address_h" acronym="msc_cfg_fw_region_1_end_address_h"  width="32" offset="0x243C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+vpac_msc.cfg_vp region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="nf_cfg_fw_region_0_control" acronym="nf_cfg_fw_region_0_control"  width="32" offset="0x2800" description="The FW Region 0 Control Register defines the control fields for the slave ^+vpac_nf.s_vbusp region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="nf_cfg_fw_region_0_permission_0" acronym="nf_cfg_fw_region_0_permission_0"  width="32" offset="0x2804" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ^+vpac_nf.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="nf_cfg_fw_region_0_permission_1" acronym="nf_cfg_fw_region_0_permission_1"  width="32" offset="0x2808" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ^+vpac_nf.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="nf_cfg_fw_region_0_permission_2" acronym="nf_cfg_fw_region_0_permission_2"  width="32" offset="0x280C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ^+vpac_nf.s_vbusp region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="nf_cfg_fw_region_0_start_address_l" acronym="nf_cfg_fw_region_0_start_address_l"  width="32" offset="0x2810" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+vpac_nf.s_vbusp region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="nf_cfg_fw_region_0_start_address_h" acronym="nf_cfg_fw_region_0_start_address_h"  width="32" offset="0x2814" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ^+vpac_nf.s_vbusp region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="nf_cfg_fw_region_0_end_address_l" acronym="nf_cfg_fw_region_0_end_address_l"  width="32" offset="0x2818" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+vpac_nf.s_vbusp region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="nf_cfg_fw_region_0_end_address_h" acronym="nf_cfg_fw_region_0_end_address_h"  width="32" offset="0x281C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+vpac_nf.s_vbusp region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_0_control" acronym="utc0_slv_cfg_fw_region_0_control"  width="32" offset="0x2C00" description="The FW Region 0 Control Register defines the control fields for the slave dru_utc_vpac0.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_0_permission_0" acronym="utc0_slv_cfg_fw_region_0_permission_0"  width="32" offset="0x2C04" description="The FW Region 0 Permission 0 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_0_permission_1" acronym="utc0_slv_cfg_fw_region_0_permission_1"  width="32" offset="0x2C08" description="The FW Region 0 Permission 1 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_0_permission_2" acronym="utc0_slv_cfg_fw_region_0_permission_2"  width="32" offset="0x2C0C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_0_start_address_l" acronym="utc0_slv_cfg_fw_region_0_start_address_l"  width="32" offset="0x2C10" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac0.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_0_start_address_h" acronym="utc0_slv_cfg_fw_region_0_start_address_h"  width="32" offset="0x2C14" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac0.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_0_end_address_l" acronym="utc0_slv_cfg_fw_region_0_end_address_l"  width="32" offset="0x2C18" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_0_end_address_h" acronym="utc0_slv_cfg_fw_region_0_end_address_h"  width="32" offset="0x2C1C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_1_control" acronym="utc0_slv_cfg_fw_region_1_control"  width="32" offset="0x2C20" description="The FW Region 1 Control Register defines the control fields for the slave dru_utc_vpac0.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_1_permission_0" acronym="utc0_slv_cfg_fw_region_1_permission_0"  width="32" offset="0x2C24" description="The FW Region 1 Permission 0 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_1_permission_1" acronym="utc0_slv_cfg_fw_region_1_permission_1"  width="32" offset="0x2C28" description="The FW Region 1 Permission 1 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_1_permission_2" acronym="utc0_slv_cfg_fw_region_1_permission_2"  width="32" offset="0x2C2C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_1_start_address_l" acronym="utc0_slv_cfg_fw_region_1_start_address_l"  width="32" offset="0x2C30" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac0.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_1_start_address_h" acronym="utc0_slv_cfg_fw_region_1_start_address_h"  width="32" offset="0x2C34" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac0.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_1_end_address_l" acronym="utc0_slv_cfg_fw_region_1_end_address_l"  width="32" offset="0x2C38" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_1_end_address_h" acronym="utc0_slv_cfg_fw_region_1_end_address_h"  width="32" offset="0x2C3C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_2_control" acronym="utc0_slv_cfg_fw_region_2_control"  width="32" offset="0x2C40" description="The FW Region 2 Control Register defines the control fields for the slave dru_utc_vpac0.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_2_permission_0" acronym="utc0_slv_cfg_fw_region_2_permission_0"  width="32" offset="0x2C44" description="The FW Region 2 Permission 0 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_2_permission_1" acronym="utc0_slv_cfg_fw_region_2_permission_1"  width="32" offset="0x2C48" description="The FW Region 2 Permission 1 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_2_permission_2" acronym="utc0_slv_cfg_fw_region_2_permission_2"  width="32" offset="0x2C4C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_2_start_address_l" acronym="utc0_slv_cfg_fw_region_2_start_address_l"  width="32" offset="0x2C50" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac0.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_2_start_address_h" acronym="utc0_slv_cfg_fw_region_2_start_address_h"  width="32" offset="0x2C54" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac0.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_2_end_address_l" acronym="utc0_slv_cfg_fw_region_2_end_address_l"  width="32" offset="0x2C58" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_2_end_address_h" acronym="utc0_slv_cfg_fw_region_2_end_address_h"  width="32" offset="0x2C5C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_3_control" acronym="utc0_slv_cfg_fw_region_3_control"  width="32" offset="0x2C60" description="The FW Region 3 Control Register defines the control fields for the slave dru_utc_vpac0.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_3_permission_0" acronym="utc0_slv_cfg_fw_region_3_permission_0"  width="32" offset="0x2C64" description="The FW Region 3 Permission 0 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_3_permission_1" acronym="utc0_slv_cfg_fw_region_3_permission_1"  width="32" offset="0x2C68" description="The FW Region 3 Permission 1 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_3_permission_2" acronym="utc0_slv_cfg_fw_region_3_permission_2"  width="32" offset="0x2C6C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_3_start_address_l" acronym="utc0_slv_cfg_fw_region_3_start_address_l"  width="32" offset="0x2C70" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac0.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_3_start_address_h" acronym="utc0_slv_cfg_fw_region_3_start_address_h"  width="32" offset="0x2C74" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac0.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_3_end_address_l" acronym="utc0_slv_cfg_fw_region_3_end_address_l"  width="32" offset="0x2C78" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_3_end_address_h" acronym="utc0_slv_cfg_fw_region_3_end_address_h"  width="32" offset="0x2C7C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_4_control" acronym="utc0_slv_cfg_fw_region_4_control"  width="32" offset="0x2C80" description="The FW Region 4 Control Register defines the control fields for the slave dru_utc_vpac0.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_4_permission_0" acronym="utc0_slv_cfg_fw_region_4_permission_0"  width="32" offset="0x2C84" description="The FW Region 4 Permission 0 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_4_permission_1" acronym="utc0_slv_cfg_fw_region_4_permission_1"  width="32" offset="0x2C88" description="The FW Region 4 Permission 1 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_4_permission_2" acronym="utc0_slv_cfg_fw_region_4_permission_2"  width="32" offset="0x2C8C" description="The FW Region 4 Permission 2 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_4_start_address_l" acronym="utc0_slv_cfg_fw_region_4_start_address_l"  width="32" offset="0x2C90" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac0.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_4_start_address_h" acronym="utc0_slv_cfg_fw_region_4_start_address_h"  width="32" offset="0x2C94" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac0.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_4_end_address_l" acronym="utc0_slv_cfg_fw_region_4_end_address_l"  width="32" offset="0x2C98" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_4_end_address_h" acronym="utc0_slv_cfg_fw_region_4_end_address_h"  width="32" offset="0x2C9C" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_5_control" acronym="utc0_slv_cfg_fw_region_5_control"  width="32" offset="0x2CA0" description="The FW Region 5 Control Register defines the control fields for the slave dru_utc_vpac0.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_5_permission_0" acronym="utc0_slv_cfg_fw_region_5_permission_0"  width="32" offset="0x2CA4" description="The FW Region 5 Permission 0 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_5_permission_1" acronym="utc0_slv_cfg_fw_region_5_permission_1"  width="32" offset="0x2CA8" description="The FW Region 5 Permission 1 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_5_permission_2" acronym="utc0_slv_cfg_fw_region_5_permission_2"  width="32" offset="0x2CAC" description="The FW Region 5 Permission 2 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_5_start_address_l" acronym="utc0_slv_cfg_fw_region_5_start_address_l"  width="32" offset="0x2CB0" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac0.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_5_start_address_h" acronym="utc0_slv_cfg_fw_region_5_start_address_h"  width="32" offset="0x2CB4" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac0.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_5_end_address_l" acronym="utc0_slv_cfg_fw_region_5_end_address_l"  width="32" offset="0x2CB8" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_5_end_address_h" acronym="utc0_slv_cfg_fw_region_5_end_address_h"  width="32" offset="0x2CBC" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_6_control" acronym="utc0_slv_cfg_fw_region_6_control"  width="32" offset="0x2CC0" description="The FW Region 6 Control Register defines the control fields for the slave dru_utc_vpac0.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_6_permission_0" acronym="utc0_slv_cfg_fw_region_6_permission_0"  width="32" offset="0x2CC4" description="The FW Region 6 Permission 0 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_6_permission_1" acronym="utc0_slv_cfg_fw_region_6_permission_1"  width="32" offset="0x2CC8" description="The FW Region 6 Permission 1 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_6_permission_2" acronym="utc0_slv_cfg_fw_region_6_permission_2"  width="32" offset="0x2CCC" description="The FW Region 6 Permission 2 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_6_start_address_l" acronym="utc0_slv_cfg_fw_region_6_start_address_l"  width="32" offset="0x2CD0" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac0.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_6_start_address_h" acronym="utc0_slv_cfg_fw_region_6_start_address_h"  width="32" offset="0x2CD4" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac0.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_6_end_address_l" acronym="utc0_slv_cfg_fw_region_6_end_address_l"  width="32" offset="0x2CD8" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_6_end_address_h" acronym="utc0_slv_cfg_fw_region_6_end_address_h"  width="32" offset="0x2CDC" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_7_control" acronym="utc0_slv_cfg_fw_region_7_control"  width="32" offset="0x2CE0" description="The FW Region 7 Control Register defines the control fields for the slave dru_utc_vpac0.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_7_permission_0" acronym="utc0_slv_cfg_fw_region_7_permission_0"  width="32" offset="0x2CE4" description="The FW Region 7 Permission 0 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_7_permission_1" acronym="utc0_slv_cfg_fw_region_7_permission_1"  width="32" offset="0x2CE8" description="The FW Region 7 Permission 1 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_7_permission_2" acronym="utc0_slv_cfg_fw_region_7_permission_2"  width="32" offset="0x2CEC" description="The FW Region 7 Permission 2 Register defines the permissions for the slave dru_utc_vpac0.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_7_start_address_l" acronym="utc0_slv_cfg_fw_region_7_start_address_l"  width="32" offset="0x2CF0" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac0.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_7_start_address_h" acronym="utc0_slv_cfg_fw_region_7_start_address_h"  width="32" offset="0x2CF4" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac0.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_7_end_address_l" acronym="utc0_slv_cfg_fw_region_7_end_address_l"  width="32" offset="0x2CF8" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc0_slv_cfg_fw_region_7_end_address_h" acronym="utc0_slv_cfg_fw_region_7_end_address_h"  width="32" offset="0x2CFC" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac0.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_0_control" acronym="utc1_slv_cfg_fw_region_0_control"  width="32" offset="0x3000" description="The FW Region 0 Control Register defines the control fields for the slave dru_utc_vpac1.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_0_permission_0" acronym="utc1_slv_cfg_fw_region_0_permission_0"  width="32" offset="0x3004" description="The FW Region 0 Permission 0 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_0_permission_1" acronym="utc1_slv_cfg_fw_region_0_permission_1"  width="32" offset="0x3008" description="The FW Region 0 Permission 1 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_0_permission_2" acronym="utc1_slv_cfg_fw_region_0_permission_2"  width="32" offset="0x300C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_0_start_address_l" acronym="utc1_slv_cfg_fw_region_0_start_address_l"  width="32" offset="0x3010" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac1.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_0_start_address_h" acronym="utc1_slv_cfg_fw_region_0_start_address_h"  width="32" offset="0x3014" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac1.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_0_end_address_l" acronym="utc1_slv_cfg_fw_region_0_end_address_l"  width="32" offset="0x3018" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_0_end_address_h" acronym="utc1_slv_cfg_fw_region_0_end_address_h"  width="32" offset="0x301C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_1_control" acronym="utc1_slv_cfg_fw_region_1_control"  width="32" offset="0x3020" description="The FW Region 1 Control Register defines the control fields for the slave dru_utc_vpac1.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_1_permission_0" acronym="utc1_slv_cfg_fw_region_1_permission_0"  width="32" offset="0x3024" description="The FW Region 1 Permission 0 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_1_permission_1" acronym="utc1_slv_cfg_fw_region_1_permission_1"  width="32" offset="0x3028" description="The FW Region 1 Permission 1 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_1_permission_2" acronym="utc1_slv_cfg_fw_region_1_permission_2"  width="32" offset="0x302C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_1_start_address_l" acronym="utc1_slv_cfg_fw_region_1_start_address_l"  width="32" offset="0x3030" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac1.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_1_start_address_h" acronym="utc1_slv_cfg_fw_region_1_start_address_h"  width="32" offset="0x3034" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac1.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_1_end_address_l" acronym="utc1_slv_cfg_fw_region_1_end_address_l"  width="32" offset="0x3038" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_1_end_address_h" acronym="utc1_slv_cfg_fw_region_1_end_address_h"  width="32" offset="0x303C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_2_control" acronym="utc1_slv_cfg_fw_region_2_control"  width="32" offset="0x3040" description="The FW Region 2 Control Register defines the control fields for the slave dru_utc_vpac1.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_2_permission_0" acronym="utc1_slv_cfg_fw_region_2_permission_0"  width="32" offset="0x3044" description="The FW Region 2 Permission 0 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_2_permission_1" acronym="utc1_slv_cfg_fw_region_2_permission_1"  width="32" offset="0x3048" description="The FW Region 2 Permission 1 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_2_permission_2" acronym="utc1_slv_cfg_fw_region_2_permission_2"  width="32" offset="0x304C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_2_start_address_l" acronym="utc1_slv_cfg_fw_region_2_start_address_l"  width="32" offset="0x3050" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac1.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_2_start_address_h" acronym="utc1_slv_cfg_fw_region_2_start_address_h"  width="32" offset="0x3054" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac1.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_2_end_address_l" acronym="utc1_slv_cfg_fw_region_2_end_address_l"  width="32" offset="0x3058" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_2_end_address_h" acronym="utc1_slv_cfg_fw_region_2_end_address_h"  width="32" offset="0x305C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 2 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_3_control" acronym="utc1_slv_cfg_fw_region_3_control"  width="32" offset="0x3060" description="The FW Region 3 Control Register defines the control fields for the slave dru_utc_vpac1.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_3_permission_0" acronym="utc1_slv_cfg_fw_region_3_permission_0"  width="32" offset="0x3064" description="The FW Region 3 Permission 0 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_3_permission_1" acronym="utc1_slv_cfg_fw_region_3_permission_1"  width="32" offset="0x3068" description="The FW Region 3 Permission 1 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_3_permission_2" acronym="utc1_slv_cfg_fw_region_3_permission_2"  width="32" offset="0x306C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_3_start_address_l" acronym="utc1_slv_cfg_fw_region_3_start_address_l"  width="32" offset="0x3070" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac1.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_3_start_address_h" acronym="utc1_slv_cfg_fw_region_3_start_address_h"  width="32" offset="0x3074" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac1.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_3_end_address_l" acronym="utc1_slv_cfg_fw_region_3_end_address_l"  width="32" offset="0x3078" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_3_end_address_h" acronym="utc1_slv_cfg_fw_region_3_end_address_h"  width="32" offset="0x307C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 3 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_4_control" acronym="utc1_slv_cfg_fw_region_4_control"  width="32" offset="0x3080" description="The FW Region 4 Control Register defines the control fields for the slave dru_utc_vpac1.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_4_permission_0" acronym="utc1_slv_cfg_fw_region_4_permission_0"  width="32" offset="0x3084" description="The FW Region 4 Permission 0 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_4_permission_1" acronym="utc1_slv_cfg_fw_region_4_permission_1"  width="32" offset="0x3088" description="The FW Region 4 Permission 1 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_4_permission_2" acronym="utc1_slv_cfg_fw_region_4_permission_2"  width="32" offset="0x308C" description="The FW Region 4 Permission 2 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_4_start_address_l" acronym="utc1_slv_cfg_fw_region_4_start_address_l"  width="32" offset="0x3090" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac1.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_4_start_address_h" acronym="utc1_slv_cfg_fw_region_4_start_address_h"  width="32" offset="0x3094" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac1.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_4_end_address_l" acronym="utc1_slv_cfg_fw_region_4_end_address_l"  width="32" offset="0x3098" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_4_end_address_h" acronym="utc1_slv_cfg_fw_region_4_end_address_h"  width="32" offset="0x309C" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 4 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_5_control" acronym="utc1_slv_cfg_fw_region_5_control"  width="32" offset="0x30A0" description="The FW Region 5 Control Register defines the control fields for the slave dru_utc_vpac1.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_5_permission_0" acronym="utc1_slv_cfg_fw_region_5_permission_0"  width="32" offset="0x30A4" description="The FW Region 5 Permission 0 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_5_permission_1" acronym="utc1_slv_cfg_fw_region_5_permission_1"  width="32" offset="0x30A8" description="The FW Region 5 Permission 1 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_5_permission_2" acronym="utc1_slv_cfg_fw_region_5_permission_2"  width="32" offset="0x30AC" description="The FW Region 5 Permission 2 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_5_start_address_l" acronym="utc1_slv_cfg_fw_region_5_start_address_l"  width="32" offset="0x30B0" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac1.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_5_start_address_h" acronym="utc1_slv_cfg_fw_region_5_start_address_h"  width="32" offset="0x30B4" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac1.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_5_end_address_l" acronym="utc1_slv_cfg_fw_region_5_end_address_l"  width="32" offset="0x30B8" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_5_end_address_h" acronym="utc1_slv_cfg_fw_region_5_end_address_h"  width="32" offset="0x30BC" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 5 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_6_control" acronym="utc1_slv_cfg_fw_region_6_control"  width="32" offset="0x30C0" description="The FW Region 6 Control Register defines the control fields for the slave dru_utc_vpac1.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_6_permission_0" acronym="utc1_slv_cfg_fw_region_6_permission_0"  width="32" offset="0x30C4" description="The FW Region 6 Permission 0 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_6_permission_1" acronym="utc1_slv_cfg_fw_region_6_permission_1"  width="32" offset="0x30C8" description="The FW Region 6 Permission 1 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_6_permission_2" acronym="utc1_slv_cfg_fw_region_6_permission_2"  width="32" offset="0x30CC" description="The FW Region 6 Permission 2 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_6_start_address_l" acronym="utc1_slv_cfg_fw_region_6_start_address_l"  width="32" offset="0x30D0" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac1.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_6_start_address_h" acronym="utc1_slv_cfg_fw_region_6_start_address_h"  width="32" offset="0x30D4" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac1.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_6_end_address_l" acronym="utc1_slv_cfg_fw_region_6_end_address_l"  width="32" offset="0x30D8" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_6_end_address_h" acronym="utc1_slv_cfg_fw_region_6_end_address_h"  width="32" offset="0x30DC" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 6 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_7_control" acronym="utc1_slv_cfg_fw_region_7_control"  width="32" offset="0x30E0" description="The FW Region 7 Control Register defines the control fields for the slave dru_utc_vpac1.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_7_permission_0" acronym="utc1_slv_cfg_fw_region_7_permission_0"  width="32" offset="0x30E4" description="The FW Region 7 Permission 0 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_7_permission_1" acronym="utc1_slv_cfg_fw_region_7_permission_1"  width="32" offset="0x30E8" description="The FW Region 7 Permission 1 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_7_permission_2" acronym="utc1_slv_cfg_fw_region_7_permission_2"  width="32" offset="0x30EC" description="The FW Region 7 Permission 2 Register defines the permissions for the slave dru_utc_vpac1.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_7_start_address_l" acronym="utc1_slv_cfg_fw_region_7_start_address_l"  width="32" offset="0x30F0" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_vpac1.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_7_start_address_h" acronym="utc1_slv_cfg_fw_region_7_start_address_h"  width="32" offset="0x30F4" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_vpac1.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_7_end_address_l" acronym="utc1_slv_cfg_fw_region_7_end_address_l"  width="32" offset="0x30F8" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="utc1_slv_cfg_fw_region_7_end_address_h" acronym="utc1_slv_cfg_fw_region_7_end_address_h"  width="32" offset="0x30FC" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_vpac1.dru_mmr_cfg region 7 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="pid" acronym="pid"  width="32" offset="0x0" description="The Revision Register contains the major and minor revisions for the module."   >
	<bitfield id="minor" rwaccess="RO" description="Minor revision" end="0" begin="5" width="6" page="0" />
	<bitfield id="custom" rwaccess="RO" description="Custom" end="6" begin="7" width="2" page="0" />
	<bitfield id="major" rwaccess="RO" description="Major revision" end="8" begin="10" width="3" page="0" />
	<bitfield id="rtl" rwaccess="RO" description="RTL revision. Will vary depending on release." end="11" begin="15" width="5" page="0" />
	<bitfield id="func" rwaccess="RO" description="Module ID" end="16" begin="27" width="12" page="0" />
	<bitfield id="bu" rwaccess="RO" description="Business Unit: 10 = Processors" end="28" begin="29" width="2" page="0" />
	<bitfield id="scheme" rwaccess="RO" description="PID register scheme" end="30" begin="31" width="2" page="0" />
</register>
<register id="destination_id" acronym="destination_id"  width="32" offset="0x4" description="The Destination ID Register defines the destination ID value for error messages."   >
	<bitfield id="dest_id" rwaccess="RW" description="The destination ID." end="0" begin="7" width="8" page="0" />
</register>
<register id="exception_logging_control" acronym="exception_logging_control"  width="32" offset="0x20" description="The Exception Logging Control Register controls the exception logging."   >
	<bitfield id="disable_f" rwaccess="RW" description="Disables logging when set." end="0" begin="0" width="1" page="0" />
	<bitfield id="disable_pend" rwaccess="RW" description="Disables logging pending when set." end="1" begin="1" width="1" page="0" />
</register>
<register id="exception_logging_header0" acronym="exception_logging_header0"  width="32" offset="0x24" description="The Exception Logging Header 0 Register contains the first word of the header."   >
	<bitfield id="dest_id" rwaccess="RO" description="Destination ID." end="0" begin="7" width="8" page="0" />
	<bitfield id="src_id" rwaccess="RO" description="Source ID." end="8" begin="23" width="16" page="0" />
	<bitfield id="type_f" rwaccess="RO" description="Type." end="24" begin="31" width="8" page="0" />
</register>
<register id="exception_logging_header1" acronym="exception_logging_header1"  width="32" offset="0x28" description="The Exception Logging Header 1 Register contains the second word of the header."   >
	<bitfield id="code" rwaccess="RO" description="Code." end="16" begin="23" width="8" page="0" />
	<bitfield id="group" rwaccess="RO" description="Group." end="24" begin="31" width="8" page="0" />
</register>
<register id="exception_logging_data0" acronym="exception_logging_data0"  width="32" offset="0x2C" description="The Exception Logging Data 0 Register contains the first word of the data."   >
	<bitfield id="addr_l" rwaccess="RO" description="Address lower 32 bits." end="0" begin="31" width="32" page="0" />
</register>
<register id="exception_logging_data1" acronym="exception_logging_data1"  width="32" offset="0x30" description="The Exception Logging Data 1 Register contains the second word of the data."   >
	<bitfield id="addr_h" rwaccess="RO" description="Address upper 16 bits." end="0" begin="15" width="16" page="0" />
</register>
<register id="exception_logging_data2" acronym="exception_logging_data2"  width="32" offset="0x34" description="The Exception Logging Data 2 Register contains the third word of the data."   >
	<bitfield id="priv_id" rwaccess="RO" description="Priv ID." end="0" begin="7" width="8" page="0" />
	<bitfield id="secure" rwaccess="RO" description="Secure." end="8" begin="8" width="1" page="0" />
	<bitfield id="priv" rwaccess="RO" description="Priv." end="9" begin="9" width="1" page="0" />
	<bitfield id="cacheable" rwaccess="RO" description="Cacheable." end="10" begin="10" width="1" page="0" />
	<bitfield id="debug" rwaccess="RO" description="Debug." end="11" begin="11" width="1" page="0" />
	<bitfield id="read" rwaccess="RO" description="Read." end="12" begin="12" width="1" page="0" />
	<bitfield id="write" rwaccess="RO" description="Write." end="13" begin="13" width="1" page="0" />
	<bitfield id="routeid" rwaccess="RO" description="Route ID." end="16" begin="27" width="12" page="0" />
</register>
<register id="exception_logging_data3" acronym="exception_logging_data3"  width="32" offset="0x38" description="The Exception Logging Data 3 Register contains the fourth word of the data."   >
	<bitfield id="bytecnt" rwaccess="RO" description="Byte count." end="0" begin="9" width="10" page="0" />
</register>
<register id="exception_pend_set" acronym="exception_pend_set"  width="32" offset="0x40" description="The Exception Logging Pending Set Register allows to set the pend signal."   >
	<bitfield id="pend_set" rwaccess="RW" description="Write a 1 to set the exception pend signal." end="0" begin="0" width="1" page="0" />
</register>
<register id="exception_pend_clear" acronym="exception_pend_clear"  width="32" offset="0x44" description="The Exception Logging Pending Clear Register allows to clear the pend signal."   >
	<bitfield id="pend_clr" rwaccess="RW" description="Write a 1 to clear the exception pend signal." end="0" begin="0" width="1" page="0" />
</register>
<register id="msram0_fw_region_0_control" acronym="msram0_fw_region_0_control"  width="32" offset="0x0" description="The FW Region 0 Control Register defines the control fields for the slave ksbus_msram0.slv region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram0_fw_region_0_permission_0" acronym="msram0_fw_region_0_permission_0"  width="32" offset="0x4" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_0_permission_1" acronym="msram0_fw_region_0_permission_1"  width="32" offset="0x8" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_0_permission_2" acronym="msram0_fw_region_0_permission_2"  width="32" offset="0xC" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_0_start_address_l" acronym="msram0_fw_region_0_start_address_l"  width="32" offset="0x10" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_0_start_address_h" acronym="msram0_fw_region_0_start_address_h"  width="32" offset="0x14" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_0_end_address_l" acronym="msram0_fw_region_0_end_address_l"  width="32" offset="0x18" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_0_end_address_h" acronym="msram0_fw_region_0_end_address_h"  width="32" offset="0x1C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_1_control" acronym="msram0_fw_region_1_control"  width="32" offset="0x20" description="The FW Region 1 Control Register defines the control fields for the slave ksbus_msram0.slv region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram0_fw_region_1_permission_0" acronym="msram0_fw_region_1_permission_0"  width="32" offset="0x24" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_1_permission_1" acronym="msram0_fw_region_1_permission_1"  width="32" offset="0x28" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_1_permission_2" acronym="msram0_fw_region_1_permission_2"  width="32" offset="0x2C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_1_start_address_l" acronym="msram0_fw_region_1_start_address_l"  width="32" offset="0x30" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_1_start_address_h" acronym="msram0_fw_region_1_start_address_h"  width="32" offset="0x34" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_1_end_address_l" acronym="msram0_fw_region_1_end_address_l"  width="32" offset="0x38" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_1_end_address_h" acronym="msram0_fw_region_1_end_address_h"  width="32" offset="0x3C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_2_control" acronym="msram0_fw_region_2_control"  width="32" offset="0x40" description="The FW Region 2 Control Register defines the control fields for the slave ksbus_msram0.slv region 2 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram0_fw_region_2_permission_0" acronym="msram0_fw_region_2_permission_0"  width="32" offset="0x44" description="The FW Region 2 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_2_permission_1" acronym="msram0_fw_region_2_permission_1"  width="32" offset="0x48" description="The FW Region 2 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_2_permission_2" acronym="msram0_fw_region_2_permission_2"  width="32" offset="0x4C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_2_start_address_l" acronym="msram0_fw_region_2_start_address_l"  width="32" offset="0x50" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 2 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_2_start_address_h" acronym="msram0_fw_region_2_start_address_h"  width="32" offset="0x54" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 2 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_2_end_address_l" acronym="msram0_fw_region_2_end_address_l"  width="32" offset="0x58" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 2 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_2_end_address_h" acronym="msram0_fw_region_2_end_address_h"  width="32" offset="0x5C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 2 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_3_control" acronym="msram0_fw_region_3_control"  width="32" offset="0x60" description="The FW Region 3 Control Register defines the control fields for the slave ksbus_msram0.slv region 3 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram0_fw_region_3_permission_0" acronym="msram0_fw_region_3_permission_0"  width="32" offset="0x64" description="The FW Region 3 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_3_permission_1" acronym="msram0_fw_region_3_permission_1"  width="32" offset="0x68" description="The FW Region 3 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_3_permission_2" acronym="msram0_fw_region_3_permission_2"  width="32" offset="0x6C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_3_start_address_l" acronym="msram0_fw_region_3_start_address_l"  width="32" offset="0x70" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 3 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_3_start_address_h" acronym="msram0_fw_region_3_start_address_h"  width="32" offset="0x74" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 3 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_3_end_address_l" acronym="msram0_fw_region_3_end_address_l"  width="32" offset="0x78" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 3 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_3_end_address_h" acronym="msram0_fw_region_3_end_address_h"  width="32" offset="0x7C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 3 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_4_control" acronym="msram0_fw_region_4_control"  width="32" offset="0x80" description="The FW Region 4 Control Register defines the control fields for the slave ksbus_msram0.slv region 4 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram0_fw_region_4_permission_0" acronym="msram0_fw_region_4_permission_0"  width="32" offset="0x84" description="The FW Region 4 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_4_permission_1" acronym="msram0_fw_region_4_permission_1"  width="32" offset="0x88" description="The FW Region 4 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_4_permission_2" acronym="msram0_fw_region_4_permission_2"  width="32" offset="0x8C" description="The FW Region 4 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_4_start_address_l" acronym="msram0_fw_region_4_start_address_l"  width="32" offset="0x90" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 4 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_4_start_address_h" acronym="msram0_fw_region_4_start_address_h"  width="32" offset="0x94" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 4 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_4_end_address_l" acronym="msram0_fw_region_4_end_address_l"  width="32" offset="0x98" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 4 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_4_end_address_h" acronym="msram0_fw_region_4_end_address_h"  width="32" offset="0x9C" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 4 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_5_control" acronym="msram0_fw_region_5_control"  width="32" offset="0xA0" description="The FW Region 5 Control Register defines the control fields for the slave ksbus_msram0.slv region 5 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram0_fw_region_5_permission_0" acronym="msram0_fw_region_5_permission_0"  width="32" offset="0xA4" description="The FW Region 5 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_5_permission_1" acronym="msram0_fw_region_5_permission_1"  width="32" offset="0xA8" description="The FW Region 5 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_5_permission_2" acronym="msram0_fw_region_5_permission_2"  width="32" offset="0xAC" description="The FW Region 5 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_5_start_address_l" acronym="msram0_fw_region_5_start_address_l"  width="32" offset="0xB0" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 5 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_5_start_address_h" acronym="msram0_fw_region_5_start_address_h"  width="32" offset="0xB4" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 5 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_5_end_address_l" acronym="msram0_fw_region_5_end_address_l"  width="32" offset="0xB8" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 5 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_5_end_address_h" acronym="msram0_fw_region_5_end_address_h"  width="32" offset="0xBC" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 5 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_6_control" acronym="msram0_fw_region_6_control"  width="32" offset="0xC0" description="The FW Region 6 Control Register defines the control fields for the slave ksbus_msram0.slv region 6 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram0_fw_region_6_permission_0" acronym="msram0_fw_region_6_permission_0"  width="32" offset="0xC4" description="The FW Region 6 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_6_permission_1" acronym="msram0_fw_region_6_permission_1"  width="32" offset="0xC8" description="The FW Region 6 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_6_permission_2" acronym="msram0_fw_region_6_permission_2"  width="32" offset="0xCC" description="The FW Region 6 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_6_start_address_l" acronym="msram0_fw_region_6_start_address_l"  width="32" offset="0xD0" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 6 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_6_start_address_h" acronym="msram0_fw_region_6_start_address_h"  width="32" offset="0xD4" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 6 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_6_end_address_l" acronym="msram0_fw_region_6_end_address_l"  width="32" offset="0xD8" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 6 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_6_end_address_h" acronym="msram0_fw_region_6_end_address_h"  width="32" offset="0xDC" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 6 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_7_control" acronym="msram0_fw_region_7_control"  width="32" offset="0xE0" description="The FW Region 7 Control Register defines the control fields for the slave ksbus_msram0.slv region 7 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram0_fw_region_7_permission_0" acronym="msram0_fw_region_7_permission_0"  width="32" offset="0xE4" description="The FW Region 7 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_7_permission_1" acronym="msram0_fw_region_7_permission_1"  width="32" offset="0xE8" description="The FW Region 7 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_7_permission_2" acronym="msram0_fw_region_7_permission_2"  width="32" offset="0xEC" description="The FW Region 7 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram0_fw_region_7_start_address_l" acronym="msram0_fw_region_7_start_address_l"  width="32" offset="0xF0" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 7 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_7_start_address_h" acronym="msram0_fw_region_7_start_address_h"  width="32" offset="0xF4" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 7 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram0_fw_region_7_end_address_l" acronym="msram0_fw_region_7_end_address_l"  width="32" offset="0xF8" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 7 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram0_fw_region_7_end_address_h" acronym="msram0_fw_region_7_end_address_h"  width="32" offset="0xFC" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 7 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_0_control" acronym="msram1_fw_region_0_control"  width="32" offset="0x400" description="The FW Region 0 Control Register defines the control fields for the slave ksbus_msram1.slv region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram1_fw_region_0_permission_0" acronym="msram1_fw_region_0_permission_0"  width="32" offset="0x404" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_0_permission_1" acronym="msram1_fw_region_0_permission_1"  width="32" offset="0x408" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_0_permission_2" acronym="msram1_fw_region_0_permission_2"  width="32" offset="0x40C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_0_start_address_l" acronym="msram1_fw_region_0_start_address_l"  width="32" offset="0x410" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_0_start_address_h" acronym="msram1_fw_region_0_start_address_h"  width="32" offset="0x414" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_0_end_address_l" acronym="msram1_fw_region_0_end_address_l"  width="32" offset="0x418" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_0_end_address_h" acronym="msram1_fw_region_0_end_address_h"  width="32" offset="0x41C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_1_control" acronym="msram1_fw_region_1_control"  width="32" offset="0x420" description="The FW Region 1 Control Register defines the control fields for the slave ksbus_msram1.slv region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram1_fw_region_1_permission_0" acronym="msram1_fw_region_1_permission_0"  width="32" offset="0x424" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_1_permission_1" acronym="msram1_fw_region_1_permission_1"  width="32" offset="0x428" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_1_permission_2" acronym="msram1_fw_region_1_permission_2"  width="32" offset="0x42C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_1_start_address_l" acronym="msram1_fw_region_1_start_address_l"  width="32" offset="0x430" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_1_start_address_h" acronym="msram1_fw_region_1_start_address_h"  width="32" offset="0x434" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_1_end_address_l" acronym="msram1_fw_region_1_end_address_l"  width="32" offset="0x438" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_1_end_address_h" acronym="msram1_fw_region_1_end_address_h"  width="32" offset="0x43C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_2_control" acronym="msram1_fw_region_2_control"  width="32" offset="0x440" description="The FW Region 2 Control Register defines the control fields for the slave ksbus_msram1.slv region 2 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram1_fw_region_2_permission_0" acronym="msram1_fw_region_2_permission_0"  width="32" offset="0x444" description="The FW Region 2 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_2_permission_1" acronym="msram1_fw_region_2_permission_1"  width="32" offset="0x448" description="The FW Region 2 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_2_permission_2" acronym="msram1_fw_region_2_permission_2"  width="32" offset="0x44C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_2_start_address_l" acronym="msram1_fw_region_2_start_address_l"  width="32" offset="0x450" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 2 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_2_start_address_h" acronym="msram1_fw_region_2_start_address_h"  width="32" offset="0x454" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 2 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_2_end_address_l" acronym="msram1_fw_region_2_end_address_l"  width="32" offset="0x458" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 2 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_2_end_address_h" acronym="msram1_fw_region_2_end_address_h"  width="32" offset="0x45C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 2 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_3_control" acronym="msram1_fw_region_3_control"  width="32" offset="0x460" description="The FW Region 3 Control Register defines the control fields for the slave ksbus_msram1.slv region 3 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram1_fw_region_3_permission_0" acronym="msram1_fw_region_3_permission_0"  width="32" offset="0x464" description="The FW Region 3 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_3_permission_1" acronym="msram1_fw_region_3_permission_1"  width="32" offset="0x468" description="The FW Region 3 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_3_permission_2" acronym="msram1_fw_region_3_permission_2"  width="32" offset="0x46C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_3_start_address_l" acronym="msram1_fw_region_3_start_address_l"  width="32" offset="0x470" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 3 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_3_start_address_h" acronym="msram1_fw_region_3_start_address_h"  width="32" offset="0x474" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 3 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_3_end_address_l" acronym="msram1_fw_region_3_end_address_l"  width="32" offset="0x478" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 3 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_3_end_address_h" acronym="msram1_fw_region_3_end_address_h"  width="32" offset="0x47C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 3 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_4_control" acronym="msram1_fw_region_4_control"  width="32" offset="0x480" description="The FW Region 4 Control Register defines the control fields for the slave ksbus_msram1.slv region 4 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram1_fw_region_4_permission_0" acronym="msram1_fw_region_4_permission_0"  width="32" offset="0x484" description="The FW Region 4 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_4_permission_1" acronym="msram1_fw_region_4_permission_1"  width="32" offset="0x488" description="The FW Region 4 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_4_permission_2" acronym="msram1_fw_region_4_permission_2"  width="32" offset="0x48C" description="The FW Region 4 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_4_start_address_l" acronym="msram1_fw_region_4_start_address_l"  width="32" offset="0x490" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 4 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_4_start_address_h" acronym="msram1_fw_region_4_start_address_h"  width="32" offset="0x494" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 4 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_4_end_address_l" acronym="msram1_fw_region_4_end_address_l"  width="32" offset="0x498" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 4 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_4_end_address_h" acronym="msram1_fw_region_4_end_address_h"  width="32" offset="0x49C" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 4 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_5_control" acronym="msram1_fw_region_5_control"  width="32" offset="0x4A0" description="The FW Region 5 Control Register defines the control fields for the slave ksbus_msram1.slv region 5 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram1_fw_region_5_permission_0" acronym="msram1_fw_region_5_permission_0"  width="32" offset="0x4A4" description="The FW Region 5 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_5_permission_1" acronym="msram1_fw_region_5_permission_1"  width="32" offset="0x4A8" description="The FW Region 5 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_5_permission_2" acronym="msram1_fw_region_5_permission_2"  width="32" offset="0x4AC" description="The FW Region 5 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_5_start_address_l" acronym="msram1_fw_region_5_start_address_l"  width="32" offset="0x4B0" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 5 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_5_start_address_h" acronym="msram1_fw_region_5_start_address_h"  width="32" offset="0x4B4" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 5 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_5_end_address_l" acronym="msram1_fw_region_5_end_address_l"  width="32" offset="0x4B8" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 5 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_5_end_address_h" acronym="msram1_fw_region_5_end_address_h"  width="32" offset="0x4BC" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 5 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_6_control" acronym="msram1_fw_region_6_control"  width="32" offset="0x4C0" description="The FW Region 6 Control Register defines the control fields for the slave ksbus_msram1.slv region 6 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram1_fw_region_6_permission_0" acronym="msram1_fw_region_6_permission_0"  width="32" offset="0x4C4" description="The FW Region 6 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_6_permission_1" acronym="msram1_fw_region_6_permission_1"  width="32" offset="0x4C8" description="The FW Region 6 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_6_permission_2" acronym="msram1_fw_region_6_permission_2"  width="32" offset="0x4CC" description="The FW Region 6 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_6_start_address_l" acronym="msram1_fw_region_6_start_address_l"  width="32" offset="0x4D0" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 6 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_6_start_address_h" acronym="msram1_fw_region_6_start_address_h"  width="32" offset="0x4D4" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 6 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_6_end_address_l" acronym="msram1_fw_region_6_end_address_l"  width="32" offset="0x4D8" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 6 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_6_end_address_h" acronym="msram1_fw_region_6_end_address_h"  width="32" offset="0x4DC" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 6 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_7_control" acronym="msram1_fw_region_7_control"  width="32" offset="0x4E0" description="The FW Region 7 Control Register defines the control fields for the slave ksbus_msram1.slv region 7 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram1_fw_region_7_permission_0" acronym="msram1_fw_region_7_permission_0"  width="32" offset="0x4E4" description="The FW Region 7 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_7_permission_1" acronym="msram1_fw_region_7_permission_1"  width="32" offset="0x4E8" description="The FW Region 7 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_7_permission_2" acronym="msram1_fw_region_7_permission_2"  width="32" offset="0x4EC" description="The FW Region 7 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram1_fw_region_7_start_address_l" acronym="msram1_fw_region_7_start_address_l"  width="32" offset="0x4F0" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 7 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_7_start_address_h" acronym="msram1_fw_region_7_start_address_h"  width="32" offset="0x4F4" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 7 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram1_fw_region_7_end_address_l" acronym="msram1_fw_region_7_end_address_l"  width="32" offset="0x4F8" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 7 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram1_fw_region_7_end_address_h" acronym="msram1_fw_region_7_end_address_h"  width="32" offset="0x4FC" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 7 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_0_control" acronym="msram2_fw_region_0_control"  width="32" offset="0x800" description="The FW Region 0 Control Register defines the control fields for the slave ksbus_msram2.slv region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram2_fw_region_0_permission_0" acronym="msram2_fw_region_0_permission_0"  width="32" offset="0x804" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_0_permission_1" acronym="msram2_fw_region_0_permission_1"  width="32" offset="0x808" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_0_permission_2" acronym="msram2_fw_region_0_permission_2"  width="32" offset="0x80C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_0_start_address_l" acronym="msram2_fw_region_0_start_address_l"  width="32" offset="0x810" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_0_start_address_h" acronym="msram2_fw_region_0_start_address_h"  width="32" offset="0x814" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_0_end_address_l" acronym="msram2_fw_region_0_end_address_l"  width="32" offset="0x818" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_0_end_address_h" acronym="msram2_fw_region_0_end_address_h"  width="32" offset="0x81C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_1_control" acronym="msram2_fw_region_1_control"  width="32" offset="0x820" description="The FW Region 1 Control Register defines the control fields for the slave ksbus_msram2.slv region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram2_fw_region_1_permission_0" acronym="msram2_fw_region_1_permission_0"  width="32" offset="0x824" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_1_permission_1" acronym="msram2_fw_region_1_permission_1"  width="32" offset="0x828" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_1_permission_2" acronym="msram2_fw_region_1_permission_2"  width="32" offset="0x82C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_1_start_address_l" acronym="msram2_fw_region_1_start_address_l"  width="32" offset="0x830" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_1_start_address_h" acronym="msram2_fw_region_1_start_address_h"  width="32" offset="0x834" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_1_end_address_l" acronym="msram2_fw_region_1_end_address_l"  width="32" offset="0x838" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_1_end_address_h" acronym="msram2_fw_region_1_end_address_h"  width="32" offset="0x83C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_2_control" acronym="msram2_fw_region_2_control"  width="32" offset="0x840" description="The FW Region 2 Control Register defines the control fields for the slave ksbus_msram2.slv region 2 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram2_fw_region_2_permission_0" acronym="msram2_fw_region_2_permission_0"  width="32" offset="0x844" description="The FW Region 2 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_2_permission_1" acronym="msram2_fw_region_2_permission_1"  width="32" offset="0x848" description="The FW Region 2 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_2_permission_2" acronym="msram2_fw_region_2_permission_2"  width="32" offset="0x84C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_2_start_address_l" acronym="msram2_fw_region_2_start_address_l"  width="32" offset="0x850" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 2 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_2_start_address_h" acronym="msram2_fw_region_2_start_address_h"  width="32" offset="0x854" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 2 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_2_end_address_l" acronym="msram2_fw_region_2_end_address_l"  width="32" offset="0x858" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 2 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_2_end_address_h" acronym="msram2_fw_region_2_end_address_h"  width="32" offset="0x85C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 2 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_3_control" acronym="msram2_fw_region_3_control"  width="32" offset="0x860" description="The FW Region 3 Control Register defines the control fields for the slave ksbus_msram2.slv region 3 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram2_fw_region_3_permission_0" acronym="msram2_fw_region_3_permission_0"  width="32" offset="0x864" description="The FW Region 3 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_3_permission_1" acronym="msram2_fw_region_3_permission_1"  width="32" offset="0x868" description="The FW Region 3 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_3_permission_2" acronym="msram2_fw_region_3_permission_2"  width="32" offset="0x86C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_3_start_address_l" acronym="msram2_fw_region_3_start_address_l"  width="32" offset="0x870" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 3 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_3_start_address_h" acronym="msram2_fw_region_3_start_address_h"  width="32" offset="0x874" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 3 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_3_end_address_l" acronym="msram2_fw_region_3_end_address_l"  width="32" offset="0x878" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 3 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_3_end_address_h" acronym="msram2_fw_region_3_end_address_h"  width="32" offset="0x87C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 3 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_4_control" acronym="msram2_fw_region_4_control"  width="32" offset="0x880" description="The FW Region 4 Control Register defines the control fields for the slave ksbus_msram2.slv region 4 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram2_fw_region_4_permission_0" acronym="msram2_fw_region_4_permission_0"  width="32" offset="0x884" description="The FW Region 4 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_4_permission_1" acronym="msram2_fw_region_4_permission_1"  width="32" offset="0x888" description="The FW Region 4 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_4_permission_2" acronym="msram2_fw_region_4_permission_2"  width="32" offset="0x88C" description="The FW Region 4 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_4_start_address_l" acronym="msram2_fw_region_4_start_address_l"  width="32" offset="0x890" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 4 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_4_start_address_h" acronym="msram2_fw_region_4_start_address_h"  width="32" offset="0x894" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 4 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_4_end_address_l" acronym="msram2_fw_region_4_end_address_l"  width="32" offset="0x898" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 4 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_4_end_address_h" acronym="msram2_fw_region_4_end_address_h"  width="32" offset="0x89C" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 4 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_5_control" acronym="msram2_fw_region_5_control"  width="32" offset="0x8A0" description="The FW Region 5 Control Register defines the control fields for the slave ksbus_msram2.slv region 5 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram2_fw_region_5_permission_0" acronym="msram2_fw_region_5_permission_0"  width="32" offset="0x8A4" description="The FW Region 5 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_5_permission_1" acronym="msram2_fw_region_5_permission_1"  width="32" offset="0x8A8" description="The FW Region 5 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_5_permission_2" acronym="msram2_fw_region_5_permission_2"  width="32" offset="0x8AC" description="The FW Region 5 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_5_start_address_l" acronym="msram2_fw_region_5_start_address_l"  width="32" offset="0x8B0" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 5 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_5_start_address_h" acronym="msram2_fw_region_5_start_address_h"  width="32" offset="0x8B4" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 5 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_5_end_address_l" acronym="msram2_fw_region_5_end_address_l"  width="32" offset="0x8B8" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 5 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_5_end_address_h" acronym="msram2_fw_region_5_end_address_h"  width="32" offset="0x8BC" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 5 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_6_control" acronym="msram2_fw_region_6_control"  width="32" offset="0x8C0" description="The FW Region 6 Control Register defines the control fields for the slave ksbus_msram2.slv region 6 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram2_fw_region_6_permission_0" acronym="msram2_fw_region_6_permission_0"  width="32" offset="0x8C4" description="The FW Region 6 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_6_permission_1" acronym="msram2_fw_region_6_permission_1"  width="32" offset="0x8C8" description="The FW Region 6 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_6_permission_2" acronym="msram2_fw_region_6_permission_2"  width="32" offset="0x8CC" description="The FW Region 6 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_6_start_address_l" acronym="msram2_fw_region_6_start_address_l"  width="32" offset="0x8D0" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 6 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_6_start_address_h" acronym="msram2_fw_region_6_start_address_h"  width="32" offset="0x8D4" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 6 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_6_end_address_l" acronym="msram2_fw_region_6_end_address_l"  width="32" offset="0x8D8" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 6 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_6_end_address_h" acronym="msram2_fw_region_6_end_address_h"  width="32" offset="0x8DC" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 6 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_7_control" acronym="msram2_fw_region_7_control"  width="32" offset="0x8E0" description="The FW Region 7 Control Register defines the control fields for the slave ksbus_msram2.slv region 7 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram2_fw_region_7_permission_0" acronym="msram2_fw_region_7_permission_0"  width="32" offset="0x8E4" description="The FW Region 7 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_7_permission_1" acronym="msram2_fw_region_7_permission_1"  width="32" offset="0x8E8" description="The FW Region 7 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_7_permission_2" acronym="msram2_fw_region_7_permission_2"  width="32" offset="0x8EC" description="The FW Region 7 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram2_fw_region_7_start_address_l" acronym="msram2_fw_region_7_start_address_l"  width="32" offset="0x8F0" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 7 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_7_start_address_h" acronym="msram2_fw_region_7_start_address_h"  width="32" offset="0x8F4" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 7 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram2_fw_region_7_end_address_l" acronym="msram2_fw_region_7_end_address_l"  width="32" offset="0x8F8" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 7 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram2_fw_region_7_end_address_h" acronym="msram2_fw_region_7_end_address_h"  width="32" offset="0x8FC" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 7 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_0_control" acronym="msram3_fw_region_0_control"  width="32" offset="0xC00" description="The FW Region 0 Control Register defines the control fields for the slave ksbus_msram3.slv region 0 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram3_fw_region_0_permission_0" acronym="msram3_fw_region_0_permission_0"  width="32" offset="0xC04" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_0_permission_1" acronym="msram3_fw_region_0_permission_1"  width="32" offset="0xC08" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_0_permission_2" acronym="msram3_fw_region_0_permission_2"  width="32" offset="0xC0C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 0 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_0_start_address_l" acronym="msram3_fw_region_0_start_address_l"  width="32" offset="0xC10" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 0 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_0_start_address_h" acronym="msram3_fw_region_0_start_address_h"  width="32" offset="0xC14" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 0 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_0_end_address_l" acronym="msram3_fw_region_0_end_address_l"  width="32" offset="0xC18" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 0 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_0_end_address_h" acronym="msram3_fw_region_0_end_address_h"  width="32" offset="0xC1C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 0 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_1_control" acronym="msram3_fw_region_1_control"  width="32" offset="0xC20" description="The FW Region 1 Control Register defines the control fields for the slave ksbus_msram3.slv region 1 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram3_fw_region_1_permission_0" acronym="msram3_fw_region_1_permission_0"  width="32" offset="0xC24" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_1_permission_1" acronym="msram3_fw_region_1_permission_1"  width="32" offset="0xC28" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_1_permission_2" acronym="msram3_fw_region_1_permission_2"  width="32" offset="0xC2C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 1 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_1_start_address_l" acronym="msram3_fw_region_1_start_address_l"  width="32" offset="0xC30" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 1 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_1_start_address_h" acronym="msram3_fw_region_1_start_address_h"  width="32" offset="0xC34" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 1 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_1_end_address_l" acronym="msram3_fw_region_1_end_address_l"  width="32" offset="0xC38" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 1 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_1_end_address_h" acronym="msram3_fw_region_1_end_address_h"  width="32" offset="0xC3C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 1 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_2_control" acronym="msram3_fw_region_2_control"  width="32" offset="0xC40" description="The FW Region 2 Control Register defines the control fields for the slave ksbus_msram3.slv region 2 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram3_fw_region_2_permission_0" acronym="msram3_fw_region_2_permission_0"  width="32" offset="0xC44" description="The FW Region 2 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_2_permission_1" acronym="msram3_fw_region_2_permission_1"  width="32" offset="0xC48" description="The FW Region 2 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_2_permission_2" acronym="msram3_fw_region_2_permission_2"  width="32" offset="0xC4C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 2 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_2_start_address_l" acronym="msram3_fw_region_2_start_address_l"  width="32" offset="0xC50" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 2 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_2_start_address_h" acronym="msram3_fw_region_2_start_address_h"  width="32" offset="0xC54" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 2 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_2_end_address_l" acronym="msram3_fw_region_2_end_address_l"  width="32" offset="0xC58" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 2 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_2_end_address_h" acronym="msram3_fw_region_2_end_address_h"  width="32" offset="0xC5C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 2 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_3_control" acronym="msram3_fw_region_3_control"  width="32" offset="0xC60" description="The FW Region 3 Control Register defines the control fields for the slave ksbus_msram3.slv region 3 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram3_fw_region_3_permission_0" acronym="msram3_fw_region_3_permission_0"  width="32" offset="0xC64" description="The FW Region 3 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_3_permission_1" acronym="msram3_fw_region_3_permission_1"  width="32" offset="0xC68" description="The FW Region 3 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_3_permission_2" acronym="msram3_fw_region_3_permission_2"  width="32" offset="0xC6C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 3 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_3_start_address_l" acronym="msram3_fw_region_3_start_address_l"  width="32" offset="0xC70" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 3 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_3_start_address_h" acronym="msram3_fw_region_3_start_address_h"  width="32" offset="0xC74" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 3 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_3_end_address_l" acronym="msram3_fw_region_3_end_address_l"  width="32" offset="0xC78" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 3 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_3_end_address_h" acronym="msram3_fw_region_3_end_address_h"  width="32" offset="0xC7C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 3 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_4_control" acronym="msram3_fw_region_4_control"  width="32" offset="0xC80" description="The FW Region 4 Control Register defines the control fields for the slave ksbus_msram3.slv region 4 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram3_fw_region_4_permission_0" acronym="msram3_fw_region_4_permission_0"  width="32" offset="0xC84" description="The FW Region 4 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_4_permission_1" acronym="msram3_fw_region_4_permission_1"  width="32" offset="0xC88" description="The FW Region 4 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_4_permission_2" acronym="msram3_fw_region_4_permission_2"  width="32" offset="0xC8C" description="The FW Region 4 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 4 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_4_start_address_l" acronym="msram3_fw_region_4_start_address_l"  width="32" offset="0xC90" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 4 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_4_start_address_h" acronym="msram3_fw_region_4_start_address_h"  width="32" offset="0xC94" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 4 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_4_end_address_l" acronym="msram3_fw_region_4_end_address_l"  width="32" offset="0xC98" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 4 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_4_end_address_h" acronym="msram3_fw_region_4_end_address_h"  width="32" offset="0xC9C" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 4 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_5_control" acronym="msram3_fw_region_5_control"  width="32" offset="0xCA0" description="The FW Region 5 Control Register defines the control fields for the slave ksbus_msram3.slv region 5 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram3_fw_region_5_permission_0" acronym="msram3_fw_region_5_permission_0"  width="32" offset="0xCA4" description="The FW Region 5 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_5_permission_1" acronym="msram3_fw_region_5_permission_1"  width="32" offset="0xCA8" description="The FW Region 5 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_5_permission_2" acronym="msram3_fw_region_5_permission_2"  width="32" offset="0xCAC" description="The FW Region 5 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 5 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_5_start_address_l" acronym="msram3_fw_region_5_start_address_l"  width="32" offset="0xCB0" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 5 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_5_start_address_h" acronym="msram3_fw_region_5_start_address_h"  width="32" offset="0xCB4" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 5 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_5_end_address_l" acronym="msram3_fw_region_5_end_address_l"  width="32" offset="0xCB8" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 5 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_5_end_address_h" acronym="msram3_fw_region_5_end_address_h"  width="32" offset="0xCBC" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 5 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_6_control" acronym="msram3_fw_region_6_control"  width="32" offset="0xCC0" description="The FW Region 6 Control Register defines the control fields for the slave ksbus_msram3.slv region 6 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram3_fw_region_6_permission_0" acronym="msram3_fw_region_6_permission_0"  width="32" offset="0xCC4" description="The FW Region 6 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_6_permission_1" acronym="msram3_fw_region_6_permission_1"  width="32" offset="0xCC8" description="The FW Region 6 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_6_permission_2" acronym="msram3_fw_region_6_permission_2"  width="32" offset="0xCCC" description="The FW Region 6 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 6 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_6_start_address_l" acronym="msram3_fw_region_6_start_address_l"  width="32" offset="0xCD0" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 6 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_6_start_address_h" acronym="msram3_fw_region_6_start_address_h"  width="32" offset="0xCD4" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 6 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_6_end_address_l" acronym="msram3_fw_region_6_end_address_l"  width="32" offset="0xCD8" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 6 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_6_end_address_h" acronym="msram3_fw_region_6_end_address_h"  width="32" offset="0xCDC" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 6 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_7_control" acronym="msram3_fw_region_7_control"  width="32" offset="0xCE0" description="The FW Region 7 Control Register defines the control fields for the slave ksbus_msram3.slv region 7 firewall."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="8" width="1" page="0" />
	<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="9" width="1" page="0" />
</register>
<register id="msram3_fw_region_7_permission_0" acronym="msram3_fw_region_7_permission_0"  width="32" offset="0xCE4" description="The FW Region 7 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_7_permission_1" acronym="msram3_fw_region_7_permission_1"  width="32" offset="0xCE8" description="The FW Region 7 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_7_permission_2" acronym="msram3_fw_region_7_permission_2"  width="32" offset="0xCEC" description="The FW Region 7 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 7 firewall."   >
	<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="0" width="1" page="0" />
	<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" width="1" page="0" />
	<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="2" width="1" page="0" />
	<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="3" width="1" page="0" />
	<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="4" width="1" page="0" />
	<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="5" width="1" page="0" />
	<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="6" width="1" page="0" />
	<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="7" width="1" page="0" />
	<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="8" width="1" page="0" />
	<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="9" width="1" page="0" />
	<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="10" width="1" page="0" />
	<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="11" width="1" page="0" />
	<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="12" width="1" page="0" />
	<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="13" width="1" page="0" />
	<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="14" width="1" page="0" />
	<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="15" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="23" width="8" page="0" />
</register>
<register id="msram3_fw_region_7_start_address_l" acronym="msram3_fw_region_7_start_address_l"  width="32" offset="0xCF0" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 7 firewall."   >
	<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_7_start_address_h" acronym="msram3_fw_region_7_start_address_h"  width="32" offset="0xCF4" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 7 firewall."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msram3_fw_region_7_end_address_l" acronym="msram3_fw_region_7_end_address_l"  width="32" offset="0xCF8" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 7 firewall."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="31" width="20" page="0" />
</register>
<register id="msram3_fw_region_7_end_address_h" acronym="msram3_fw_region_7_end_address_h"  width="32" offset="0xCFC" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 7 firewall."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_mst_isc_region_0_control" acronym="viss0_mst_isc_region_0_control"  width="32" offset="0x0" description="The ISC Region 0 Control Register defines the control fields for the master .viss0_mst region 0 ISC."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="viss0_mst_isc_region_0_start_address_l" acronym="viss0_mst_isc_region_0_start_address_l"  width="32" offset="0x10" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master .viss0_mst region 0 ISC."   >
	<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_mst_isc_region_0_start_address_h" acronym="viss0_mst_isc_region_0_start_address_h"  width="32" offset="0x14" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master .viss0_mst region 0 ISC."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_mst_isc_region_0_end_address_l" acronym="viss0_mst_isc_region_0_end_address_l"  width="32" offset="0x18" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master .viss0_mst region 0 ISC."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_mst_isc_region_0_end_address_h" acronym="viss0_mst_isc_region_0_end_address_h"  width="32" offset="0x1C" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master .viss0_mst region 0 ISC."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_mst_isc_region_1_control" acronym="viss0_mst_isc_region_1_control"  width="32" offset="0x20" description="The ISC Region 1 Control Register defines the control fields for the master .viss0_mst region 1 ISC."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="viss0_mst_isc_region_1_start_address_l" acronym="viss0_mst_isc_region_1_start_address_l"  width="32" offset="0x30" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master .viss0_mst region 1 ISC."   >
	<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_mst_isc_region_1_start_address_h" acronym="viss0_mst_isc_region_1_start_address_h"  width="32" offset="0x34" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master .viss0_mst region 1 ISC."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_mst_isc_region_1_end_address_l" acronym="viss0_mst_isc_region_1_end_address_l"  width="32" offset="0x38" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master .viss0_mst region 1 ISC."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="31" width="20" page="0" />
</register>
<register id="viss0_mst_isc_region_1_end_address_h" acronym="viss0_mst_isc_region_1_end_address_h"  width="32" offset="0x3C" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master .viss0_mst region 1 ISC."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="viss0_mst_isc_region_def_control" acronym="viss0_mst_isc_region_def_control"  width="32" offset="0x40" description="The ISC Default Region Control Register defines the control fields for the master .viss0_mst region 2 ISC."   >
	<bitfield id="enable" rwaccess="RO" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set, the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RO" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="ldc0_mst_isc_region_0_control" acronym="ldc0_mst_isc_region_0_control"  width="32" offset="0x800" description="The ISC Region 0 Control Register defines the control fields for the master .ldc0_mst region 0 ISC."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="ldc0_mst_isc_region_0_start_address_l" acronym="ldc0_mst_isc_region_0_start_address_l"  width="32" offset="0x810" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master .ldc0_mst region 0 ISC."   >
	<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_mst_isc_region_0_start_address_h" acronym="ldc0_mst_isc_region_0_start_address_h"  width="32" offset="0x814" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master .ldc0_mst region 0 ISC."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_mst_isc_region_0_end_address_l" acronym="ldc0_mst_isc_region_0_end_address_l"  width="32" offset="0x818" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master .ldc0_mst region 0 ISC."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_mst_isc_region_0_end_address_h" acronym="ldc0_mst_isc_region_0_end_address_h"  width="32" offset="0x81C" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master .ldc0_mst region 0 ISC."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_mst_isc_region_1_control" acronym="ldc0_mst_isc_region_1_control"  width="32" offset="0x820" description="The ISC Region 1 Control Register defines the control fields for the master .ldc0_mst region 1 ISC."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="ldc0_mst_isc_region_1_start_address_l" acronym="ldc0_mst_isc_region_1_start_address_l"  width="32" offset="0x830" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master .ldc0_mst region 1 ISC."   >
	<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_mst_isc_region_1_start_address_h" acronym="ldc0_mst_isc_region_1_start_address_h"  width="32" offset="0x834" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master .ldc0_mst region 1 ISC."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_mst_isc_region_1_end_address_l" acronym="ldc0_mst_isc_region_1_end_address_l"  width="32" offset="0x838" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master .ldc0_mst region 1 ISC."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="31" width="20" page="0" />
</register>
<register id="ldc0_mst_isc_region_1_end_address_h" acronym="ldc0_mst_isc_region_1_end_address_h"  width="32" offset="0x83C" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master .ldc0_mst region 1 ISC."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="ldc0_mst_isc_region_def_control" acronym="ldc0_mst_isc_region_def_control"  width="32" offset="0x840" description="The ISC Default Region Control Register defines the control fields for the master .ldc0_mst region 2 ISC."   >
	<bitfield id="enable" rwaccess="RO" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set, the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RO" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="msc_mst_isc_region_0_control" acronym="msc_mst_isc_region_0_control"  width="32" offset="0x1000" description="The ISC Region 0 Control Register defines the control fields for the master .msc_mst region 0 ISC."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="msc_mst_isc_region_0_start_address_l" acronym="msc_mst_isc_region_0_start_address_l"  width="32" offset="0x1010" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master .msc_mst region 0 ISC."   >
	<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_mst_isc_region_0_start_address_h" acronym="msc_mst_isc_region_0_start_address_h"  width="32" offset="0x1014" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master .msc_mst region 0 ISC."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_mst_isc_region_0_end_address_l" acronym="msc_mst_isc_region_0_end_address_l"  width="32" offset="0x1018" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master .msc_mst region 0 ISC."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_mst_isc_region_0_end_address_h" acronym="msc_mst_isc_region_0_end_address_h"  width="32" offset="0x101C" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master .msc_mst region 0 ISC."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_mst_isc_region_1_control" acronym="msc_mst_isc_region_1_control"  width="32" offset="0x1020" description="The ISC Region 1 Control Register defines the control fields for the master .msc_mst region 1 ISC."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="msc_mst_isc_region_1_start_address_l" acronym="msc_mst_isc_region_1_start_address_l"  width="32" offset="0x1030" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master .msc_mst region 1 ISC."   >
	<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_mst_isc_region_1_start_address_h" acronym="msc_mst_isc_region_1_start_address_h"  width="32" offset="0x1034" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master .msc_mst region 1 ISC."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_mst_isc_region_1_end_address_l" acronym="msc_mst_isc_region_1_end_address_l"  width="32" offset="0x1038" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master .msc_mst region 1 ISC."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_mst_isc_region_1_end_address_h" acronym="msc_mst_isc_region_1_end_address_h"  width="32" offset="0x103C" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master .msc_mst region 1 ISC."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_mst_isc_region_2_control" acronym="msc_mst_isc_region_2_control"  width="32" offset="0x1040" description="The ISC Region 2 Control Register defines the control fields for the master .msc_mst region 2 ISC."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="msc_mst_isc_region_2_start_address_l" acronym="msc_mst_isc_region_2_start_address_l"  width="32" offset="0x1050" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master .msc_mst region 2 ISC."   >
	<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_mst_isc_region_2_start_address_h" acronym="msc_mst_isc_region_2_start_address_h"  width="32" offset="0x1054" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master .msc_mst region 2 ISC."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_mst_isc_region_2_end_address_l" acronym="msc_mst_isc_region_2_end_address_l"  width="32" offset="0x1058" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master .msc_mst region 2 ISC."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_mst_isc_region_2_end_address_h" acronym="msc_mst_isc_region_2_end_address_h"  width="32" offset="0x105C" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master .msc_mst region 2 ISC."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_mst_isc_region_3_control" acronym="msc_mst_isc_region_3_control"  width="32" offset="0x1060" description="The ISC Region 3 Control Register defines the control fields for the master .msc_mst region 3 ISC."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="msc_mst_isc_region_3_start_address_l" acronym="msc_mst_isc_region_3_start_address_l"  width="32" offset="0x1070" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master .msc_mst region 3 ISC."   >
	<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_mst_isc_region_3_start_address_h" acronym="msc_mst_isc_region_3_start_address_h"  width="32" offset="0x1074" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master .msc_mst region 3 ISC."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_mst_isc_region_3_end_address_l" acronym="msc_mst_isc_region_3_end_address_l"  width="32" offset="0x1078" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master .msc_mst region 3 ISC."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="31" width="20" page="0" />
</register>
<register id="msc_mst_isc_region_3_end_address_h" acronym="msc_mst_isc_region_3_end_address_h"  width="32" offset="0x107C" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master .msc_mst region 3 ISC."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="msc_mst_isc_region_def_control" acronym="msc_mst_isc_region_def_control"  width="32" offset="0x1080" description="The ISC Default Region Control Register defines the control fields for the master .msc_mst region 4 ISC."   >
	<bitfield id="enable" rwaccess="RO" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set, the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RO" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="nf_mst_isc_region_0_control" acronym="nf_mst_isc_region_0_control"  width="32" offset="0x1400" description="The ISC Region 0 Control Register defines the control fields for the master .nf_mst region 0 ISC."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="nf_mst_isc_region_0_start_address_l" acronym="nf_mst_isc_region_0_start_address_l"  width="32" offset="0x1410" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master .nf_mst region 0 ISC."   >
	<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="31" width="20" page="0" />
</register>
<register id="nf_mst_isc_region_0_start_address_h" acronym="nf_mst_isc_region_0_start_address_h"  width="32" offset="0x1414" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master .nf_mst region 0 ISC."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="nf_mst_isc_region_0_end_address_l" acronym="nf_mst_isc_region_0_end_address_l"  width="32" offset="0x1418" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master .nf_mst region 0 ISC."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="31" width="20" page="0" />
</register>
<register id="nf_mst_isc_region_0_end_address_h" acronym="nf_mst_isc_region_0_end_address_h"  width="32" offset="0x141C" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master .nf_mst region 0 ISC."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="nf_mst_isc_region_1_control" acronym="nf_mst_isc_region_1_control"  width="32" offset="0x1420" description="The ISC Region 1 Control Register defines the control fields for the master .nf_mst region 1 ISC."   >
	<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
<register id="nf_mst_isc_region_1_start_address_l" acronym="nf_mst_isc_region_1_start_address_l"  width="32" offset="0x1430" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master .nf_mst region 1 ISC."   >
	<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="11" width="12" page="0" />
	<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="31" width="20" page="0" />
</register>
<register id="nf_mst_isc_region_1_start_address_h" acronym="nf_mst_isc_region_1_start_address_h"  width="32" offset="0x1434" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master .nf_mst region 1 ISC."   >
	<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="nf_mst_isc_region_1_end_address_l" acronym="nf_mst_isc_region_1_end_address_l"  width="32" offset="0x1438" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master .nf_mst region 1 ISC."   >
	<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="11" width="12" page="0" />
	<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="31" width="20" page="0" />
</register>
<register id="nf_mst_isc_region_1_end_address_h" acronym="nf_mst_isc_region_1_end_address_h"  width="32" offset="0x143C" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master .nf_mst region 1 ISC."   >
	<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="15" width="16" page="0" />
</register>
<register id="nf_mst_isc_region_def_control" acronym="nf_mst_isc_region_def_control"  width="32" offset="0x1440" description="The ISC Default Region Control Register defines the control fields for the master .nf_mst region 2 ISC."   >
	<bitfield id="enable" rwaccess="RO" description="Enable region. A value of 0xA enables, others disable." end="0" begin="3" width="4" page="0" />
	<bitfield id="lock" rwaccess="RW" description="Lock region. Once set, the region values cannot be modified." end="4" begin="4" width="1" page="0" />
	<bitfield id="ch_mode" rwaccess="RO" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="5" width="1" page="0" />
	<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="6" width="1" page="0" />
	<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="15" width="8" page="0" />
	<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="19" width="4" page="0" />
	<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="20" width="1" page="0" />
	<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="21" width="1" page="0" />
	<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="25" width="2" page="0" />
	<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="27" width="2" page="0" />
</register>
</module>
