// Seed: 1144950652
module module_0;
  logic [-1 : 1] id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd86
) (
    output wand id_0,
    input  tri0 _id_1,
    input  tri1 id_2,
    output tri1 id_3,
    input  wor  id_4
);
  and primCall (id_0, id_2, id_4, id_6);
  logic [7:0][1 : id_1] id_6;
  module_0 modCall_1 ();
  wire id_7;
  assign id_6[-1'h0] = -1;
endmodule
module module_2 #(
    parameter id_2 = 32'd85
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  output wire id_1;
  logic [id_2 : -1] id_8;
endmodule
