// Seed: 2165504449
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  input id_1;
  always @(posedge id_2) begin
    id_2 <= #1 1;
    if (id_1) id_3 = id_1;
  end
  logic id_3;
  assign id_3 = 1;
endmodule
