{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/processing_system7_0_FCLK_CLK0:false|/processing_system7_0_FCLK_RESET0_N:false|/rst_ps7_0_100M_peripheral_aresetn:false|/ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"0.775623",
   "Addressing View_TopLeft":"-110,-289",
   "Color Coded_ExpandedHierarchyInLayout":"/DSP",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 4620 -y 1300 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 4620 -y 1320 -defaultsOSRD
preplace port Vp_Vn_0 -pg 1 -lvl 0 -x 0 -y 1390 -defaultsOSRD
preplace port Vaux5_0 -pg 1 -lvl 0 -x 0 -y 1160 -defaultsOSRD
preplace port Vaux13_0 -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace port port-id_pwm_o_0 -pg 1 -lvl 7 -x 4620 -y 880 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 800 -y 1444 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 800 -y 1694 -swap {3 4 0 1 2 5 6 7 8 9} -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 4 -x 3820 -y 1180 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 3380 -y 920 -defaultsOSRD
preplace inst AXIreg_1 -pg 1 -lvl 4 -x 3820 -y 600 -defaultsOSRD
preplace inst AXIreg_0 -pg 1 -lvl 4 -x 3820 -y 790 -defaultsOSRD
preplace inst DPWM -pg 1 -lvl 3 -x 3380 -y 510 -defaultsOSRD
preplace inst ADC_SNOOPER -pg 1 -lvl 5 -x 4180 -y 1030 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -x 4510 -y 1040 -defaultsOSRD
preplace inst DPWM_SLICE -pg 1 -lvl 1 -x 180 -y 500 -defaultsOSRD
preplace inst DSP_SLICEPAD -pg 1 -lvl 1 -x 180 -y 190 -defaultsOSRD
preplace inst DSP -pg 1 -lvl 2 -x 800 -y 162 -defaultsOSRD
preplace inst DSP|limiter_signed_0 -pg 1 -lvl 5 -x 2090 -y 612 -defaultsOSRD
preplace inst DSP|shiftprog_signed_0 -pg 1 -lvl 4 -x 1800 -y 612 -defaultsOSRD
preplace inst DSP|xlslice_0 -pg 1 -lvl 6 -x 2350 -y 612 -defaultsOSRD
preplace inst DSP|xlconstant_0 -pg 1 -lvl 1 -x 880 -y 202 -defaultsOSRD
preplace inst DSP|mux2_0 -pg 1 -lvl 7 -x 2610 -y 542 -defaultsOSRD
preplace inst DSP|registerFDSE_0 -pg 1 -lvl 1 -x 880 -y 402 -defaultsOSRD
preplace inst DSP|DSP_stdpipe_0 -pg 1 -lvl 3 -x 1520 -y 322 -defaultsOSRD
preplace inst DSP|DSP_stdpipe_1 -pg 1 -lvl 2 -x 1230 -y 162 -defaultsOSRD
preplace netloc ADC_SLICEPAD_data_o 1 1 5 570 1324 3150J 1120 3620J 1050 3980J 1140 4350
preplace netloc AXIreg_0_reg0 1 0 5 20 300 480J 724 2940J 320 3680J 690 4010
preplace netloc AXIreg_0_reg1 1 0 5 40 700 340J 1104 3100J 700 NJ 700 3990
preplace netloc AXIreg_0_reg2 1 0 5 20 720 330J 1124 3110J 720 3610J 950 4010
preplace netloc AXIreg_0_reg3 1 0 5 30 730 320J 1134 3120J 730 3590J 970 3990
preplace netloc AXIreg_1_reg0 1 0 5 20 10 NJ 10 NJ 10 NJ 10 4020
preplace netloc AXIreg_1_reg1 1 0 5 30 280 520J 704 2920J 300 NJ 300 4010
preplace netloc AXIreg_1_reg2 1 0 5 40 290 500J 714 2930J 310 NJ 310 3990
preplace netloc DPWM_SLICE_en_snoop_o 1 1 4 390 1314 3130J 1110 3570J 1040 4000J
preplace netloc DSP_SLICEPAD_Dout 1 1 1 540 210n
preplace netloc DSP_SLICEPAD_Dout1 1 1 1 530 230n
preplace netloc DSP_SLICEPAD_coef_slicepad 1 1 1 570 150n
preplace netloc DSP_SLICEPAD_data_o 1 1 1 560 170n
preplace netloc acq_o 1 1 5 580 1094 3090J 690 3560 900 NJ 900 4400
preplace netloc adcA 1 5 1 4370 1010n
preplace netloc async_i_1 1 1 2 430J 904 3000
preplace netloc busy_out 1 4 2 4020 1130 4390J
preplace netloc cmp_o 1 3 3 3660J 880 NJ 880 4370
preplace netloc counter_o 1 3 3 3670J 890 NJ 890 4410
preplace netloc data1_i_1 1 1 1 550 190n
preplace netloc dsp_o 1 2 4 2960 710 3620J 930 NJ 930 4380
preplace netloc en_cmp_i_1 1 1 2 370J 1004 3050
preplace netloc en_free_i_1 1 1 2 400J 964 3030
preplace netloc en_half_i_1 1 1 2 360 1024 3060J
preplace netloc en_max_i_1 1 1 2 380J 984 3040
preplace netloc en_zero_i_1 1 1 2 350 1044 3080J
preplace netloc eoc_out 1 4 2 4000 1120 4360J
preplace netloc free_i 1 1 2 470J 764 2970
preplace netloc ip2intc_irpt 1 1 5 580 1584 3220J 1180 3530J 1330 3970 1110 4410J
preplace netloc max_i 1 1 2 460J 784 2950
preplace netloc peak_i_1 1 1 2 450J 864 2980
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 560 1144 3070 1150 3640 940 4020 940 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 580 1594 3050
preplace netloc pwm_o 1 3 4 3630J 910 NJ 910 4420 880 NJ
preplace netloc resetn_i_1 1 1 2 410J 944 3020
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 3 3190 1190 3600 960 4010
preplace netloc sawtri_i_1 1 1 2 420J 924 3010
preplace netloc sel_i_1 1 1 1 490 420n
preplace netloc start_i_1 1 1 1 510 400n
preplace netloc update_o 1 3 3 3650J 920 NJ 920 4390
preplace netloc valley_i_1 1 1 2 440J 884 2990
preplace netloc Vaux13_0_1 1 0 4 NJ 1180 330J 1574 3210J 1170 NJ
preplace netloc Vaux5_0_1 1 0 4 NJ 1160 350J 1564 3200J 1160 3680J
preplace netloc Vp_Vn_0_1 1 0 4 NJ 1390 320J 1794 3230J 1390 3580J
preplace netloc processing_system7_0_DDR 1 2 5 3170J 1130 3550J 1310 NJ 1310 NJ 1310 4600J
preplace netloc processing_system7_0_FIXED_IO 1 2 5 3180J 1140 3540J 1320 NJ 1320 NJ 1320 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 3140 790n
preplace netloc processing_system7_0_M_AXI_GP1 1 2 1 3160 810n
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 3550 770n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 3580 920n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 3570 580n
preplace netloc xadc_wiz_0_M_AXIS 1 4 1 3990 1000n
preplace netloc DSP|ADC_SLICEPAD_data_o 1 0 3 NJ 302 1090 302 N
preplace netloc DSP|DSP_SLICEPAD_coef_slicepad 1 0 3 NJ 262 1060J 312 1380
preplace netloc DSP|DSP_SLICEPAD_data_o 1 0 3 NJ 282 1050 282 N
preplace netloc DSP|DSP_stdpipe_0_acc_o 1 3 1 1660 322n
preplace netloc DSP|DSP_stdpipe_1_acc_o 1 0 3 740 322 NJ 322 1370
preplace netloc DSP|coef_i_1 1 0 2 NJ 562 1020
preplace netloc DSP|configmap_pwm_0_dsp_start_o 1 0 3 NJ 482 1080 342 NJ
preplace netloc DSP|data1_i_1 1 0 7 NJ 542 NJ 542 NJ 542 NJ 542 NJ 542 NJ 542 N
preplace netloc DSP|en_i_1 1 0 1 740 402n
preplace netloc DSP|limiter_signed_0_data_o 1 5 1 NJ 612
preplace netloc DSP|mux2_0_data_o 1 7 1 N 542
preplace netloc DSP|processing_system7_0_FCLK_CLK0 1 0 3 730 312 1030 382 NJ
preplace netloc DSP|registerFDSE_0_data_o 1 1 1 1040 162n
preplace netloc DSP|sel_i_1 1 0 7 NJ 522 NJ 522 NJ 522 NJ 522 NJ 522 NJ 522 N
preplace netloc DSP|shift_i_1 1 0 4 NJ 622 NJ 622 NJ 622 N
preplace netloc DSP|shiftprog_signed_0_data_o 1 4 1 NJ 612
preplace netloc DSP|xlconstant_0_dout 1 1 2 1070 362 NJ
preplace netloc DSP|xlslice_0_Dout 1 6 1 2460 562n
levelinfo -pg 1 0 180 800 3380 3820 4180 4510 4620
levelinfo -hier DSP * 880 1230 1520 1800 2090 2350 2610 *
pagesize -pg 1 -db -bbox -sgen -120 0 4740 1810
pagesize -hier DSP -db -bbox -sgen 700 42 2800 682
",
   "Color Coded_PinnedPorts":"",
   "Color Coded_ScaleFactor":"0.586435",
   "Color Coded_TopLeft":"377,84",
   "Default View_ScaleFactor":"0.373396",
   "Default View_TopLeft":"0,-225",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layers":"/processing_system7_0_FCLK_CLK0:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_100M_peripheral_aresetn:true|/ip2intc_irpt:true|",
   "Grouping and No Loops_ScaleFactor":"0.634815",
   "Grouping and No Loops_TopLeft":"-110,0",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 3120 -y 1510 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 3120 -y 1530 -defaultsOSRD
preplace port Vaux1_0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port Vp_Vn_0 -pg 1 -lvl 0 -x 0 -y 670 -defaultsOSRD
preplace port Vaux9_0 -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace port port-id_pwm_o_0 -pg 1 -lvl 8 -x 3120 -y 630 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1470 -y 1190 -swap {34 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 73 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 16 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 0 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156} -defaultsOSRD -pinY DDR 320R -pinY FIXED_IO 340R -pinY USBIND_0 180R -pinY S_AXI_HP0_FIFO_CTRL 0L -pinY M_AXI_GP0 20R -pinY M_AXI_GP1 0R -pinY S_AXI_HP0 20L -pinY M_AXI_GP0_ACLK 40L -pinY M_AXI_GP1_ACLK 60L -pinY S_AXI_HP0_ACLK 80L -pinBusY IRQ_F2P 380L -pinY FCLK_CLK0 360R -pinY FCLK_RESET0_N 380R
preplace inst rst_ps7_0_100M -pg 1 -lvl 4 -x 1470 -y 1710 -swap {1 0 2 3 4 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 0L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 0R
preplace inst xadc_wiz_0 -pg 1 -lvl 6 -x 2390 -y 650 -swap {0 1 2 3 4 26 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 5 27 28 30 31 33 38 29 32 37 34 35 36} -defaultsOSRD -pinY M_AXIS 0R -pinY s_axi_lite 80L -pinY Vp_Vn 20L -pinY Vaux9 0L -pinY s_axis_aclk 120L -pinY s_axi_aclk 140L -pinY s_axi_aresetn 160L -pinY ip2intc_irpt 160R -pinY convst_in 100L -pinBusY channel_out 20R -pinY eoc_out 140R -pinY alarm_out 40R -pinY eos_out 60R -pinY busy_out 120R
preplace inst AXIreg_0 -pg 1 -lvl 6 -x 2390 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 23 20 22 24 25} -defaultsOSRD -pinY S00_AXI 180L -pinBusY reg0 20R -pinBusY reg1 220R -pinBusY reg2 0R -pinBusY reg3 40R -pinY s00_axi_aclk 200L -pinY s00_axi_aresetn 220L
preplace inst pwm_v0_1 -pg 1 -lvl 7 -x 2930 -y 630 -swap {0 2 1 3 4} -defaultsOSRD -pinY clk_i 0L -pinBusY duty_i 40L -pinBusY top_i 20L -pinY pwm_o 0R -pinBusY counter_o 40R
preplace inst xlslice_5 -pg 1 -lvl 7 -x 2930 -y 90 -defaultsOSRD -pinBusY Din 0L -pinBusY Dout 0R
preplace inst ps7_0_axi_periph -pg 1 -lvl 5 -x 1880 -y 1190 -swap {59 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 0 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 142 136 143 137 144 138 145 139 146 140 147 141} -defaultsOSRD -pinY S00_AXI 20L -pinY M00_AXI 0R -pinY S01_AXI 0L -pinY M01_AXI 20R -pinY M02_AXI 40R -pinY ACLK 160L -pinY ARESETN 40L -pinY S00_ACLK 180L -pinY S00_ARESETN 60L -pinY M00_ACLK 200L -pinY M00_ARESETN 80L -pinY S01_ACLK 220L -pinY S01_ARESETN 100L -pinY M01_ACLK 240L -pinY M01_ARESETN 120L -pinY M02_ACLK 260L -pinY M02_ARESETN 140L
preplace inst sync_v1_0 -pg 1 -lvl 5 -x 1880 -y 70 -swap {3 0 1 2 4} -defaultsOSRD -pinBusY counter_i 60L -pinBusY delay_i 0L -pinBusY shift_i 20L -pinBusY mask_i 40L -pinY trigger_o 60R
preplace inst holder_v0_0 -pg 1 -lvl 1 -x 230 -y 370 -defaultsOSRD -pinBusY data_in 0L -pinBusY data_out 40R -pinY clk_in 20L -pinY en_in 40L
preplace inst topmask_v0_0 -pg 1 -lvl 4 -x 1470 -y 390 -swap {0 2 1} -defaultsOSRD -pinBusY topmask_in 0L -pinBusY top_out 20R -pinBusY mask_out 0R
preplace inst DSP_Integrator_0 -pg 1 -lvl 2 -x 610 -y 730 -swap {6 1 2 0 4 3 5} -defaultsOSRD -pinBusY ki_in 140L -pinBusY ref_in 40L -pinBusY adc_in 80L -pinBusY loop_in 0L -pinBusY y_out 0R -pinY start_in 100L -pinY clk_in 120L
preplace inst xlslice_6 -pg 1 -lvl 1 -x 230 -y 970 -defaultsOSRD -pinBusY Din 0L -pinBusY Dout 0R
preplace inst DSP_SubMulAdd_0 -pg 1 -lvl 3 -x 1000 -y 730 -swap {6 2 1 0 4 3 5} -defaultsOSRD -pinBusY kp_in 100L -pinBusY ref_in 40L -pinBusY adc_in 20L -pinBusY add_in 0L -pinBusY y_out 100R -pinY start_in 60L -pinY clk_in 80L
preplace inst sync_v1_1 -pg 1 -lvl 5 -x 1880 -y 230 -swap {2 1 0 3 4} -defaultsOSRD -pinBusY counter_i 40L -pinBusY delay_i 20L -pinBusY shift_i 0L -pinBusY mask_i 60L -pinY trigger_o 60R
preplace inst delayshift_v0_0 -pg 1 -lvl 4 -x 1470 -y 70 -swap {0 1 3 2} -defaultsOSRD -pinBusY data_in 0L -pinBusY dly_out 0R -pinBusY rel_out 180R -pinBusY shift_out 20R
preplace inst holder_v0_1 -pg 1 -lvl 6 -x 2390 -y 510 -swap {2 1 3 0} -defaultsOSRD -pinBusY data_in 20L -pinBusY data_out 40R -pinY clk_in 40L -pinY en_in 0L
preplace inst AXIreg_1 -pg 1 -lvl 6 -x 2390 -y 1190 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 23 22 21 20 24 25} -defaultsOSRD -pinY S00_AXI 40L -pinBusY reg0 260R -pinBusY reg1 240R -pinBusY reg2 20R -pinBusY reg3 0R -pinY s00_axi_aclk 60L -pinY s00_axi_aresetn 80L
preplace inst coefficients_v0_0 -pg 1 -lvl 1 -x 230 -y 1690 -swap {0 1 3 2} -defaultsOSRD -pinBusY kp_in 0L -pinBusY ki_in 140L -pinBusY kp_out 20R -pinBusY ki_out 0R
preplace inst xlslice_0 -pg 1 -lvl 1 -x 230 -y 770 -defaultsOSRD -pinBusY Din 0L -pinBusY Dout 0R
preplace inst xlslice_1 -pg 1 -lvl 1 -x 230 -y 870 -defaultsOSRD -pinBusY Din 0L -pinBusY Dout 0R
preplace inst xlslice_2 -pg 1 -lvl 3 -x 1000 -y 950 -defaultsOSRD -pinBusY Din 0L -pinBusY Dout 0R
preplace inst AXIS_Snooper_0 -pg 1 -lvl 7 -x 2930 -y 490 -swap {0 1 2 3 4 6 5 8 7} -defaultsOSRD -pinY s_axis 0L -pinBusY adc_out 40R -pinBusY id_out 0R -pinY s_axis_aclk 40L -pinY s_axis_aresetn 20L
preplace inst shiftarith_v0_0 -pg 1 -lvl 4 -x 1470 -y 890 -defaultsOSRD -pinBusY data_in 0L -pinBusY shift_in 20L -pinBusY sra_out 0R
preplace inst system_ila_0 -pg 1 -lvl 7 -x 2930 -y 770 -swap {0 3 8 15 2 4 14 5 6 9 10 11 7 12 13 1 16} -defaultsOSRD -pinY clk 0L -pinBusY probe0 60L -pinBusY probe1 160L -pinBusY probe2 300L -pinBusY probe3 40L -pinBusY probe4 80L -pinBusY probe5 280L -pinBusY probe6 100L -pinBusY probe7 120L -pinBusY probe8 180L -pinBusY probe9 200L -pinBusY probe10 220L -pinBusY probe11 140L -pinBusY probe12 240L -pinBusY probe13 260L -pinBusY probe14 20L -pinBusY probe15 320L
preplace inst saturator_v0_0 -pg 1 -lvl 5 -x 1880 -y 910 -defaultsOSRD -pinBusY data_in 0L -pinBusY sat_out 0R
preplace netloc AXIreg_0_reg0 1 6 1 N 90
preplace netloc AXIreg_0_reg1 1 3 4 1230 330 1710J 350 NJ 350 2780
preplace netloc AXIreg_0_reg2 1 3 4 1230 10 NJ 10 NJ 10 2780
preplace netloc DSP_Integrator_0_y_out 1 0 7 40 310 NJ 310 760 510 NJ 510 NJ 510 2100J 450 2680
preplace netloc data 1 0 8 60 1070 NJ 1070 NJ 1070 1230J 1050 NJ 1050 NJ 1050 2580J 1170 3100
preplace netloc delayshift_v0_0_dly_out 1 4 1 N 70
preplace netloc delayshift_v0_0_rel_out 1 4 1 N 250
preplace netloc delayshift_v0_0_shift_out 1 4 1 1710 90n
preplace netloc holder_v0_0_data_out 1 1 6 390 490 NJ 490 NJ 490 NJ 490 2080J 430 2720
preplace netloc ip2intc_irpt 1 3 4 1210 1870 NJ 1870 NJ 1870 2620
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 40 1030 410 990 760 890 1170 1910 1730 1550 2140 390 2740
preplace netloc processing_system7_0_FCLK_RESET0_N 1 3 2 1230 1650 1690
preplace netloc pwm_v0_1_counter_o 1 4 4 1730 850 2040J 950 2600J 1150 3080
preplace netloc pwm_v0_1_pwm_o 1 7 1 NJ 630
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 4 3 1710 1650 2220 370 2780
preplace netloc sync_v1_0_trigger_o 1 0 7 80 470 NJ 470 NJ 470 NJ 470 NJ 470 2200 910 2680J
preplace netloc topmask_v0_0_mask_out 1 4 1 1690 110n
preplace netloc topmask_v0_0_top_out 1 4 3 NJ 410 NJ 410 2760
preplace netloc trigger_o 1 5 2 2120 930 2640J
preplace netloc xlslice_6_Dout 1 1 6 430 970 840 1050 1190J 1010 NJ 1010 NJ 1010 NJ
preplace netloc y_out 1 3 4 1230 1030 NJ 1030 NJ 1030 N
preplace netloc shiftarith_v0_0_data_out 1 4 3 1690 830 2160J 890 NJ
preplace netloc coefficients_v0_0_ki_out 1 1 6 470 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 2740
preplace netloc coefficients_v0_0_kp_out 1 1 6 NJ 1710 860 1850 NJ 1850 NJ 1850 NJ 1850 2780J
preplace netloc AXIreg_1_reg0 1 0 7 80 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 2540
preplace netloc AXIreg_1_reg1 1 0 7 80 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 2560
preplace netloc AXIreg_1_reg3 1 0 7 20 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 2540
preplace netloc xlslice_0_Dout 1 1 6 390 950 800 1010 1150J 970 NJ 970 NJ 970 NJ
preplace netloc xlslice_1_Dout 1 1 6 450 930 780 1030 1210J 990 NJ 990 NJ 990 NJ
preplace netloc xlslice_2_Dout 1 3 4 1250 1070 NJ 1070 NJ 1070 2700
preplace netloc AXIreg_1_reg2 1 0 7 80 1050 NJ 1050 820 1090 NJ 1090 NJ 1090 NJ 1090 2560
preplace netloc sat_out 1 5 2 2180 870 NJ
preplace netloc eoc_out 1 6 1 2640 790n
preplace netloc busy_out 1 6 1 2660 770n
preplace netloc holder_v0_1_data_out 1 6 1 2700 550n
preplace netloc Vaux9_0_1 1 0 6 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 NJ
preplace netloc Vp_Vn_0_1 1 0 6 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ
preplace netloc processing_system7_0_DDR 1 4 4 NJ 1510 NJ 1510 NJ 1510 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 4 NJ 1530 NJ 1530 NJ 1530 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 4 1 N 1210
preplace netloc processing_system7_0_M_AXI_GP1 1 4 1 N 1190
preplace netloc ps7_0_axi_periph_M00_AXI 1 5 1 2060 250n
preplace netloc ps7_0_axi_periph_M01_AXI 1 5 1 2240 730n
preplace netloc xadc_wiz_0_M_AXIS 1 6 1 2660 490n
preplace netloc ps7_0_axi_periph_M02_AXI 1 5 1 N 1230
levelinfo -pg 1 0 230 610 1000 1470 1880 2390 2930 3120
pagesize -pg 1 -db -bbox -sgen -110 0 3240 1920
",
   "Reduced Jogs_ScaleFactor":"0.334728",
   "Reduced Jogs_TopLeft":"-114,-290",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1600 -y 270 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1600 -y 290 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 320 -defaultsOSRD
preplace inst axi_gpio_pwm -pg 1 -lvl 3 -x 910 -y 160 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 4 -x 1170 -y 80 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 4 -x 1170 -y 180 -defaultsOSRD
preplace inst pwm_v0_0 -pg 1 -lvl 5 -x 1430 -y 80 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 610 -y 140 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 230 -y 100 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 20 200 450 20 760 20 NJ 20 1280J
preplace netloc axi_gpio_pwm_gpio_io_o 1 3 1 1060 80n
preplace netloc xlslice_0_Dout 1 4 1 NJ 80
preplace netloc xlslice_1_Dout 1 4 1 1280J 100n
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 210 430
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 440 260 760J
preplace netloc processing_system7_0_DDR 1 1 5 NJ 270 NJ 270 NJ 270 NJ 270 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 5 NJ 290 NJ 290 NJ 290 NJ 290 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 460 80n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 N 140
levelinfo -pg 1 0 230 610 910 1170 1430 1600
pagesize -pg 1 -db -bbox -sgen 0 0 1720 430
"
}
{
   "da_axi4_cnt":"10",
   "da_clkrst_cnt":"5",
   "da_ps7_cnt":"1"
}
