TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE    1

       1                    ;******************************************************************************
       2                    ;* TMS320C6x ANSI C Codegen                                      Version 4.10 *
       3                    ;* Date/Time created: Tue May 28 15:53:09 2024                                *
       4                    ;******************************************************************************
       5                    
       6                    ;******************************************************************************
       7                    ;* GLOBAL FILE PARAMETERS                                                     *
       8                    ;*                                                                            *
       9                    ;*   Architecture      : TMS320C670x                                          *
      10                    ;*   Optimization      : Disabled                                             *
      11                    ;*   Optimizing for    : Compile time, Ease of Development                    *
      12                    ;*                       Based on options: no -o, no -ms                      *
      13                    ;*   Endian            : Little                                               *
      14                    ;*   Interrupt Thrshld : Disabled                                             *
      15                    ;*   Memory Model      : Large                                                *
      16                    ;*   Calls to RTS      : Far                                                  *
      17                    ;*   Pipelining        : Disabled                                             *
      18                    ;*   Memory Aliases    : Presume are aliases (pessimistic)                    *
      19                    ;*   Debug Info        : No Debug Info                                        *
      20                    ;*                                                                            *
      21                    ;******************************************************************************
      22                    
      23                            .asg    A15, FP
      24                            .asg    B14, DP
      25                            .asg    B15, SP
      26                            .global $bss
      27                    
      28                    
      29 00000000                   .sect   ".cinit"
      30                            .align  8
      31 00000000 00000004          .field          4,32
      32 00000004 00000000-         .field          _prevErr_pend+0,32
      33 00000008 00000000          .word   000000000h              ; _prevErr_pend @ 0
      34 00000000                   .sect   ".text"
      35                            .global _prevErr_pend
      36 00000000           _prevErr_pend:  .usect  .far,4,4
      37                    
      38 0000000c                   .sect   ".cinit"
      39                            .align  8
      40 00000010 00000004          .field          4,32
      41 00000014 00000004-         .field          _sumErr_pend+0,32
      42 00000018 00000000          .word   000000000h              ; _sumErr_pend @ 0
      43 00000000                   .sect   ".text"
      44                            .global _sumErr_pend
      45 00000004           _sumErr_pend:   .usect  .far,4,4
      46                    
      47 0000001c                   .sect   ".cinit"
      48                            .align  8
      49 00000020 00000004          .field          4,32
      50 00000024 00000008-         .field          _prevErr_cart+0,32
      51 00000028 00000000          .word   000000000h              ; _prevErr_cart @ 0
      52 00000000                   .sect   ".text"
      53                            .global _prevErr_cart
      54 00000008           _prevErr_cart:  .usect  .far,4,4
      55                    
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE    2

      56 0000002c                   .sect   ".cinit"
      57                            .align  8
      58 00000030 00000004          .field          4,32
      59 00000034 0000000C-         .field          _sumErr_cart+0,32
      60 00000038 00000000          .word   000000000h              ; _sumErr_cart @ 0
      61 00000000                   .sect   ".text"
      62                            .global _sumErr_cart
      63 0000000c           _sumErr_cart:   .usect  .far,4,4
      64                    
      65 0000003c                   .sect   ".cinit"
      66                            .align  8
      67 00000040 00000004          .field          4,32
      68 00000044 00000010-         .field          _TFlag+0,32
      69 00000048 00000000          .field          0,32                    ; _TFlag @ 0
      70 00000000                   .sect   ".text"
      71                            .global _TFlag
      72 00000010           _TFlag: .usect  .far,4,4
      73                    ;       acp6x -q -D_FAR_RTS=1 --large_model=3 --version=6701 -m --i_output_file C:\Users\hge42\AppData
      74 00000000                   .sect   ".text"
      75                            .global _ISRextint4
      76                    
      77                    ;******************************************************************************
      78                    ;* FUNCTION NAME: _ISRextint4                                                 *
      79                    ;*                                                                            *
      80                    ;*   Regs Modified     :                                                      *
      81                    ;*   Regs Used         :                                                      *
      82                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                    *
      83                    ;******************************************************************************
      84 00000000           _ISRextint4:
      85                    ;** --------------------------------------------------------------------------*
      86 00000000 001800E2             B       .S2     IRP               ; |11| 
      87 00000004 00008000             NOP             5
      88                               ; BRANCH OCCURS                   ; |11| 
      89                    
      90                    
      91 00000008                   .sect   ".text"
      92                            .global _ISRextint5
      93                    
      94                    ;******************************************************************************
      95                    ;* FUNCTION NAME: _ISRextint5                                                 *
      96                    ;*                                                                            *
      97                    ;*   Regs Modified     :                                                      *
      98                    ;*   Regs Used         :                                                      *
      99                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                    *
     100                    ;******************************************************************************
     101 00000008           _ISRextint5:
     102                    ;** --------------------------------------------------------------------------*
     103 00000008 001800E2             B       .S2     IRP               ; |17| 
     104 0000000c 00008000             NOP             5
     105                               ; BRANCH OCCURS                   ; |17| 
     106                    
     107                    
     108 00000010                   .sect   ".text"
     109                            .global _c_int08
     110                    
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE    3

     111                    ;******************************************************************************
     112                    ;* FUNCTION NAME: _c_int08                                                    *
     113                    ;*                                                                            *
     114                    ;*   Regs Modified     :                                                      *
     115                    ;*   Regs Used         :                                                      *
     116                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                    *
     117                    ;******************************************************************************
     118 00000010           _c_int08:
     119                    ;** --------------------------------------------------------------------------*
     120 00000010 001800E2             B       .S2     IRP               ; |29| 
     121 00000014 00008000             NOP             5
     122                               ; BRANCH OCCURS                   ; |29| 
     123                    
     124                    
     125 00000018                   .sect   ".text"
     126                            .global _c_int09
     127                    
     128                    ;******************************************************************************
     129                    ;* FUNCTION NAME: _c_int09                                                    *
     130                    ;*                                                                            *
     131                    ;*   Regs Modified     :                                                      *
     132                    ;*   Regs Used         :                                                      *
     133                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                    *
     134                    ;******************************************************************************
     135 00000018           _c_int09:
     136                    ;** --------------------------------------------------------------------------*
     137 00000018 001800E2             B       .S2     IRP               ; |35| 
     138 0000001c 00008000             NOP             5
     139                               ; BRANCH OCCURS                   ; |35| 
     140                    
     141                    
     142 00000020                   .sect   ".text"
     143                            .global _ISRNMI
     144                    
     145                    ;******************************************************************************
     146                    ;* FUNCTION NAME: _ISRNMI                                                     *
     147                    ;*                                                                            *
     148                    ;*   Regs Modified     :                                                      *
     149                    ;*   Regs Used         :                                                      *
     150                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                    *
     151                    ;******************************************************************************
     152 00000020           _ISRNMI:
     153                    ;** --------------------------------------------------------------------------*
     154 00000020 001800E2             B       .S2     IRP               ; |19| 
     155 00000024 00008000             NOP             5
     156                               ; BRANCH OCCURS                   ; |19| 
     157                    
     158                    
     159 00000028                   .sect   ".text"
     160                            .global _ISRextint6
     161                    
     162                    ;******************************************************************************
     163                    ;* FUNCTION NAME: _ISRextint6                                                 *
     164                    ;*                                                                            *
     165                    ;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,B0,B1,B2,B3,B4,B5,B6,  *
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE    4

     166                    ;*                           B7,B8,B9,SP                                      *
     167                    ;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,B0,B1,B2,B3,B4,B5,B6,  *
     168                    ;*                           B7,B8,B9,SP                                      *
     169                    ;*   Local Frame Size  : 0 Args + 4 Auto + 84 Save = 88 byte                  *
     170                    ;******************************************************************************
     171 00000028           _ISRextint6:
     172                    ;** --------------------------------------------------------------------------*
     173 00000028 04BED4F6             STW     .D2T2   B9,*SP--(88)      ; |22| 
     174 0000002c 003C62F4             STW     .D2T1   A0,*+SP(12)       ; |22| 
     175 00000030 03BE82F6             STW     .D2T2   B7,*+SP(80)       ; |22| 
     176 00000034 033E62F6             STW     .D2T2   B6,*+SP(76)       ; |22| 
     177 00000038 02BE42F6             STW     .D2T2   B5,*+SP(72)       ; |22| 
     178 0000003c 023E22F6             STW     .D2T2   B4,*+SP(68)       ; |22| 
     179 00000040 01BE02F6             STW     .D2T2   B3,*+SP(64)       ; |22| 
     180 00000044 013DE2F6             STW     .D2T2   B2,*+SP(60)       ; |22| 
     181 00000048 00BDC2F6             STW     .D2T2   B1,*+SP(56)       ; |22| 
     182 0000004c 003DA2F6             STW     .D2T2   B0,*+SP(52)       ; |22| 
     183 00000050 04BD82F4             STW     .D2T1   A9,*+SP(48)       ; |22| 
     184 00000054 043D62F4             STW     .D2T1   A8,*+SP(44)       ; |22| 
     185 00000058 03BD42F4             STW     .D2T1   A7,*+SP(40)       ; |22| 
     186 0000005c 033D22F4             STW     .D2T1   A6,*+SP(36)       ; |22| 
     187 00000060 02BD02F4             STW     .D2T1   A5,*+SP(32)       ; |22| 
     188 00000064 023CE2F4             STW     .D2T1   A4,*+SP(28)       ; |22| 
     189 00000068 01BCC2F4             STW     .D2T1   A3,*+SP(24)       ; |22| 
     190 0000006c 013CA2F4             STW     .D2T1   A2,*+SP(20)       ; |22| 
     191                    
     192 00000070 00BC82F5             STW     .D2T1   A1,*+SP(16)       ; |22| 
     193 00000074 00000428  ||         MVKL    .S1     0x2000008,A0      ; |25| 
     194                    
     195 00000078 00010069             MVKH    .S1     0x2000008,A0      ; |25| 
     196 0000007c 043EA2F6  ||         STW     .D2T2   B8,*+SP(84)       ; |22| 
     197                    
     198 00000080 00000264             LDW     .D1T1   *A0,A0            ; |25| 
     199 00000084 00006000             NOP             4
     200 00000088 0001E7A0             AND     .S1     15,A0,A0          ; |25| 
     201 0000008c 00802A58             CMPEQ   .L1     A0,1,A1           ; |25| 
     202 00000090 80005710     [ A1]   B       .S1     L8                ; |25| 
     203 00000094 003C22F4             STW     .D2T1   A0,*+SP(4)        ; |25| 
     204 00000098 83BE82E6     [ A1]   LDW     .D2T2   *+SP(80),B7       ; |59| 
     205 0000009c 833E62E6     [ A1]   LDW     .D2T2   *+SP(76),B6       ; |59| 
     206 000000a0 82BE42E6     [ A1]   LDW     .D2T2   *+SP(72),B5       ; |59| 
     207 000000a4 823E22E6     [ A1]   LDW     .D2T2   *+SP(68),B4       ; |59| 
     208                               ; BRANCH OCCURS                   ; |25| 
     209                    ;** --------------------------------------------------------------------------*
     210 000000a8 023C22E6             LDW     .D2T2   *+SP(4),B4        ; |26| 
     211 000000ac 00004000             NOP             3
     212                    ;** --------------------------------------------------------------------------*
     213                    ;**   BEGIN LOOP L1
     214                    ;** --------------------------------------------------------------------------*
     215 000000b0           L1:    
     216 000000b0 00000000             NOP             1
     217 000000b4 00108A5A             CMPEQ   .L2     B4,4,B0           ; |26| 
     218 000000b8 30002510     [!B0]   B       .S1     L3                ; |26| 
     219                    
     220 000000c0 323C22E7     [!B0]   LDW     .D2T2   *+SP(4),B4        ; |38| 
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE    5

     221 000000c4 20000A28  || [ B0]   MVKL    .S1     0x2000014,A0      ; |27| 
     222                    
     223 000000c8 20010068     [ B0]   MVKH    .S1     0x2000014,A0      ; |27| 
     224 000000cc 20000264     [ B0]   LDW     .D1T1   *A0,A0            ; |27| 
     225 000000d0 00002000             NOP             2
     226                               ; BRANCH OCCURS                   ; |26| 
     227                    ;** --------------------------------------------------------------------------*
     228 000000d4 00002000             NOP             2
     229 000000d8 008027A0             AND     .S1     1,A0,A1           ; |27| 
     230 000000dc 90004A10     [!A1]   B       .S1     L7                ; |27| 
     231 000000e0 90000428     [!A1]   MVKL    .S1     0x2000008,A0      ; |58| 
     232 000000e4 90010068     [!A1]   MVKH    .S1     0x2000008,A0      ; |58| 
     233                    
     234 000000e8 820428C3     [ A1]   ZERO    .D2     B4                ; |28| 
     235 000000ec 82803E2B! || [ A1]   MVKL    .S2     _compacket+124,B5 ; |28| 
     236 000000f0 90000264  || [!A1]   LDW     .D1T1   *A0,A0            ; |58| 
     237                    
     238 000000f4 8201006A     [ A1]   MVKH    .S2     0x2000000,B4      ; |28| 
     239                    
     240 000000f8 8280006B!    [ A1]   MVKH    .S2     _compacket+124,B5 ; |28| 
     241 000000fc 821002E6  || [ A1]   LDW     .D2T2   *B4,B4            ; |28| 
     242                    
     243                               ; BRANCH OCCURS                   ; |27| 
     244                    ;** --------------------------------------------------------------------------*
     245 00000100 029402E6             LDW     .D2T2   *B5,B5            ; |28| 
     246 00000104 00000000             NOP             1
     247                    ;*----------------------------------------------------------------------------*
     248                    ;*   SOFTWARE PIPELINE INFORMATION
     249                    ;*      Disqualified loop: software pipelining disabled
     250                    ;*----------------------------------------------------------------------------*
     251 00000108           L2:    
     252 00000108 00003E28!            MVKL    .S1     _compacket+124,A0 ; |29| 
     253 0000010c 00000068!            MVKH    .S1     _compacket+124,A0 ; |29| 
     254 00000110 0213180A             EXTU    .S2     B4,24,24,B4       ; |28| 
     255 00000114 021402B6             STB     .D2T2   B4,*B5            ; |28| 
     256 00000118 01800264             LDW     .D1T1   *A0,A3            ; |29| 
     257 0000011c 00000028!            MVKL    .S1     _SendByte,A0      ; |29| 
     258 00000120 00000068!            MVKH    .S1     _SendByte,A0      ; |29| 
     259 00000124 01809C2A'            MVKL    .S2     RL0,B3            ; |29| 
     260 00000128 00001362             B       .S2X    A0                ; |29| 
     261 0000012c 020C0224             LDB     .D1T1   *A3,A4            ; |29| 
     262 00000130 0180006A'            MVKH    .S2     RL0,B3            ; |29| 
     263 00000134 00004000             NOP             3
     264 00000138           RL0:       ; CALL OCCURS                     ; |29| 
     265 00000138 02003E2A!            MVKL    .S2     _compacket+124,B4 ; |30| 
     266 0000013c 0200006A!            MVKH    .S2     _compacket+124,B4 ; |30| 
     267 00000140 021002E6             LDW     .D2T2   *B4,B4            ; |30| 
     268 00000144 000031A8!            MVKL    .S1     _compacket+99,A0  ; |30| 
     269 00000148 00000068!            MVKH    .S1     _compacket+99,A0  ; |30| 
     270 0000014c 00002000             NOP             2
     271 00000150 00901A78             CMPEQ   .L1X    B4,A0,A1          ; |30| 
     272 00000154 92003E2A!    [!A1]   MVKL    .S2     _compacket+124,B4 ; |34| 
     273 00000158 9200006A!    [!A1]   MVKH    .S2     _compacket+124,B4 ; |34| 
     274 0000015c 929002E6     [!A1]   LDW     .D2T2   *B4,B5            ; |34| 
     275 00000160 82003E2A!    [ A1]   MVKL    .S2     _compacket+124,B4 ; |31| 
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE    6

     276 00000164 80000028!    [ A1]   MVKL    .S1     _compacket,A0     ; |31| 
     277 00000168 8200006A!    [ A1]   MVKH    .S2     _compacket+124,B4 ; |31| 
     278 0000016c 80000068!    [ A1]   MVKH    .S1     _compacket,A0     ; |31| 
     279                    
     280 00000170 02800A2B             MVKL    .S2     0x2000014,B5      ; |36| 
     281 00000174 93142942  || [!A1]   ADD     .D2     1,B5,B6           ; |34| 
     282                    
     283 00000178 931002F6     [!A1]   STW     .D2T2   B6,*B4            ; |34| 
     284                    
     285 00000180 801002F5     [ A1]   STW     .D2T1   A0,*B4            ; |31| 
     286 00000184 0281006A  ||         MVKH    .S2     0x2000014,B5      ; |36| 
     287                    
     288 00000188 021402E6             LDW     .D2T2   *B5,B4            ; |36| 
     289 0000018c 00006000             NOP             4
     290 00000190 001027A2             AND     .S2     1,B4,B0           ; |36| 
     291 00000194 2FFFF110     [ B0]   B       .S1     L2                ; |36| 
     292                    
     293 00000198 220428C3     [ B0]   ZERO    .D2     B4                ; |28| 
     294 0000019c 22803E2A! || [ B0]   MVKL    .S2     _compacket+124,B5 ; |28| 
     295                    
     296 000001a0 2201006A     [ B0]   MVKH    .S2     0x2000000,B4      ; |28| 
     297                    
     298 000001a4 2280006B!    [ B0]   MVKH    .S2     _compacket+124,B5 ; |28| 
     299 000001a8 221002E6  || [ B0]   LDW     .D2T2   *B4,B4            ; |28| 
     300                    
     301 000001ac 229402E6     [ B0]   LDW     .D2T2   *B5,B5            ; |28| 
     302 000001b0 00000000             NOP             1
     303                               ; BRANCH OCCURS                   ; |36| 
     304                    ;** --------------------------------------------------------------------------*
     305 000001b4 00002E10             B       .S1     L7                ; |37| 
     306 000001b8 00000428             MVKL    .S1     0x2000008,A0      ; |58| 
     307 000001bc 00010068             MVKH    .S1     0x2000008,A0      ; |58| 
     308 000001c0 00000264             LDW     .D1T1   *A0,A0            ; |58| 
     309 000001c4 00002000             NOP             2
     310                               ; BRANCH OCCURS                   ; |37| 
     311                    ;** --------------------------------------------------------------------------*
     312 000001c8           L3:    
     313 000001c8 00104A5A             CMPEQ   .L2     B4,2,B0           ; |38| 
     314 000001cc 30001090     [!B0]   B       .S1     L4                ; |38| 
     315 000001d0 2200642A!    [ B0]   MVKL    .S2     _respacket+200,B4 ; |39| 
     316 000001d4 00004000             NOP             3
     317 000001d8 323C22E6     [!B0]   LDW     .D2T2   *+SP(4),B4        ; |47| 
     318                               ; BRANCH OCCURS                   ; |38| 
     319                    ;** --------------------------------------------------------------------------*
     320 000001dc 0200006A!            MVKH    .S2     _respacket+200,B4 ; |39| 
     321 000001e0 029002E6             LDW     .D2T2   *B4,B5            ; |39| 
     322 000001e4 00006000             NOP             4
     323 000001e8 00140ADA             CMPGT   .L2     B5,0,B0           ; |39| 
     324                    
     325 000001ec 20006629!    [ B0]   MVKL    .S1     _respacket+204,A0 ; |40| 
     326 000001f0 029429C2  ||         SUB     .D2     B5,1,B5           ; |39| 
     327                    
     328 000001f4 20000069!    [ B0]   MVKH    .S1     _respacket+204,A0 ; |40| 
     329 000001f8 029002F6  ||         STW     .D2T2   B5,*B4            ; |39| 
     330                    
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE    7

     331 000001fc 21800264     [ B0]   LDW     .D1T1   *A0,A3            ; |40| 
     332 00000200 22000028!    [ B0]   MVKL    .S1     _respacket,A4     ; |40| 
     333 00000204 22000068!    [ B0]   MVKH    .S1     _respacket,A4     ; |40| 
     334 00000208 30000228     [!B0]   MVKL    .S1     0x2000004,A0      ; |43| 
     335 0000020c 3200682A!    [!B0]   MVKL    .S2     _respacket+208,B4 ; |44| 
     336 00000210 228C2940     [ B0]   ADD     .D1     1,A3,A5           ; |40| 
     337 00000214 22800274     [ B0]   STW     .D1T1   A5,*A0            ; |40| 
     338                    
     339 00000218 00002011             B       .S1     L6                ; |46| 
     340 0000021c 200C8A24  || [ B0]   LDB     .D1T1   *+A3[A4],A0       ; |40| 
     341                    
     342 00000220 30010068     [!B0]   MVKH    .S1     0x2000004,A0      ; |43| 
     343 00000224 328000AA     [!B0]   MVK     .S2     1,B5              ; |43| 
     344                    
     345 00000228 328428C3     [!B0]   ZERO    .D2     B5                ; |44| 
     346 0000022c 220840FB  || [ B0]   ZERO    .L2     B4                ; |40| 
     347 00000230 3200006B! || [!B0]   MVKH    .S2     _respacket+208,B4 ; |44| 
     348 00000234 32800276  || [!B0]   STW     .D1T2   B5,*A0            ; |43| 
     349                    
     350 00000238 2201006B     [ B0]   MVKH    .S2     0x2000000,B4      ; |40| 
     351 0000023c 329002F6  || [!B0]   STW     .D2T2   B5,*B4            ; |44| 
     352                    
     353 00000240 201002F4     [ B0]   STW     .D2T1   A0,*B4            ; |40| 
     354                               ; BRANCH OCCURS                   ; |46| 
     355                    ;** --------------------------------------------------------------------------*
     356 00000244           L4:    
     357 00000244 00006000             NOP             4
     358 00000248 00118A5A             CMPEQ   .L2     B4,12,B0          ; |47| 
     359 0000024c 30001810     [!B0]   B       .S1     L6                ; |47| 
     360 00000250 00002000             NOP             2
     361 00000254 20000A28     [ B0]   MVKL    .S1     0x2000014,A0      ; |48| 
     362 00000258 20010068     [ B0]   MVKH    .S1     0x2000014,A0      ; |48| 
     363 0000025c 20000264     [ B0]   LDW     .D1T1   *A0,A0            ; |48| 
     364                               ; BRANCH OCCURS                   ; |47| 
     365                    ;** --------------------------------------------------------------------------*
     366 00000260 00006000             NOP             4
     367 00000264 008027A0             AND     .S1     1,A0,A1           ; |48| 
     368 00000268 90001410     [!A1]   B       .S1     L6                ; |48| 
     369 0000026c 00006000             NOP             4
     370 00000270 820008C2     [ A1]   ZERO    .D2     B4                ; |49| 
     371                               ; BRANCH OCCURS                   ; |48| 
     372                    ;*----------------------------------------------------------------------------*
     373                    ;*   SOFTWARE PIPELINE INFORMATION
     374                    ;*      Disqualified loop: software pipelining disabled
     375                    ;*----------------------------------------------------------------------------*
     376 00000274           L5:    
     377                    
     378 00000274 0201006B             MVKH    .S2     0x2000000,B4      ; |49| 
     379 00000278 00003E28! ||         MVKL    .S1     _compacket+124,A0 ; |49| 
     380                    
     381 00000280 021002E7             LDW     .D2T2   *B4,B4            ; |49| 
     382 00000284 00000068! ||         MVKH    .S1     _compacket+124,A0 ; |49| 
     383                    
     384 00000288 01800264             LDW     .D1T1   *A0,A3            ; |49| 
     385 0000028c 00003E28!            MVKL    .S1     _compacket+124,A0 ; |50| 
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE    8

     386 00000290 00000068!            MVKH    .S1     _compacket+124,A0 ; |50| 
     387 00000294 00000000             NOP             1
     388 00000298 0213180A             EXTU    .S2     B4,24,24,B4       ; |49| 
     389 0000029c 020C0236             STB     .D1T2   B4,*A3            ; |49| 
     390 000002a0 00000264             LDW     .D1T1   *A0,A0            ; |50| 
     391 000002a4 020031AA!            MVKL    .S2     _compacket+99,B4  ; |50| 
     392 000002a8 0200006A!            MVKH    .S2     _compacket+99,B4  ; |50| 
     393 000002ac 00002000             NOP             2
     394 000002b0 00009A7A             CMPEQ   .L2X    A0,B4,B0          ; |50| 
     395 000002b4 30003E28!    [!B0]   MVKL    .S1     _compacket+124,A0 ; |54| 
     396 000002b8 30000068!    [!B0]   MVKH    .S1     _compacket+124,A0 ; |54| 
     397 000002bc 32000940     [!B0]   MV      .D1     A0,A4             ; |54| 
     398 000002c0 30100264     [!B0]   LDW     .D1T1   *A4,A0            ; |54| 
     399 000002c4 20003E28!    [ B0]   MVKL    .S1     _compacket+124,A0 ; |51| 
     400 000002c8 2200002A!    [ B0]   MVKL    .S2     _compacket,B4     ; |51| 
     401 000002cc 20000068!    [ B0]   MVKH    .S1     _compacket+124,A0 ; |51| 
     402 000002d0 2200006A!    [ B0]   MVKH    .S2     _compacket,B4     ; |51| 
     403                    
     404 000002d4 00000A29             MVKL    .S1     0x2000014,A0      ; |56| 
     405 000002d8 31802059  || [!B0]   ADD     .L1     1,A0,A3           ; |54| 
     406 000002dc 22000276  || [ B0]   STW     .D1T2   B4,*A0            ; |51| 
     407                    
     408 000002e0 00010069             MVKH    .S1     0x2000014,A0      ; |56| 
     409 000002e4 31900274  || [!B0]   STW     .D1T1   A3,*A4            ; |54| 
     410                    
     411 000002e8 00000264             LDW     .D1T1   *A0,A0            ; |56| 
     412 000002ec 00006000             NOP             4
     413 000002f0 008027A0             AND     .S1     1,A0,A1           ; |56| 
     414 000002f4 8FFFF290     [ A1]   B       .S1     L5                ; |56| 
     415 000002f8 00006000             NOP             4
     416 000002fc 820008C2     [ A1]   ZERO    .D2     B4                ; |49| 
     417                               ; BRANCH OCCURS                   ; |56| 
     418                    ;** --------------------------------------------------------------------------*
     419 00000300           L6:    
     420 00000300 00000428             MVKL    .S1     0x2000008,A0      ; |58| 
     421 00000304 00010068             MVKH    .S1     0x2000008,A0      ; |58| 
     422 00000308 00000264             LDW     .D1T1   *A0,A0            ; |58| 
     423 0000030c 00002000             NOP             2
     424                    ;** --------------------------------------------------------------------------*
     425 00000310           L7:    
     426 00000310 00002000             NOP             2
     427 00000314 0001E7A0             AND     .S1     15,A0,A0          ; |58| 
     428 00000318 00802A58             CMPEQ   .L1     A0,1,A1           ; |58| 
     429 0000031c 9FFFB610     [!A1]   B       .S1     L1                ; |58| 
     430 00000320 003C22F4             STW     .D2T1   A0,*+SP(4)        ; |58| 
     431 00000324 923C22E6     [!A1]   LDW     .D2T2   *+SP(4),B4        ; |26| 
     432 00000328 83BE82E6     [ A1]   LDW     .D2T2   *+SP(80),B7       ; |59| 
     433 0000032c 833E62E6     [ A1]   LDW     .D2T2   *+SP(76),B6       ; |59| 
     434 00000330 82BE42E6     [ A1]   LDW     .D2T2   *+SP(72),B5       ; |59| 
     435                               ; BRANCH OCCURS                   ; |58| 
     436                    ;** --------------------------------------------------------------------------*
     437 00000334 023E22E6             LDW     .D2T2   *+SP(68),B4       ; |59| 
     438                    ;** --------------------------------------------------------------------------*
     439 00000338           L8:    
     440 00000338 01BE02E6             LDW     .D2T2   *+SP(64),B3       ; |59| 
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE    9

     441 0000033c 013DE2E6             LDW     .D2T2   *+SP(60),B2       ; |59| 
     442 00000340 00BDC2E6             LDW     .D2T2   *+SP(56),B1       ; |59| 
     443 00000344 003DA2E6             LDW     .D2T2   *+SP(52),B0       ; |59| 
     444 00000348 04BD82E4             LDW     .D2T1   *+SP(48),A9       ; |59| 
     445 0000034c 043D62E4             LDW     .D2T1   *+SP(44),A8       ; |59| 
     446 00000350 03BD42E4             LDW     .D2T1   *+SP(40),A7       ; |59| 
     447 00000354 033D22E4             LDW     .D2T1   *+SP(36),A6       ; |59| 
     448 00000358 02BD02E4             LDW     .D2T1   *+SP(32),A5       ; |59| 
     449 0000035c 023CE2E4             LDW     .D2T1   *+SP(28),A4       ; |59| 
     450 00000360 01BCC2E4             LDW     .D2T1   *+SP(24),A3       ; |59| 
     451 00000364 013CA2E4             LDW     .D2T1   *+SP(20),A2       ; |59| 
     452 00000368 00BC82E4             LDW     .D2T1   *+SP(16),A1       ; |59| 
     453 0000036c 003C62E4             LDW     .D2T1   *+SP(12),A0       ; |59| 
     454                    
     455 00000370 001800E3             B       .S2     IRP               ; |59| 
     456 00000374 043EA2E6  ||         LDW     .D2T2   *+SP(84),B8       ; |59| 
     457                    
     458 00000378 04BED2E6             LDW     .D2T2   *++SP(88),B9      ; |59| 
     459 0000037c 00006000             NOP             4
     460                               ; BRANCH OCCURS                   ; |59| 
     461                    
     462                    
     463 00000380                   .sect   ".text"
     464                            .global _ISRtimer0
     465                    
     466                    ;******************************************************************************
     467                    ;* FUNCTION NAME: _ISRtimer0                                                  *
     468                    ;*                                                                            *
     469                    ;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,B0,B1,B2,  *
     470                    ;*                           B3,B4,B5,B6,B7,B8,B9,B10,SP                      *
     471                    ;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,B0,B1,B2,  *
     472                    ;*                           B3,B4,B5,B6,B7,B8,B9,B10,SP                      *
     473                    ;*   Local Frame Size  : 0 Args + 32 Auto + 100 Save = 132 byte               *
     474                    ;******************************************************************************
     475 00000380           _ISRtimer0:
     476                    ;** --------------------------------------------------------------------------*
     477 00000380 07FFBC52             ADDK    .S2     -136,SP           ; |77| 
     478 00000384 023F82F6             STW     .D2T2   B4,*+SP(112)      ; |77| 
     479 00000388 01BF62F6             STW     .D2T2   B3,*+SP(108)      ; |77| 
     480 0000038c 040020FE             STW     .D2T2   B8,*+SP(128)      ; |77| 
     481 00000390 03BFE2F6             STW     .D2T2   B7,*+SP(124)      ; |77| 
     482 00000394 033FC2F6             STW     .D2T2   B6,*+SP(120)      ; |77| 
     483 00000398 02BFA2F6             STW     .D2T2   B5,*+SP(116)      ; |77| 
     484 0000039c 013F42F6             STW     .D2T2   B2,*+SP(104)      ; |77| 
     485 000003a0 00BF22F6             STW     .D2T2   B1,*+SP(100)      ; |77| 
     486 000003a4 003F02F6             STW     .D2T2   B0,*+SP(96)       ; |77| 
     487 000003a8 063EE2F4             STW     .D2T1   A12,*+SP(92)      ; |77| 
     488 000003ac 05BEC2F4             STW     .D2T1   A11,*+SP(88)      ; |77| 
     489 000003b0 053EA2F4             STW     .D2T1   A10,*+SP(84)      ; |77| 
     490 000003b4 04BE82F4             STW     .D2T1   A9,*+SP(80)       ; |77| 
     491 000003b8 043E62F4             STW     .D2T1   A8,*+SP(76)       ; |77| 
     492 000003bc 03BE42F4             STW     .D2T1   A7,*+SP(72)       ; |77| 
     493 000003c0 033E22F4             STW     .D2T1   A6,*+SP(68)       ; |77| 
     494                    
     495 000003c4 02BE02F5             STW     .D2T1   A5,*+SP(64)       ; |77| 
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE   10

     496 000003c8 0200002A! ||         MVKL    .S2     _GetPendulumPos,B4 ; |88| 
     497                    
     498 000003cc 023DE2F5             STW     .D2T1   A4,*+SP(60)       ; |77| 
     499 000003d0 0200006A! ||         MVKH    .S2     _GetPendulumPos,B4 ; |88| 
     500                    
     501 000003d4 00100363             B       .S2     B4                ; |88| 
     502 000003d8 048021FE  ||         STW     .D2T2   B9,*+SP(132)      ; |77| 
     503                    
     504 000003dc 01BDC2F4             STW     .D2T1   A3,*+SP(56)       ; |77| 
     505 000003e0 013DA2F4             STW     .D2T1   A2,*+SP(52)       ; |77| 
     506 000003e4 00BD82F4             STW     .D2T1   A1,*+SP(48)       ; |77| 
     507                    
     508 000003e8 003D62F5             STW     .D2T1   A0,*+SP(44)       ; |77| 
     509 000003ec 0181FC2A' ||         MVKL    .S2     RL2,B3            ; |88| 
     510                    
     511 000003f0 0180006B'            MVKH    .S2     RL2,B3            ; |88| 
     512 000003f4 050022FE  ||         STW     .D2T2   B10,*+SP(136)     ; |77| 
     513                    
     514 000003f8           RL2:       ; CALL OCCURS                     ; |88| 
     515 000003f8 00000028!            MVKL    .S1     _GetCartPos,A0    ; |89| 
     516 000003fc 00000068!            MVKH    .S1     _GetCartPos,A0    ; |89| 
     517 00000400 00001362             B       .S2X    A0                ; |89| 
     518 00000404 023C22F4             STW     .D2T1   A4,*+SP(4)        ; |88| 
     519 00000408 00002000             NOP             2
     520 0000040c 01820A2A'            MVKL    .S2     RL4,B3            ; |89| 
     521 00000410 0180006A'            MVKH    .S2     RL4,B3            ; |89| 
     522 00000414           RL4:       ; CALL OCCURS                     ; |89| 
     523 00000414 0200002A!            MVKL    .S2     _R_pend,B4        ; |92| 
     524                    
     525 00000418 0200006B!            MVKH    .S2     _R_pend,B4        ; |92| 
     526 0000041c 023C82F4  ||         STW     .D2T1   A4,*+SP(16)       ; |89| 
     527                    
     528 00000420 029002E7             LDW     .D2T2   *B4,B5            ; |92| 
     529 00000424 01800028! ||         MVKL    .S1     _R_cart,A3        ; |93| 
     530                    
     531 00000428 026666AB             MVKL    .S2     0xbd4ccccd,B4     ; |105| 
     532 0000042c 04000029- ||         MVKL    .S1     _prevErr_pend,A8  ; |101| 
     533 00000430 023C22E4  ||         LDW     .D2T1   *+SP(4),A4        ; |92| 
     534                    
     535 00000434 025EA66B             MVKH    .S2     0xbd4ccccd,B4     ; |105| 
     536 00000438 05800028- ||         MVKL    .S1     _prevErr_pend,A11 ; |100| 
     537                    
     538 00000440 0300022B-            MVKL    .S2     _sumErr_pend,B6   ; |99| 
     539 00000444 055B8BA8  ||         MVKL    .S1     0xb951b717,A10    ; |105| 
     540                    
     541 00000448 0000002B!            MVKL    .S2     _PWMOut,B0        ; |110| 
     542 0000044c 04800628- ||         MVKL    .S1     _sumErr_cart,A9   ; |105| 
     543                    
     544 00000450 0480042B-            MVKL    .S2     _prevErr_cart,B9  ; |105| 
     545 00000454 02800428- ||         MVKL    .S1     _prevErr_cart,A5  ; |106| 
     546                    
     547 00000460 00E666AB             MVKL    .S2     0xbe4ccccd,B1     ; |105| 
     548 00000464 01800069! ||         MVKH    .S1     _R_cart,A3        ; |93| 
     549 00000468 0290B23A  ||         SUBSP   .L2X    B5,A4,B5          ; |92| 
     550                    
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE   11

     551 0000046c 0100002B!            MVKL    .S2     _PWMOut,B2        ; |113| 
     552 00000470 06000228- ||         MVKL    .S1     _sumErr_pend,A12  ; |100| 
     553                    
     554 00000474 0300006B-            MVKH    .S2     _sumErr_pend,B6   ; |99| 
     555 00000478 020428C1  ||         ZERO    .D1     A4                ; |96| 
     556 0000047c 032E14A8  ||         MVKL    .S1     0x3e0f5c29,A6     ; |100| 
     557                    
     558 00000480 030428C3             ZERO    .D2     B6                ; |96| 
     559 00000484 03981059  ||         MV      .L1X    B6,A7             ; |99| 
     560 00000488 02209069  ||         MVKH    .S1     0x41200000,A4     ; |96| 
     561 0000048c 0000006A! ||         MVKH    .S2     _PWMOut,B0        ; |110| 
     562                    
     563 00000490 0414005B             MV      .L2     B5,B8             ; |110| 
     564 00000494 039401A3  ||         MV      .S2     B5,B7             ; |105| 
     565 00000498 02BC42F7  ||         STW     .D2T2   B5,*+SP(8)        ; |92| 
     566 0000049c 04000068- ||         MVKH    .S1     _prevErr_pend,A8  ; |101| 
     567                    
     568 000004a0 02BC82E7             LDW     .D2T2   *+SP(16),B5       ; |93| 
     569 000004a4 0360906B  ||         MVKH    .S2     0xc1200000,B6     ; |96| 
     570 000004a8 021C9EA1  ||         CMPGTSP .S1X    B7,A4,A4          ; |96| 
     571 000004ac 018C0264  ||         LDW     .D1T1   *A3,A3            ; |93| 
     572                    
     573 000004b0 03190EA3             CMPLTSP .S2     B8,B6,B6          ; |96| 
     574 000004b4 05800068- ||         MVKH    .S1     _prevErr_pend,A11 ; |100| 
     575                    
     576 000004c0 00983DD9             XOR     .L1X    1,B6,A1           ; |96| 
     577 000004c4 011022A1  ||         XOR     .S1     1,A4,A2           ; |96| 
     578 000004c8 0480006A- ||         MVKH    .S2     _prevErr_cart,B9  ; |105| 
     579                    
     580 000004cc 055CA8E9             MVKH    .S1     0xb951b717,A10    ; |105| 
     581 000004d0 B0880941  || [!A2]   MV      .D1     A2,A1             ; |96| 
     582 000004d4 00DF266A  ||         MVKH    .S2     0xbe4ccccd,B1     ; |105| 
     583                    
     584 000004e0 050428C3             ZERO    .D2     B10               ; |100| 
     585 000004e4 04800069- ||         MVKH    .S1     _sumErr_cart,A9   ; |105| 
     586 000004e8 90002A12  || [!A1]   B       .S2     L9                ; |96| 
     587                    
     588 000004ec 029472BB             SUBSP   .L2X    A3,B5,B5          ; |93| 
     589 000004f0 02800069- ||         MVKH    .S1     _prevErr_cart,A5  ; |106| 
     590 000004f4 0520906A  ||         MVKH    .S2     0x41200000,B10    ; |100| 
     591                    
     592 000004f8 0100006B!            MVKH    .S2     _PWMOut,B2        ; |113| 
     593 000004fc 06000068- ||         MVKH    .S1     _sumErr_pend,A12  ; |100| 
     594                    
     595 00000500 0183062B'            MVKL    .S2     RL6,B3            ; |110| 
     596 00000504 031F07E8  ||         MVKH    .S1     0x3e0f5c29,A6     ; |100| 
     597                    
     598 00000508 00000629-            MVKL    .S1     _sumErr_cart,A0   ; |104| 
     599 0000050c 038428C3  ||         ZERO    .D2     B7                ; |100| 
     600 00000510 0180006A' ||         MVKH    .S2     RL6,B3            ; |110| 
     601                    
     602 00000520 02BCA2F7             STW     .D2T2   B5,*+SP(20)       ; |93| 
     603 00000524 00000069- ||         MVKH    .S1     _sumErr_cart,A0   ; |104| 
     604 00000528 020428C1  ||         ZERO    .D1     A4                ; |113| 
     605 0000052c 03A0D06B  ||         MVKH    .S2     0x41a00000,B7     ; |100| 
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE   12

     606 00000530 01A01058  ||         MV      .L1X    B8,A3             ; |96| 
     607                    
     608                               ; BRANCH OCCURS                   ; |96| 
     609                    ;** --------------------------------------------------------------------------*
     610 00000534 021C0264             LDW     .D1T1   *A7,A4            ; |99| 
     611 00000538 00006000             NOP             4
     612 0000053c 01906218             ADDSP   .L1     A3,A4,A3          ; |99| 
     613 00000540 00004000             NOP             3
     614 00000544 019C0274             STW     .D1T1   A3,*A7            ; |99| 
     615                    
     616 00000548 022C0265             LDW     .D1T1   *A11,A4           ; |100| 
     617 0000054c 033C42E6  ||         LDW     .D2T2   *+SP(8),B6        ; |100| 
     618                    
     619 00000550 01B00264             LDW     .D1T1   *A12,A3           ; |100| 
     620 00000554 00004000             NOP             3
     621 00000558 02980942             MV      .D2     B6,B5             ; |100| 
     622                    
     623 00000560 01986E01             MPYSP   .M1     A3,A6,A3          ; |100| 
     624 00000564 0290D23B  ||         SUBSP   .L2X    B6,A4,B5          ; |100| 
     625 00000568 031CAE02  ||         MPYSP   .M2     B5,B7,B6          ; |100| 
     626                    
     627 0000056c 00004000             NOP             3
     628                    
     629 00000570 02A8AE03             MPYSP   .M2     B5,B10,B5         ; |100| 
     630 00000574 01987218  ||         ADDSP   .L1X    A3,B6,A3          ; |100| 
     631                    
     632 00000578 00004000             NOP             3
     633                    
     634 00000580 01BC42E5             LDW     .D2T1   *+SP(8),A3        ; |101| 
     635 00000584 028CB21A  ||         ADDSP   .L2X    B5,A3,B5          ; |100| 
     636                    
     637 00000588 00004000             NOP             3
     638 0000058c 02BC62F6             STW     .D2T2   B5,*+SP(12)       ; |100| 
     639 00000590 01A00274             STW     .D1T1   A3,*A8            ; |101| 
     640                    
     641 00000594 01800265             LDW     .D1T1   *A0,A3            ; |104| 
     642 00000598 02BCA2E6  ||         LDW     .D2T2   *+SP(20),B5       ; |104| 
     643                    
     644 0000059c 00006000             NOP             4
     645 000005a0 028CB21A             ADDSP   .L2X    B5,A3,B5          ; |104| 
     646 000005a4 00004000             NOP             3
     647 000005a8 02800276             STW     .D1T2   B5,*A0            ; |104| 
     648 000005ac 03BCA2E6             LDW     .D2T2   *+SP(20),B7       ; |105| 
     649 000005b0 032402E6             LDW     .D2T2   *B9,B6            ; |105| 
     650 000005b4 00240264             LDW     .D1T1   *A9,A0            ; |105| 
     651 000005b8 00004000             NOP             3
     652 000005bc 0298E23A             SUBSP   .L2     B7,B6,B5
     653                    
     654 000005c0 0304EE03             MPYSP   .M2     B7,B1,B6          ; |105| 
     655 000005c4 00280E00  ||         MPYSP   .M1     A0,A10,A0         ; |105| 
     656                    
     657 000005c8 00004000             NOP             3
     658                    
     659 000005cc 00181219             ADDSP   .L1X    A0,B6,A0          ; |105| 
     660 000005d0 0210AE02  ||         MPYSP   .M2     B5,B4,B4          ; |105| 
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE   13

     661                    
     662 000005d4 00004000             NOP             3
     663 000005d8 0200921A             ADDSP   .L2X    B4,A0,B4          ; |105| 
     664 000005dc 001C11A0             MV      .S1X    B7,A0             ; |105| 
     665 000005e0 00002000             NOP             2
     666 000005e4 023CC2F6             STW     .D2T2   B4,*+SP(24)       ; |105| 
     667 000005e8 00140274             STW     .D1T1   A0,*A5            ; |106| 
     668 000005ec 023CC2E6             LDW     .D2T2   *+SP(24),B4       ; |109| 
     669 000005f0 02BC62E6             LDW     .D2T2   *+SP(12),B5       ; |109| 
     670 000005f4 00004000             NOP             3
     671 000005f8 00000362             B       .S2     B0                ; |110| 
     672 000005fc 0214821A             ADDSP   .L2     B4,B5,B4          ; |109| 
     673 00000600 00004000             NOP             3
     674                    
     675 00000604 023CE2F7             STW     .D2T2   B4,*+SP(28)       ; |109| 
     676 00000608 021011A0  ||         MV      .S1X    B4,A4             ; |109| 
     677                    
     678 0000060c           RL6:       ; CALL OCCURS                     ; |110| 
     679 0000060c 00000C10             B       .S1     L10               ; |111| 
     680 00000610 0280002A!            MVKL    .S2     _UMAddData,B5     ; |116| 
     681 00000614 023D02F4             STW     .D2T1   A4,*+SP(32)       ; |113| 
     682 00000618 0380002A!            MVKL    .S2     _R_pend,B7        ; |116| 
     683                    
     684 00000620 023CA2E7             LDW     .D2T2   *+SP(20),B4       ; |116| 
     685 00000624 0280006A! ||         MVKH    .S2     _UMAddData,B5     ; |116| 
     686                    
     687 00000628 033C42E5             LDW     .D2T1   *+SP(8),A6        ; |116| 
     688 0000062c 0380006A! ||         MVKH    .S2     _R_pend,B7        ; |116| 
     689                    
     690                               ; BRANCH OCCURS                   ; |111| 
     691                    ;** --------------------------------------------------------------------------*
     692 00000630           L9:    
     693 00000630 00080362             B       .S2     B2                ; |113| 
     694 00000634 0183202A'            MVKL    .S2     RL8,B3            ; |113| 
     695 00000638 0180006A'            MVKH    .S2     RL8,B3            ; |113| 
     696 0000063c 00004000             NOP             3
     697 00000640           RL8:       ; CALL OCCURS                     ; |113| 
     698 00000640 0280002A!            MVKL    .S2     _UMAddData,B5     ; |116| 
     699                    
     700 00000644 0380002B!            MVKL    .S2     _R_pend,B7        ; |116| 
     701 00000648 023D02F4  ||         STW     .D2T1   A4,*+SP(32)       ; |113| 
     702                    
     703 0000064c 0280006B!            MVKH    .S2     _UMAddData,B5     ; |116| 
     704 00000650 023CA2E6  ||         LDW     .D2T2   *+SP(20),B4       ; |116| 
     705                    
     706 00000654 0380006B!            MVKH    .S2     _R_pend,B7        ; |116| 
     707 00000658 033C42E4  ||         LDW     .D2T1   *+SP(8),A6        ; |116| 
     708                    
     709                    ;** --------------------------------------------------------------------------*
     710 00000660           L10:    
     711                    
     712 00000660 00140363             B       .S2     B5                ; |116| 
     713 00000664 033D02E6  ||         LDW     .D2T2   *+SP(32),B6       ; |116| 
     714                    
     715 00000668 021C02E4             LDW     .D2T1   *B7,A4            ; |116| 
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE   14

     716 0000066c 01833C2A'            MVKL    .S2     RL10,B3           ; |116| 
     717 00000670 0180006A'            MVKH    .S2     RL10,B3           ; |116| 
     718 00000674 00002000             NOP             2
     719 00000678           RL10:      ; CALL OCCURS                     ; |116| 
     720 00000678 00000028!            MVKL    .S1     _TINTCnt,A0       ; |119| 
     721 0000067c 00000068!            MVKH    .S1     _TINTCnt,A0       ; |119| 
     722 00000680 01800264             LDW     .D1T1   *A0,A3            ; |119| 
     723 00000684 02000828-            MVKL    .S1     _TFlag,A4         ; |120| 
     724 00000688 020000AA             MVK     .S2     1,B4              ; |120| 
     725 0000068c 02000068-            MVKH    .S1     _TFlag,A4         ; |120| 
     726 00000690 00000000             NOP             1
     727 00000694 018C2940             ADD     .D1     1,A3,A3           ; |119| 
     728 00000698 01800274             STW     .D1T1   A3,*A0            ; |119| 
     729 0000069c 02100276             STW     .D1T2   B4,*A4            ; |120| 
     730 000006a0 050022EE             LDW     .D2T2   *+SP(136),B10     ; |121| 
     731 000006a4 048021EE             LDW     .D2T2   *+SP(132),B9      ; |121| 
     732 000006a8 040020EE             LDW     .D2T2   *+SP(128),B8      ; |121| 
     733 000006ac 013F42E6             LDW     .D2T2   *+SP(104),B2      ; |121| 
     734 000006b0 00BF22E6             LDW     .D2T2   *+SP(100),B1      ; |121| 
     735 000006b4 003F02E6             LDW     .D2T2   *+SP(96),B0       ; |121| 
     736 000006b8 063EE2E4             LDW     .D2T1   *+SP(92),A12      ; |121| 
     737 000006bc 05BEC2E4             LDW     .D2T1   *+SP(88),A11      ; |121| 
     738 000006c0 053EA2E4             LDW     .D2T1   *+SP(84),A10      ; |121| 
     739 000006c4 04BE82E4             LDW     .D2T1   *+SP(80),A9       ; |121| 
     740 000006c8 043E62E4             LDW     .D2T1   *+SP(76),A8       ; |121| 
     741 000006cc 03BE42E4             LDW     .D2T1   *+SP(72),A7       ; |121| 
     742 000006d0 02BE02E4             LDW     .D2T1   *+SP(64),A5       ; |121| 
     743 000006d4 013DA2E4             LDW     .D2T1   *+SP(52),A2       ; |121| 
     744 000006d8 00BD82E4             LDW     .D2T1   *+SP(48),A1       ; |121| 
     745 000006dc 02BFA2E6             LDW     .D2T2   *+SP(116),B5      ; |121| 
     746 000006e0 03BFE2E6             LDW     .D2T2   *+SP(124),B7      ; |121| 
     747 000006e4 01BF62E6             LDW     .D2T2   *+SP(108),B3      ; |121| 
     748 000006e8 033FC2E6             LDW     .D2T2   *+SP(120),B6      ; |121| 
     749 000006ec 033E22E4             LDW     .D2T1   *+SP(68),A6       ; |121| 
     750 000006f0 01BDC2E4             LDW     .D2T1   *+SP(56),A3       ; |121| 
     751 000006f4 003D62E4             LDW     .D2T1   *+SP(44),A0       ; |121| 
     752                    
     753 000006f8 001800E3             B       .S2     IRP               ; |121| 
     754 000006fc 023F82E6  ||         LDW     .D2T2   *+SP(112),B4      ; |121| 
     755                    
     756 00000700 023DE2E4             LDW     .D2T1   *+SP(60),A4       ; |121| 
     757 00000704 07804452             ADDK    .S2     136,SP            ; |121| 
     758 00000708 00004000             NOP             3
     759                               ; BRANCH OCCURS                   ; |121| 
     760                    
     761                    
     762                    ;******************************************************************************
     763                    ;* UNDEFINED EXTERNAL REFERENCES                                              *
     764                    ;******************************************************************************
     765                            .global _SendByte
     766                            .global _PWMOut
     767                            .global _GetCartPos
     768                            .global _GetPendulumPos
     769                            .global _UMAddData
     770                            .global _compacket
TMS320C6x COFF Assembler         Version 4.10     Tue May 28 15:53:09 2024
Copyright (c) 1996-2001 Texas Instruments Incorporated
temp\interrupt.asm                                                   PAGE   15

     771                            .global _respacket
     772                            .global _TINTCnt
     773                            .global _R_pend
     774                            .global _R_cart

No Assembly Errors, No Assembly Warnings
