#@ # 
#@ # Running fm_shell Version L-2016.03-SP1 for linux64 -- Apr 13, 2016
#@ # Date:   Tue Apr 29 21:09:24 2025
#@ # Run by: IC@IC
#@ 

source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup
#@ # -- Starting source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup

#@ #
#@ # .synopsys_fm.setup: Initialization File for Formality
#@ #
#@ 
#@ 
#@ #
#@ # Enable stack trace output on fatal.  Not available for all architectures.
#@ #
#@ if { $sh_arch == "sparc" || $sh_arch == "sparcOS5" ||      $sh_arch == "hp700" || $sh_arch == "hpux10" } {
#@   set_unix_variable SYNOPSYS_TRACE ""
#@ }
#@ 
#@ #
#@ # Variable settings
#@ #
#@ set sh_new_variable_message true
#@ 
#@ #
#@ # Synopsys strongly recommends that you uncomment the following command
#@ # in order to set sh_command_abbrev_mode to the value "Command-Line-Only".
#@ # Command abbreviation is intended as an interactive convenience.  Using
#@ # abbreviations in scripts can cause commands to fail in subsequent releases.
#@ # 
#@ #set sh_command_abbrev_mode "Command-Line-Only"
#@ 
#@ #
#@ # Some useful aliases
#@ #
#@ alias list_commands		help
#@ 
#@ #
#@ # The alias of q to quit is commented out.  Remove the comment 
#@ # character if you want this alias.  Some users find that having 
#@ # this particular alias causes problems when mixed with page-mode
#@ # for reports - an accidental repeated 'q' not only cancels the
#@ # output but exits the tool.
#@ #
#@ #alias q quit
#@ # -- End source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup

source -echo -verbose dft_fm_script.tcl
#@ # -- Starting source dft_fm_script.tcl

#@ 
#@ ############################  Search PATH ################################
#@ 
#@ set top_module cv32e40p_top
#@ 
#@ 
#@ 
#@ set rtl       "/home/IC/ITI/PnR_Grad/rtl"
#@ set LIB_PATH  "/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs"
#@ 
#@ lappend search_path $LIB_PATH
#@ lappend search_path $rtl
#@ lappend search_path "/home/IC/ITI/PnR_Grad/dft"
#@ lappend search_path "/home/IC/ITI/PnR_Grad/rtl/include"
#@ lappend search_path "/home/IC/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src"
#@ 
#@ 
#@ 
#@ ####################### Read Reference tech libs ########################
#@ 
#@ 
#@ set SSLIB "saed14hvt_ss0p6v125c.db" 
#@ set TTLIB "saed14hvt_tt0p6v25c.db"
#@ set FFLIB "saed14hvt_ff0p88v125c.db"
#@ 
#@ 
#@ ######################### Formality Setup File ###########################
#@ 
#@ # Synopsys setup variable
#@ set synopsys_auto_setup true
#@ 
#@ # Formality Setup File
#@ set_svf $top_module.svf
#@ 
#@ 
#@ ###################################################################
#@ ###################### Reference Container ########################
#@ ###################################################################
#@ 
#@ read_sverilog  -container Ref cv32e40p_pkg.sv
#@ read_sverilog  -container Ref cv32e40p_fpu_pkg.sv
#@ read_sverilog  -container Ref cv32e40p_apu_core_pkg.sv
#@ 
#@ read_sverilog  -container Ref fpnew_pkg.sv
#@ 
#@ 
#@ read_sverilog  -container Ref cv32e40p_aligner.sv
#@ read_sverilog  -container Ref cv32e40p_alu.sv
#@ read_sverilog  -container Ref cv32e40p_alu_div.sv
#@ read_sverilog  -container Ref cv32e40p_apu_disp.sv
#@ read_sverilog  -container Ref cv32e40p_compressed_decoder.sv
#@ read_sverilog  -container Ref cv32e40p_controller.sv
#@ read_sverilog  -container Ref cv32e40p_core.sv
#@ read_sverilog  -container Ref cv32e40p_cs_registers.sv
#@ read_sverilog  -container Ref cv32e40p_decoder.sv
#@ read_sverilog  -container Ref cv32e40p_ex_stage.sv
#@ read_sverilog  -container Ref cv32e40p_ff_one.sv
#@ read_sverilog  -container Ref cv32e40p_fifo.sv
#@ read_sverilog  -container Ref cv32e40p_fp_wrapper.sv
#@ read_sverilog  -container Ref cv32e40p_hwloop_regs.sv
#@ read_sverilog  -container Ref cv32e40p_id_stage.sv
#@ read_sverilog  -container Ref cv32e40p_if_stage.sv
#@ read_sverilog  -container Ref cv32e40p_int_controller.sv
#@ read_sverilog  -container Ref cv32e40p_load_store_unit.sv
#@ read_sverilog  -container Ref cv32e40p_mult.sv
#@ read_sverilog  -container Ref cv32e40p_obi_interface.sv
#@ read_sverilog  -container Ref cv32e40p_popcnt.sv
#@ read_sverilog  -container Ref cv32e40p_prefetch_buffer.sv
#@ read_sverilog  -container Ref cv32e40p_prefetch_controller.sv
#@ read_sverilog  -container Ref cv32e40p_register_file_ff.sv
#@ read_sverilog  -container Ref cv32e40p_sleep_unit.sv
#@ read_sverilog  -container Ref cv32e40p_clock_gate.sv
#@ read_sverilog  -container Ref cv32e40p_top.sv
#@ 
#@ 
#@ # Read Reference technology libraries
#@ read_db -container Ref [list $TTLIB]
#@ 
#@ 
#@ # set the top Reference Design
#@ set_reference_design cv32e40p_top
#@ set_top cv32e40p_top
#@ 
#@ ###################################################################
#@ #################### Implementation Container #####################
#@ ###################################################################
#@ 
#@ # Read Implementation Design Files
#@ read_verilog -container Imp -netlist "/home/IC/ITI/PnR_Grad/dft/netlists/cv32e40p_top.sv"
#@ 
#@ # Read Implementation technology libraries
#@ read_db -container Imp [list $TTLIB]
#@ 
#@ # set the top Implementation Design
#@ set_implementation_design cv32e40p_top
#@ set_top cv32e40p_top
#@ 
#@ 
#@ ########################## Don't verify ###########################
#@ 
#@ # do not verify scan in & scan out ports as a compare point as it is existed only after synthesis and not existed in the RTL
#@ 
#@ #scan in
#@ set_dont_verify_points -type port Ref:/WORK/*/SI
#@ set_dont_verify_points -type port Imp:/WORK/*/SI
#@ 
#@ #scan_out
#@ set_dont_verify_points -type port Ref:/WORK/*/SO
#@ set_dont_verify_points -type port Imp:/WORK/*/SO
#@ 
#@ 
#@ ############################### contants ##########################
#@ 
#@ # all atpg enable (test_mode, scan_enable) are zero during formal compare
#@ 
#@ #test_mode
#@ set_constant Ref:/WORK/*/test_mode 0
#@ set_constant Imp:/WORK/*/test_mode 0
#@ 
#@ #scan_enable
#@ set_constant Ref:/WORK/*/SE 0
#@ set_constant Imp:/WORK/*/SE 0
#@ 
#@ 
#@ ###################### Matching Compare points ####################
#@ 
#@ match
#@ 
#@ ######################### Run Verification ########################
#@ 
#@ set successful [verify]
#@ if {!$successful} {
#@ diagnose
#@ analyze_points -failing
#@ }
#@ 
#@ ########################### Reporting ############################# 
#@ report_passing_points > "passing_points.rpt"
#@ report_failing_points > "failing_points.rpt"
#@ report_aborted_points > "aborted_points.rpt"
#@ report_unverified_points > "unverified_points.rpt"
#@ 
#@ 
#@ start_gui
#@ 
#@ 
#@ # -- End source dft_fm_script.tcl

