Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  4 16:14:36 2023
| Host         : DESKTOP-IOIG6RC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_acc_wrapper_timing_summary_routed.rpt -pb design_acc_wrapper_timing_summary_routed.pb -rpx design_acc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_acc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.234        0.000                      0                 2325        0.037        0.000                      0                 2325        4.020        0.000                       0                  1126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.234        0.000                      0                 2325        0.037        0.000                      0                 2325        4.020        0.000                       0                  1126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 2.081ns (24.938%)  route 6.264ns (75.062%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.640     2.934    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/Q
                         net (fo=81, routed)          1.144     4.534    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg_n_0_[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.658 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17/O
                         net (fo=32, routed)          1.290     5.948    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292     6.240 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2/O
                         net (fo=11, routed)          0.914     7.154    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.297     7.451 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.451    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2/CO[3]
                         net (fo=9, routed)           1.477     9.592    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.716 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3/O
                         net (fo=1, routed)           0.399    10.115    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.239 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1/O
                         net (fo=32, routed)          1.040    11.279    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1_n_0
    SLICE_X40Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.464    12.643    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][22]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X40Y76         FDRE (Setup_fdre_C_CE)      -0.205    12.513    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][22]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 2.081ns (24.938%)  route 6.264ns (75.062%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.640     2.934    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/Q
                         net (fo=81, routed)          1.144     4.534    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg_n_0_[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.658 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17/O
                         net (fo=32, routed)          1.290     5.948    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292     6.240 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2/O
                         net (fo=11, routed)          0.914     7.154    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.297     7.451 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.451    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2/CO[3]
                         net (fo=9, routed)           1.477     9.592    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.716 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3/O
                         net (fo=1, routed)           0.399    10.115    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.239 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1/O
                         net (fo=32, routed)          1.040    11.279    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1_n_0
    SLICE_X40Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.464    12.643    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][23]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X40Y76         FDRE (Setup_fdre_C_CE)      -0.205    12.513    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][23]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 2.081ns (24.938%)  route 6.264ns (75.062%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.640     2.934    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/Q
                         net (fo=81, routed)          1.144     4.534    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg_n_0_[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.658 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17/O
                         net (fo=32, routed)          1.290     5.948    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292     6.240 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2/O
                         net (fo=11, routed)          0.914     7.154    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.297     7.451 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.451    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2/CO[3]
                         net (fo=9, routed)           1.477     9.592    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.716 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3/O
                         net (fo=1, routed)           0.399    10.115    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.239 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1/O
                         net (fo=32, routed)          1.040    11.279    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1_n_0
    SLICE_X40Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.464    12.643    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][24]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X40Y76         FDRE (Setup_fdre_C_CE)      -0.205    12.513    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][24]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 2.081ns (24.938%)  route 6.264ns (75.062%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.640     2.934    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/Q
                         net (fo=81, routed)          1.144     4.534    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg_n_0_[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.658 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17/O
                         net (fo=32, routed)          1.290     5.948    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292     6.240 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2/O
                         net (fo=11, routed)          0.914     7.154    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.297     7.451 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.451    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2/CO[3]
                         net (fo=9, routed)           1.477     9.592    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.716 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3/O
                         net (fo=1, routed)           0.399    10.115    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.239 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1/O
                         net (fo=32, routed)          1.040    11.279    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1_n_0
    SLICE_X40Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.464    12.643    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][8]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X40Y76         FDRE (Setup_fdre_C_CE)      -0.205    12.513    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][8]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 2.081ns (25.133%)  route 6.199ns (74.867%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.640     2.934    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/Q
                         net (fo=81, routed)          1.144     4.534    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg_n_0_[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.658 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17/O
                         net (fo=32, routed)          1.290     5.948    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292     6.240 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2/O
                         net (fo=11, routed)          0.914     7.154    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.297     7.451 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.451    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2/CO[3]
                         net (fo=9, routed)           1.477     9.592    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.716 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3/O
                         net (fo=1, routed)           0.399    10.115    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.239 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1/O
                         net (fo=32, routed)          0.975    11.214    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.464    12.643    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][25]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X36Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.549    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][25]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 2.081ns (25.133%)  route 6.199ns (74.867%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.640     2.934    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/Q
                         net (fo=81, routed)          1.144     4.534    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg_n_0_[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.658 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17/O
                         net (fo=32, routed)          1.290     5.948    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292     6.240 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2/O
                         net (fo=11, routed)          0.914     7.154    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.297     7.451 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.451    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2/CO[3]
                         net (fo=9, routed)           1.477     9.592    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.716 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3/O
                         net (fo=1, routed)           0.399    10.115    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.239 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1/O
                         net (fo=32, routed)          0.975    11.214    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.464    12.643    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][28]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X36Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.549    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][28]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 2.081ns (25.133%)  route 6.199ns (74.867%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.640     2.934    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/Q
                         net (fo=81, routed)          1.144     4.534    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg_n_0_[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.658 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17/O
                         net (fo=32, routed)          1.290     5.948    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292     6.240 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2/O
                         net (fo=11, routed)          0.914     7.154    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.297     7.451 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.451    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2/CO[3]
                         net (fo=9, routed)           1.477     9.592    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.716 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3/O
                         net (fo=1, routed)           0.399    10.115    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.239 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1/O
                         net (fo=32, routed)          0.975    11.214    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.464    12.643    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][29]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X36Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.549    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][29]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 2.081ns (25.133%)  route 6.199ns (74.867%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.640     2.934    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/Q
                         net (fo=81, routed)          1.144     4.534    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg_n_0_[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.658 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17/O
                         net (fo=32, routed)          1.290     5.948    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292     6.240 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2/O
                         net (fo=11, routed)          0.914     7.154    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.297     7.451 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.451    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2/CO[3]
                         net (fo=9, routed)           1.477     9.592    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.716 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3/O
                         net (fo=1, routed)           0.399    10.115    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.239 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1/O
                         net (fo=32, routed)          0.975    11.214    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.464    12.643    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][30]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X36Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.549    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][30]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 2.081ns (25.275%)  route 6.152ns (74.725%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.640     2.934    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/Q
                         net (fo=81, routed)          1.144     4.534    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg_n_0_[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.658 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17/O
                         net (fo=32, routed)          1.290     5.948    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292     6.240 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2/O
                         net (fo=11, routed)          0.914     7.154    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.297     7.451 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.451    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2/CO[3]
                         net (fo=9, routed)           1.161     9.276    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.400 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_3/O
                         net (fo=1, routed)           0.426     9.826    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_3_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.950 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_1/O
                         net (fo=32, routed)          1.217    11.167    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_1_n_0
    SLICE_X35Y74         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.463    12.642    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y74         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][29]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.512    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][29]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 2.081ns (25.205%)  route 6.175ns (74.795%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.640     2.934    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[0]/Q
                         net (fo=81, routed)          1.144     4.534    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg_n_0_[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.658 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17/O
                         net (fo=32, routed)          1.290     5.948    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[2][0]_i_17_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292     6.240 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2/O
                         net (fo=11, routed)          0.914     7.154    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2][13]_i_2_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.297     7.451 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.451    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__1_i_7_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2/CO[3]
                         net (fo=9, routed)           1.477     9.592    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__0/i__carry__2_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.716 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3/O
                         net (fo=1, routed)           0.399    10.115    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_3_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.239 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1/O
                         net (fo=32, routed)          0.952    11.190    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        1.468    12.647    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][31]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X32Y79         FDRE (Setup_fdre_C_CE)      -0.169    12.553    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][31]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  1.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.902%)  route 0.171ns (51.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.656     0.992    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y101        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.171     1.327    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y98         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.844     1.210    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.290    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.557     0.893    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.114     1.148    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y91         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.824     1.190    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.053%)  route 0.170ns (50.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.656     0.992    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y101        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.170     1.326    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y98         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.844     1.210    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.392%)  route 0.246ns (63.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.577     0.913    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.246     1.300    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.931     1.297    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.392%)  route 0.246ns (63.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.577     0.913    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.246     1.300    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.931     1.297    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.392%)  route 0.246ns (63.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.577     0.913    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.246     1.300    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.931     1.297    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.392%)  route 0.246ns (63.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.577     0.913    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.246     1.300    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.931     1.297    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.392%)  route 0.246ns (63.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.577     0.913    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.246     1.300    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.931     1.297    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.372%)  route 0.197ns (54.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.656     0.992    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y101        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.197     1.353    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y98         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.844     1.210    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.292    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.574     0.910    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y88         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.056     1.106    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X30Y88         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1126, routed)        0.842     1.208    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y87    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y87    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y87    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/FSM_sequential_state_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y87    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/FSM_sequential_state_reg[1]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y87    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/FSM_sequential_state_reg[1]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y72    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y72    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y79    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y76    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][28]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



