static void T_1 F_1 ( void )\r\n{\r\nF_2 ( V_1 , F_3 ( V_1 ) ) ;\r\nF_4 () ;\r\n}\r\nstatic int F_5 ( void )\r\n{\r\nV_2 = F_6 ( V_3 + V_4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nF_8 ( - 1 , V_5 + V_6 ) ;\r\nF_8 ( - 1 , V_3 + V_6 ) ;\r\nF_8 ( - 1 , V_3 + V_7 ) ;\r\nF_8 ( V_2 , V_3 + V_8 ) ;\r\n}\r\nstatic int T_1 F_9 ( void )\r\n{\r\nF_10 ( & V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_11 ( struct V_10 * V_11 )\r\n{\r\nT_2 V_12 ;\r\nF_8 ( V_13 | V_14 ,\r\nV_15 + V_16 ) ;\r\nV_12 = F_6 ( V_17 ) | V_18 ;\r\nF_8 ( V_12 , V_17 ) ;\r\nif ( ! ( F_6 ( V_17 ) & V_18 ) ) {\r\nF_8 ( 0xa05f , V_19 ) ;\r\nF_8 ( V_12 , V_17 ) ;\r\nF_8 ( 0 , V_19 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_12 ( struct V_10 * V_11 )\r\n{\r\nT_2 V_12 ;\r\nF_8 ( V_13 | V_14 ,\r\nV_15 + V_16 ) ;\r\nV_12 = F_6 ( V_17 ) & ~ V_18 ;\r\nF_8 ( V_12 , V_17 ) ;\r\nif ( F_6 ( V_17 ) & V_18 ) {\r\nF_8 ( 0xa05f , V_19 ) ;\r\nF_8 ( V_12 , V_17 ) ;\r\nF_8 ( 0 , V_19 ) ;\r\n}\r\n}\r\nstatic void F_13 ( struct V_10 * V_20 , int V_21 )\r\n{\r\nif ( V_21 )\r\nF_8 ( V_13 ,\r\nV_15 + V_22 ) ;\r\nelse\r\nF_8 ( V_13 ,\r\nV_15 + V_16 ) ;\r\n}\r\nstatic void F_14 ( struct V_23 * V_11 ,\r\nvoid T_3 * V_24 , unsigned int V_25 )\r\n{\r\nunsigned int V_26 = 0 , V_27 = 0 , V_28 , V_29 ;\r\nT_2 V_30 = V_11 -> V_31 . V_32 ;\r\nif ( V_30 == V_33 ) {\r\nV_28 = 1 << 4 ;\r\nV_29 = 1 << 5 ;\r\n} else {\r\nV_28 = 1 << 6 ;\r\nV_29 = 1 << 7 ;\r\n}\r\nif ( V_25 & V_34 )\r\nV_27 |= V_28 ;\r\nelse\r\nV_26 |= V_28 ;\r\nif ( V_25 & V_35 )\r\nV_27 |= V_29 ;\r\nelse\r\nV_26 |= V_29 ;\r\nF_15 ( V_26 , V_15 + V_22 ) ;\r\nF_15 ( V_27 , V_15 + V_16 ) ;\r\n}\r\nstatic T_2 T_4 F_16 ( void )\r\n{\r\nreturn - F_6 ( ( void T_3 * ) V_36 + V_37 ) ;\r\n}\r\nstatic void F_17 ( unsigned long V_38 ,\r\nvoid T_3 * V_24 )\r\n{\r\nT_2 V_39 = V_40 | V_41 ;\r\nunsigned long V_42 = V_38 ;\r\nif ( V_42 >= 1500000 ) {\r\nV_42 /= 16 ;\r\nV_39 |= V_43 ;\r\n}\r\nF_8 ( 0xffff , V_24 + V_44 ) ;\r\nF_8 ( V_39 , V_24 + V_45 ) ;\r\nF_18 ( V_24 + V_37 , L_1 ,\r\nV_42 , 200 , 16 , V_46 ) ;\r\nF_19 ( F_16 , 16 , V_42 ) ;\r\n}\r\nstatic T_5 F_20 ( int V_47 , void * V_48 )\r\n{\r\nstruct V_49 * V_50 = V_48 ;\r\nF_8 ( 1 , V_51 + V_52 ) ;\r\nV_50 -> V_53 ( V_50 ) ;\r\nreturn V_54 ;\r\n}\r\nstatic void F_21 ( enum V_55 V_56 , struct V_49 * V_50 )\r\n{\r\nT_2 V_39 = F_6 ( V_51 + V_45 ) & ~ V_40 ;\r\nF_8 ( V_39 , V_51 + V_45 ) ;\r\nswitch ( V_56 ) {\r\ncase V_57 :\r\nF_8 ( V_58 , V_51 + V_44 ) ;\r\nV_39 |= V_41 | V_40 ;\r\nF_8 ( V_39 , V_51 + V_45 ) ;\r\nbreak;\r\ncase V_59 :\r\nV_39 &= ~ V_41 ;\r\nF_8 ( V_39 , V_51 + V_45 ) ;\r\nbreak;\r\ncase V_60 :\r\ncase V_61 :\r\ncase V_62 :\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nstatic int F_22 ( unsigned long V_63 , struct V_49 * V_50 )\r\n{\r\nunsigned long V_39 = F_6 ( V_51 + V_45 ) ;\r\nF_8 ( V_39 & ~ V_40 , V_51 + V_45 ) ;\r\nF_8 ( V_63 , V_51 + V_44 ) ;\r\nF_8 ( V_39 | V_40 , V_51 + V_45 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_23 ( unsigned long V_38 ,\r\nvoid T_3 * V_24 , int V_47 )\r\n{\r\nunsigned long V_42 = V_38 ;\r\nunsigned int V_39 = 0 ;\r\nV_51 = V_24 ;\r\nif ( V_42 > 0x100000 * V_64 ) {\r\nV_42 /= 256 ;\r\nV_39 |= V_65 ;\r\n} else if ( V_42 > 0x10000 * V_64 ) {\r\nV_42 /= 16 ;\r\nV_39 |= V_43 ;\r\n}\r\nV_58 = V_42 / V_64 ;\r\nF_8 ( V_39 , V_51 + V_45 ) ;\r\nF_24 ( V_47 , & V_66 ) ;\r\nF_25 ( & V_67 ,\r\nV_42 ,\r\n1 ,\r\n0xffffU ) ;\r\n}\r\nvoid T_1 F_26 ( void )\r\n{\r\n}\r\nstatic void T_1 F_27 ( void )\r\n{\r\nstruct V_68 * V_69 ;\r\nconst char * V_70 ;\r\nvoid T_3 * V_24 ;\r\nint V_71 ;\r\nint V_47 ;\r\nstruct V_72 * V_72 ;\r\nunsigned long V_42 ;\r\nV_72 = F_28 ( L_2 , NULL ) ;\r\nF_29 ( F_30 ( V_72 ) ) ;\r\nF_31 ( V_72 ) ;\r\nV_42 = F_32 ( V_72 ) ;\r\nV_71 = F_33 ( V_73 ,\r\nL_3 , & V_70 ) ;\r\nif ( F_34 ( V_71 ) )\r\nreturn;\r\nV_69 = F_35 ( V_70 ) ;\r\nV_24 = F_36 ( V_69 , 0 ) ;\r\nif ( F_34 ( ! V_24 ) )\r\nreturn;\r\nF_8 ( 0 , V_24 + V_45 ) ;\r\nF_17 ( V_42 , V_24 ) ;\r\nV_71 = F_33 ( V_73 ,\r\nL_4 , & V_70 ) ;\r\nif ( F_34 ( V_71 ) )\r\nreturn;\r\nV_69 = F_35 ( V_70 ) ;\r\nV_24 = F_36 ( V_69 , 0 ) ;\r\nif ( F_34 ( ! V_24 ) )\r\nreturn;\r\nV_47 = F_37 ( V_69 , 0 ) ;\r\nF_8 ( 0 , V_24 + V_45 ) ;\r\nF_23 ( V_42 , V_24 , V_47 ) ;\r\n}\r\nstatic void T_1 F_38 ( void )\r\n{\r\nF_8 ( 0xffffffffU , V_5 + V_6 ) ;\r\nF_39 ( V_74 ) ;\r\nF_40 ( false ) ;\r\n}\r\nstatic void T_1 F_41 ( void )\r\n{\r\nunsigned long V_75 ;\r\nstruct V_68 * V_76 ;\r\nstruct V_68 * V_77 ;\r\nstruct V_78 * V_79 ;\r\nstruct V_80 * V_81 ;\r\nstruct V_82 * V_83 ;\r\nT_2 V_84 ;\r\nint V_71 ;\r\nint V_85 ;\r\nV_76 = F_35 ( L_5 ) ;\r\nif ( ! V_76 )\r\nreturn;\r\nV_77 = F_35 ( L_6 ) ;\r\nif ( ! V_77 )\r\nreturn;\r\nV_15 = F_36 ( V_77 , 0 ) ;\r\nif ( ! V_15 )\r\nreturn;\r\nV_84 = F_6 ( V_15 ) ;\r\nV_83 = F_42 ( sizeof( * V_83 ) , V_86 ) ;\r\nif ( ! V_83 )\r\nreturn;\r\nV_71 = F_33 ( V_76 , L_7 ,\r\n& V_83 -> V_87 ) ;\r\nif ( V_71 )\r\nreturn;\r\nV_71 = F_33 ( V_76 , L_8 , & V_83 -> V_88 ) ;\r\nif ( V_71 )\r\nreturn;\r\nV_83 -> V_89 = L_9 ;\r\nV_83 -> V_90 = F_43 ( V_86 , L_10 ,\r\n'A' + ( V_84 & 0x0f ) ) ;\r\nV_81 = F_44 ( V_83 ) ;\r\nif ( F_30 ( V_81 ) ) {\r\nF_45 ( V_83 -> V_90 ) ;\r\nF_45 ( V_83 ) ;\r\nreturn;\r\n}\r\nV_79 = F_46 ( V_81 ) ;\r\nF_47 ( V_79 , V_84 ) ;\r\nF_48 ( V_76 , V_91 ,\r\nV_92 , V_79 ) ;\r\nV_75 = F_6 ( V_15 + V_93 ) ;\r\nfor ( V_85 = 0 ; V_85 < 4 ; V_85 ++ ) {\r\nstruct V_94 * V_95 ;\r\nif ( ( V_75 & ( 16 << V_85 ) ) == 0 )\r\ncontinue;\r\nV_95 = F_42 ( sizeof( struct V_94 ) , V_86 ) ;\r\nif ( ! V_95 )\r\ncontinue;\r\nV_95 -> V_96 . V_32 = 0xc0000000 + 0x10000000 * V_85 ;\r\nV_95 -> V_96 . V_97 = V_95 -> V_96 . V_32 + 0x0fffffff ;\r\nV_95 -> V_96 . V_98 = V_99 ;\r\nV_95 -> V_47 = V_100 + V_85 ;\r\nV_95 -> V_101 = V_85 ;\r\nF_49 ( V_95 ) ;\r\n}\r\n}\r\nstatic void T_1 F_50 ( void )\r\n{\r\nF_2 ( V_102 , F_3 ( V_102 ) ) ;\r\nF_1 () ;\r\n}\r\nstatic void T_1 F_51 ( void )\r\n{\r\nstruct V_72 * V_72 ;\r\nunsigned long V_42 ;\r\nV_72 = F_28 ( L_2 , NULL ) ;\r\nF_29 ( F_30 ( V_72 ) ) ;\r\nF_31 ( V_72 ) ;\r\nV_42 = F_32 ( V_72 ) ;\r\nF_8 ( 0 , V_103 + V_45 ) ;\r\nF_8 ( 0 , V_104 + V_45 ) ;\r\nF_8 ( 0 , V_36 + V_45 ) ;\r\nF_17 ( V_42 , ( void T_3 * ) V_36 ) ;\r\nF_23 ( V_42 , ( void T_3 * ) V_104 ,\r\nV_105 ) ;\r\n}\r\nstatic void T_1 F_52 ( void )\r\n{\r\nF_8 ( - 1 , V_5 + V_6 ) ;\r\nF_8 ( - 1 , V_3 + V_6 ) ;\r\nF_8 ( - 1 , V_3 + V_7 ) ;\r\nF_53 ( V_3 , L_11 , V_106 ,\r\n- 1 , V_107 , NULL ) ;\r\nF_40 ( false ) ;\r\n}\r\nstatic void T_1 F_54 ( void )\r\n{\r\nunsigned long V_75 ;\r\nint V_85 ;\r\nF_55 ( & V_108 ) ;\r\nF_55 ( & V_109 ) ;\r\nV_15 = F_56 ( V_110 ) ;\r\nV_75 = F_6 ( V_15 + V_93 ) ;\r\nfor ( V_85 = 0 ; V_85 < 4 ; V_85 ++ ) {\r\nstruct V_94 * V_95 ;\r\nif ( ( V_75 & ( 16 << V_85 ) ) == 0 )\r\ncontinue;\r\nV_95 = F_42 ( sizeof( struct V_94 ) , V_86 ) ;\r\nif ( ! V_95 )\r\ncontinue;\r\nV_95 -> V_96 . V_32 = 0xc0000000 + 0x10000000 * V_85 ;\r\nV_95 -> V_96 . V_97 = V_95 -> V_96 . V_32 + 0x0fffffff ;\r\nV_95 -> V_96 . V_98 = V_99 ;\r\nV_95 -> V_47 = V_100 + V_85 ;\r\nV_95 -> V_101 = V_85 ;\r\nF_49 ( V_95 ) ;\r\n}\r\nF_57 ( false ) ;\r\n}
