// Seed: 1362381136
module module_0 (
    output id_0,
    input id_1,
    input logic id_2
);
  assign id_0 = 1 == id_2;
  logic id_3;
  assign id_3 = 1;
endmodule
