
*** Running vivado
    with args -log mb_interrupt_auto_cc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_interrupt_auto_cc_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mb_interrupt_auto_cc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 322.309 ; gain = 111.547
INFO: [Synth 8-638] synthesizing module 'mb_interrupt_auto_cc_0' [c:/Prj/xilinxPrj/MicroblazePrj/Prj4Interrupt/Prj/mb_interrupt/mb_interrupt.srcs/sources_1/bd/mb_interrupt/ip/mb_interrupt_auto_cc_0/synth/mb_interrupt_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_10_axi_clock_converter' [c:/Prj/xilinxPrj/MicroblazePrj/Prj4Interrupt/Prj/mb_interrupt/mb_interrupt.srcs/sources_1/bd/mb_interrupt/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:642]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_10_axi_clock_converter' (20#1) [c:/Prj/xilinxPrj/MicroblazePrj/Prj4Interrupt/Prj/mb_interrupt/mb_interrupt.srcs/sources_1/bd/mb_interrupt/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:642]
INFO: [Synth 8-256] done synthesizing module 'mb_interrupt_auto_cc_0' (21#1) [c:/Prj/xilinxPrj/MicroblazePrj/Prj4Interrupt/Prj/mb_interrupt/mb_interrupt.srcs/sources_1/bd/mb_interrupt/ip/mb_interrupt_auto_cc_0/synth/mb_interrupt_auto_cc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 439.656 ; gain = 228.895
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 439.656 ; gain = 228.895
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 681.723 ; gain = 0.102
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 681.723 ; gain = 470.961
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name            | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|fifo_generator_v13_1_3 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 73              | RAM32M x 13   | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 3               | RAM32M x 1    | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 62              | RAM32M x 11   | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 68              | RAM32M x 12   | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 62              | RAM32M x 11   | 
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:37 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 681.723 ; gain = 470.961
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 681.723 ; gain = 470.961

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    21|
|2     |LUT2   |    66|
|3     |LUT3   |    25|
|4     |LUT4   |    64|
|5     |LUT5   |     5|
|6     |LUT6   |    28|
|7     |RAM32M |    48|
|8     |FDCE   |   300|
|9     |FDPE   |   135|
|10    |FDRE   |   566|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 681.723 ; gain = 470.961
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.453 ; gain = 432.730
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1121.648 ; gain = 884.250
