// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VAzadi_top_verilator__Syms.h"


//======================

void VAzadi_top_verilator::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void VAzadi_top_verilator::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    if (!Verilated::calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    VAzadi_top_verilator::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void VAzadi_top_verilator::traceInitTop(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
    }
}

void VAzadi_top_verilator::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+4497,"clock", false,-1);
        tracep->declBit(c+4498,"reset_ni", false,-1);
        tracep->declBus(c+4499,"gpio_i", false,-1, 19,0);
        tracep->declBus(c+4500,"gpio_o", false,-1, 19,0);
        tracep->declBit(c+4497,"Azadi_top_verilator clock", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator reset_ni", false,-1);
        tracep->declBus(c+4499,"Azadi_top_verilator gpio_i", false,-1, 19,0);
        tracep->declBus(c+4500,"Azadi_top_verilator gpio_o", false,-1, 19,0);
        tracep->declBus(c+4640,"Azadi_top_verilator JTAG_IDCODE", false,-1, 31,0);
        tracep->declBit(c+571,"Azadi_top_verilator cio_jtag_tck", false,-1);
        tracep->declBit(c+572,"Azadi_top_verilator cio_jtag_tdi", false,-1);
        tracep->declBit(c+3535,"Azadi_top_verilator cio_jtag_tdo", false,-1);
        tracep->declBit(c+573,"Azadi_top_verilator cio_jtag_tms", false,-1);
        tracep->declBit(c+574,"Azadi_top_verilator cio_jtag_trst_n", false,-1);
        tracep->declBit(c+575,"Azadi_top_verilator cio_jtag_srst_n", false,-1);
        tracep->declBus(c+4640,"Azadi_top_verilator top_verilator JTAG_ID", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator clock", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator reset_ni", false,-1);
        tracep->declBit(c+4641,"Azadi_top_verilator top_verilator uart_rx_i", false,-1);
        tracep->declBus(c+4499,"Azadi_top_verilator top_verilator gpio_i", false,-1, 19,0);
        tracep->declBus(c+4500,"Azadi_top_verilator top_verilator gpio_o", false,-1, 19,0);
        tracep->declBit(c+571,"Azadi_top_verilator top_verilator jtag_tck_i", false,-1);
        tracep->declBit(c+573,"Azadi_top_verilator top_verilator jtag_tms_i", false,-1);
        tracep->declBit(c+574,"Azadi_top_verilator top_verilator jtag_trst_ni", false,-1);
        tracep->declBit(c+572,"Azadi_top_verilator top_verilator jtag_tdi_i", false,-1);
        tracep->declBit(c+3535,"Azadi_top_verilator top_verilator jtag_tdo_o", false,-1);
        tracep->declBit(c+4501,"Azadi_top_verilator top_verilator RESET", false,-1);
        tracep->declBus(c+4499,"Azadi_top_verilator top_verilator gpio_in", false,-1, 19,0);
        tracep->declBus(c+98,"Azadi_top_verilator top_verilator gpio_out", false,-1, 19,0);
        tracep->declArray(c+939,"Azadi_top_verilator top_verilator ifu_to_xbar", false,-1, 85,0);
        tracep->declQuad(c+942,"Azadi_top_verilator top_verilator xbar_to_ifu", false,-1, 51,0);
        tracep->declArray(c+944,"Azadi_top_verilator top_verilator xbar_to_iccm", false,-1, 85,0);
        tracep->declQuad(c+947,"Azadi_top_verilator top_verilator iccm_to_xbar", false,-1, 51,0);
        tracep->declArray(c+949,"Azadi_top_verilator top_verilator lsu_to_xbar", false,-1, 85,0);
        tracep->declQuad(c+952,"Azadi_top_verilator top_verilator xbar_to_lsu", false,-1, 51,0);
        tracep->declArray(c+954,"Azadi_top_verilator top_verilator xbar_to_dccm", false,-1, 85,0);
        tracep->declQuad(c+3435,"Azadi_top_verilator top_verilator dccm_to_xbar", false,-1, 51,0);
        tracep->declArray(c+957,"Azadi_top_verilator top_verilator xbarm_to_xbarp", false,-1, 85,0);
        tracep->declQuad(c+960,"Azadi_top_verilator top_verilator xbarp_to_xbarm", false,-1, 51,0);
        tracep->declArray(c+962,"Azadi_top_verilator top_verilator xbarp_to_gpio", false,-1, 85,0);
        tracep->declQuad(c+99,"Azadi_top_verilator top_verilator gpio_to_xbarp", false,-1, 51,0);
        tracep->declArray(c+576,"Azadi_top_verilator top_verilator dm_to_xbar", false,-1, 85,0);
        tracep->declQuad(c+965,"Azadi_top_verilator top_verilator xbar_to_dm", false,-1, 51,0);
        tracep->declArray(c+967,"Azadi_top_verilator top_verilator dbgrom_to_xbar", false,-1, 85,0);
        tracep->declQuad(c+579,"Azadi_top_verilator top_verilator xbar_to_dbgrom", false,-1, 51,0);
        tracep->declBus(c+101,"Azadi_top_verilator top_verilator gpio_intr", false,-1, 31,0);
        tracep->declBit(c+552,"Azadi_top_verilator top_verilator rx_dv_i", false,-1);
        tracep->declBus(c+553,"Azadi_top_verilator top_verilator rx_byte_i", false,-1, 7,0);
        tracep->declBit(c+509,"Azadi_top_verilator top_verilator instr_valid", false,-1);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator tlul_addr", false,-1, 11,0);
        tracep->declBit(c+971,"Azadi_top_verilator top_verilator req_i", false,-1);
        tracep->declBus(c+510,"Azadi_top_verilator top_verilator tlul_data", false,-1, 31,0);
        tracep->declBit(c+554,"Azadi_top_verilator top_verilator iccm_cntrl_reset", false,-1);
        tracep->declBus(c+555,"Azadi_top_verilator top_verilator iccm_cntrl_addr", false,-1, 11,0);
        tracep->declBus(c+556,"Azadi_top_verilator top_verilator iccm_cntrl_data", false,-1, 31,0);
        tracep->declBit(c+557,"Azadi_top_verilator top_verilator iccm_cntrl_we", false,-1);
        tracep->declBus(c+581,"Azadi_top_verilator top_verilator jtag_req", false,-1, 3,0);
        tracep->declBus(c+3536,"Azadi_top_verilator top_verilator jtag_rsp", false,-1, 1,0);
        tracep->declBit(c+3537,"Azadi_top_verilator top_verilator unused_jtag_tdo_oe_o", false,-1);
        tracep->declBit(c+582,"Azadi_top_verilator top_verilator brg_req", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator dbg_rst", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator u_top clock", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top reset", false,-1);
        tracep->declQuad(c+942,"Azadi_top_verilator top_verilator u_top tl_i_i", false,-1, 51,0);
        tracep->declArray(c+939,"Azadi_top_verilator top_verilator u_top tl_i_o", false,-1, 85,0);
        tracep->declQuad(c+952,"Azadi_top_verilator top_verilator u_top tl_d_i", false,-1, 51,0);
        tracep->declArray(c+949,"Azadi_top_verilator top_verilator u_top tl_d_o", false,-1, 85,0);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator u_top test_en_i", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top hart_id_i", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top irq_software_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top irq_timer_i", false,-1);
        tracep->declBit(c+102,"Azadi_top_verilator top_verilator u_top irq_external_i", false,-1);
        tracep->declBus(c+4645,"Azadi_top_verilator top_verilator u_top irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top irq_nm_i", false,-1);
        tracep->declBit(c+582,"Azadi_top_verilator top_verilator u_top debug_req_i", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator u_top fetch_enable_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top alert_minor_o", false,-1);
        tracep->declBit(c+1,"Azadi_top_verilator top_verilator u_top alert_major_o", false,-1);
        tracep->declBit(c+4502,"Azadi_top_verilator top_verilator u_top core_sleep_o", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top rst_ni", false,-1);
        tracep->declBit(c+973,"Azadi_top_verilator top_verilator u_top instr_req", false,-1);
        tracep->declBit(c+974,"Azadi_top_verilator top_verilator u_top instr_gnt", false,-1);
        tracep->declBit(c+975,"Azadi_top_verilator top_verilator u_top instr_rvalid", false,-1);
        tracep->declBus(c+976,"Azadi_top_verilator top_verilator u_top instr_addr", false,-1, 31,0);
        tracep->declBus(c+977,"Azadi_top_verilator top_verilator u_top instr_rdata", false,-1, 31,0);
        tracep->declBit(c+978,"Azadi_top_verilator top_verilator u_top instr_err", false,-1);
        tracep->declBit(c+979,"Azadi_top_verilator top_verilator u_top data_req", false,-1);
        tracep->declBit(c+980,"Azadi_top_verilator top_verilator u_top data_gnt", false,-1);
        tracep->declBit(c+981,"Azadi_top_verilator top_verilator u_top data_rvalid", false,-1);
        tracep->declBit(c+4240,"Azadi_top_verilator top_verilator u_top data_we", false,-1);
        tracep->declBus(c+4359,"Azadi_top_verilator top_verilator u_top data_be", false,-1, 3,0);
        tracep->declBus(c+4360,"Azadi_top_verilator top_verilator u_top data_addr", false,-1, 31,0);
        tracep->declBus(c+4503,"Azadi_top_verilator top_verilator u_top data_wdata", false,-1, 31,0);
        tracep->declBus(c+982,"Azadi_top_verilator top_verilator u_top data_rdata", false,-1, 31,0);
        tracep->declBit(c+983,"Azadi_top_verilator top_verilator u_top data_err", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core PMPEnable", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator u_top u_core PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator u_top u_core PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+4649,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core RV32E", false,-1);
        tracep->declBus(c+4652,"Azadi_top_verilator top_verilator u_top u_core RV32M", false,-1, 31,0);
        tracep->declBus(c+4653,"Azadi_top_verilator top_verilator u_top u_core RV32B", false,-1, 31,0);
        tracep->declBus(c+4654,"Azadi_top_verilator top_verilator u_top u_core RegFile", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core BranchTargetALU", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core WritebackStage", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core ICache", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core ICacheECC", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core BranchPredictor", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core DbgTriggerEn", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator u_top u_core DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core Securebrq", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator u_top u_core DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator u_top u_core DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator u_top u_core clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core rst_ni", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator u_top u_core test_en_i", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core hart_id_i", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+973,"Azadi_top_verilator top_verilator u_top u_core instr_req_o", false,-1);
        tracep->declBit(c+974,"Azadi_top_verilator top_verilator u_top u_core instr_gnt_i", false,-1);
        tracep->declBit(c+975,"Azadi_top_verilator top_verilator u_top u_core instr_rvalid_i", false,-1);
        tracep->declBus(c+976,"Azadi_top_verilator top_verilator u_top u_core instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+977,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+978,"Azadi_top_verilator top_verilator u_top u_core instr_err_i", false,-1);
        tracep->declBit(c+979,"Azadi_top_verilator top_verilator u_top u_core data_req_o", false,-1);
        tracep->declBit(c+980,"Azadi_top_verilator top_verilator u_top u_core data_gnt_i", false,-1);
        tracep->declBit(c+981,"Azadi_top_verilator top_verilator u_top u_core data_rvalid_i", false,-1);
        tracep->declBit(c+4240,"Azadi_top_verilator top_verilator u_top u_core data_we_o", false,-1);
        tracep->declBus(c+4359,"Azadi_top_verilator top_verilator u_top u_core data_be_o", false,-1, 3,0);
        tracep->declBus(c+4360,"Azadi_top_verilator top_verilator u_top u_core data_addr_o", false,-1, 31,0);
        tracep->declBus(c+4503,"Azadi_top_verilator top_verilator u_top u_core data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+982,"Azadi_top_verilator top_verilator u_top u_core data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+983,"Azadi_top_verilator top_verilator u_top u_core data_err_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core irq_software_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core irq_timer_i", false,-1);
        tracep->declBit(c+102,"Azadi_top_verilator top_verilator u_top u_core irq_external_i", false,-1);
        tracep->declBus(c+4645,"Azadi_top_verilator top_verilator u_top u_core irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core irq_nm_i", false,-1);
        tracep->declBit(c+582,"Azadi_top_verilator top_verilator u_top u_core debug_req_i", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core alert_minor_o", false,-1);
        tracep->declBit(c+1,"Azadi_top_verilator top_verilator u_top u_core alert_major_o", false,-1);
        tracep->declBit(c+4502,"Azadi_top_verilator top_verilator u_top u_core core_sleep_o", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator u_top u_core PMP_NUM_CHAN", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core DataIndTiming", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core DummyInstructions", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core PCIncrCheck", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core ShadowCSR", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core SpecBranch", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core RegFileECC", false,-1);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core RegFileDataWidth", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_id", false,-1);
        tracep->declBit(c+4241,"Azadi_top_verilator top_verilator u_top u_core instr_valid_id", false,-1);
        tracep->declBit(c+3671,"Azadi_top_verilator top_verilator u_top u_core instr_new_id", false,-1);
        tracep->declBus(c+3630,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_id", false,-1, 31,0);
        tracep->declBus(c+3631,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_alu_id", false,-1, 31,0);
        tracep->declBus(c+3632,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_c_id", false,-1, 15,0);
        tracep->declBit(c+3633,"Azadi_top_verilator top_verilator u_top u_core instr_is_compressed_id", false,-1);
        tracep->declBit(c+4504,"Azadi_top_verilator top_verilator u_top u_core instr_perf_count_id", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core instr_bp_taken_id", false,-1);
        tracep->declBit(c+3634,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err", false,-1);
        tracep->declBit(c+3635,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err_plus2", false,-1);
        tracep->declBit(c+3636,"Azadi_top_verilator top_verilator u_top u_core illegal_c_insn_id", false,-1);
        tracep->declBus(c+3637,"Azadi_top_verilator top_verilator u_top u_core pc_if", false,-1, 31,0);
        tracep->declBus(c+3638,"Azadi_top_verilator top_verilator u_top u_core pc_id", false,-1, 31,0);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator u_top u_core pc_wb", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+4361+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_d_ex", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+3672+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_q_ex", true,(i+0), 33,0);}}
        tracep->declBus(c+984,"Azadi_top_verilator top_verilator u_top u_core imd_val_we_ex", false,-1, 1,0);
        tracep->declBit(c+3676,"Azadi_top_verilator top_verilator u_top u_core data_ind_timing", false,-1);
        tracep->declBit(c+3677,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_en", false,-1);
        tracep->declBus(c+3678,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed_en", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed", false,-1, 31,0);
        tracep->declBit(c+3679,"Azadi_top_verilator top_verilator u_top u_core icache_enable", false,-1);
        tracep->declBit(c+4242,"Azadi_top_verilator top_verilator u_top u_core icache_inval", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core pc_mismatch_alert", false,-1);
        tracep->declBit(c+1,"Azadi_top_verilator top_verilator u_top u_core csr_shadow_err", false,-1);
        tracep->declBit(c+4243,"Azadi_top_verilator top_verilator u_top u_core instr_first_cycle_id", false,-1);
        tracep->declBit(c+4505,"Azadi_top_verilator top_verilator u_top u_core instr_valid_clear", false,-1);
        tracep->declBit(c+985,"Azadi_top_verilator top_verilator u_top u_core pc_set", false,-1);
        tracep->declBit(c+986,"Azadi_top_verilator top_verilator u_top u_core pc_set_spec", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core nt_branch_mispredict", false,-1);
        tracep->declBus(c+4244,"Azadi_top_verilator top_verilator u_top u_core pc_mux_id", false,-1, 2,0);
        tracep->declBus(c+4245,"Azadi_top_verilator top_verilator u_top u_core exc_pc_mux_id", false,-1, 1,0);
        tracep->declBus(c+4443,"Azadi_top_verilator top_verilator u_top u_core exc_cause", false,-1, 5,0);
        tracep->declBit(c+987,"Azadi_top_verilator top_verilator u_top u_core lsu_load_err", false,-1);
        tracep->declBit(c+988,"Azadi_top_verilator top_verilator u_top u_core lsu_store_err", false,-1);
        tracep->declBit(c+3680,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_incr_req", false,-1);
        tracep->declBus(c+3681,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_last", false,-1, 31,0);
        tracep->declBus(c+4365,"Azadi_top_verilator top_verilator u_top u_core branch_target_ex", false,-1, 31,0);
        tracep->declBit(c+4366,"Azadi_top_verilator top_verilator u_top u_core branch_decision", false,-1);
        tracep->declBit(c+4348,"Azadi_top_verilator top_verilator u_top u_core ctrl_busy", false,-1);
        tracep->declBit(c+3405,"Azadi_top_verilator top_verilator u_top u_core if_busy", false,-1);
        tracep->declBit(c+3682,"Azadi_top_verilator top_verilator u_top u_core lsu_busy", false,-1);
        tracep->declBit(c+4506,"Azadi_top_verilator top_verilator u_top u_core core_busy_d", false,-1);
        tracep->declBit(c+874,"Azadi_top_verilator top_verilator u_top u_core core_busy_q", false,-1);
        tracep->declBus(c+3640,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+4507,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a", false,-1, 31,0);
        tracep->declBus(c+3641,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+4508,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b", false,-1, 31,0);
        tracep->declBit(c+4246,"Azadi_top_verilator top_verilator u_top u_core rf_ren_a", false,-1);
        tracep->declBit(c+4247,"Azadi_top_verilator top_verilator u_top u_core rf_ren_b", false,-1);
        tracep->declBus(c+3642,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_wb", false,-1, 4,0);
        tracep->declBus(c+989,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb", false,-1, 31,0);
        tracep->declBus(c+3643,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_fwd_wb", false,-1, 31,0);
        tracep->declBus(c+990,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_lsu", false,-1, 31,0);
        tracep->declBit(c+3406,"Azadi_top_verilator top_verilator u_top u_core rf_we_wb", false,-1);
        tracep->declBit(c+3407,"Azadi_top_verilator top_verilator u_top u_core rf_we_lsu", false,-1);
        tracep->declBus(c+3644,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_id", false,-1, 4,0);
        tracep->declBus(c+4509,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_id", false,-1, 31,0);
        tracep->declBit(c+991,"Azadi_top_verilator top_verilator u_top u_core rf_we_id", false,-1);
        tracep->declBit(c+3645,"Azadi_top_verilator top_verilator u_top u_core rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+3646,"Azadi_top_verilator top_verilator u_top u_core rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+4248,"Azadi_top_verilator top_verilator u_top u_core alu_operator_ex", false,-1, 5,0);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator u_top u_core alu_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator u_top u_core alu_operand_b_ex", false,-1, 31,0);
        tracep->declBus(c+4510,"Azadi_top_verilator top_verilator u_top u_core bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+3666,"Azadi_top_verilator top_verilator u_top u_core bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator u_top u_core alu_adder_result_ex", false,-1, 31,0);
        tracep->declBus(c+992,"Azadi_top_verilator top_verilator u_top u_core result_ex", false,-1, 31,0);
        tracep->declBit(c+3429,"Azadi_top_verilator top_verilator u_top u_core mult_en_ex", false,-1);
        tracep->declBit(c+993,"Azadi_top_verilator top_verilator u_top u_core div_en_ex", false,-1);
        tracep->declBit(c+4249,"Azadi_top_verilator top_verilator u_top u_core mult_sel_ex", false,-1);
        tracep->declBit(c+4250,"Azadi_top_verilator top_verilator u_top u_core div_sel_ex", false,-1);
        tracep->declBus(c+4251,"Azadi_top_verilator top_verilator u_top u_core multdiv_operator_ex", false,-1, 1,0);
        tracep->declBus(c+4252,"Azadi_top_verilator top_verilator u_top u_core multdiv_signed_mode_ex", false,-1, 1,0);
        tracep->declBus(c+4511,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+4512,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_b_ex", false,-1, 31,0);
        tracep->declBit(c+994,"Azadi_top_verilator top_verilator u_top u_core multdiv_ready_id", false,-1);
        tracep->declBit(c+4253,"Azadi_top_verilator top_verilator u_top u_core csr_access", false,-1);
        tracep->declBus(c+4254,"Azadi_top_verilator top_verilator u_top u_core csr_op", false,-1, 1,0);
        tracep->declBit(c+995,"Azadi_top_verilator top_verilator u_top u_core csr_op_en", false,-1);
        tracep->declBus(c+4370,"Azadi_top_verilator top_verilator u_top u_core csr_addr", false,-1, 11,0);
        tracep->declBus(c+4444,"Azadi_top_verilator top_verilator u_top u_core csr_rdata", false,-1, 31,0);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator u_top u_core csr_wdata", false,-1, 31,0);
        tracep->declBit(c+996,"Azadi_top_verilator top_verilator u_top u_core illegal_csr_insn_id", false,-1);
        tracep->declBit(c+4240,"Azadi_top_verilator top_verilator u_top u_core lsu_we", false,-1);
        tracep->declBus(c+4255,"Azadi_top_verilator top_verilator u_top u_core lsu_type", false,-1, 1,0);
        tracep->declBit(c+4256,"Azadi_top_verilator top_verilator u_top u_core lsu_sign_ext", false,-1);
        tracep->declBit(c+997,"Azadi_top_verilator top_verilator u_top u_core lsu_req", false,-1);
        tracep->declBus(c+4512,"Azadi_top_verilator top_verilator u_top u_core lsu_wdata", false,-1, 31,0);
        tracep->declBit(c+998,"Azadi_top_verilator top_verilator u_top u_core lsu_req_done", false,-1);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator u_top u_core id_in_ready", false,-1);
        tracep->declBit(c+4257,"Azadi_top_verilator top_verilator u_top u_core ex_valid", false,-1);
        tracep->declBit(c+1000,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_valid", false,-1);
        tracep->declBit(c+1001,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_err", false,-1);
        tracep->declBit(c+4258,"Azadi_top_verilator top_verilator u_top u_core instr_req_int", false,-1);
        tracep->declBit(c+1002,"Azadi_top_verilator top_verilator u_top u_core en_wb", false,-1);
        tracep->declBus(c+4259,"Azadi_top_verilator top_verilator u_top u_core instr_type_wb", false,-1, 1,0);
        tracep->declBit(c+994,"Azadi_top_verilator top_verilator u_top u_core ready_wb", false,-1);
        tracep->declBit(c+3683,"Azadi_top_verilator top_verilator u_top u_core rf_write_wb", false,-1);
        tracep->declBit(c+3684,"Azadi_top_verilator top_verilator u_top u_core outstanding_load_wb", false,-1);
        tracep->declBit(c+4513,"Azadi_top_verilator top_verilator u_top u_core outstanding_store_wb", false,-1);
        tracep->declBit(c+4235,"Azadi_top_verilator top_verilator u_top u_core irq_pending", false,-1);
        tracep->declBit(c+3685,"Azadi_top_verilator top_verilator u_top u_core nmi_mode", false,-1);
        tracep->declBus(c+4236,"Azadi_top_verilator top_verilator u_top u_core irqs", false,-1, 17,0);
        tracep->declBit(c+3686,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_mie", false,-1);
        tracep->declBus(c+3687,"Azadi_top_verilator top_verilator u_top u_core csr_mepc", false,-1, 31,0);
        tracep->declBus(c+3688,"Azadi_top_verilator top_verilator u_top u_core csr_depc", false,-1, 31,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declQuad(c+3689+i*2,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_addr", true,(i+0), 33,0);}}
        tracep->declBus(c+3721,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0)", false,-1, 5,0);
        tracep->declBus(c+3722,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(1)", false,-1, 5,0);
        tracep->declBus(c+3723,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(2)", false,-1, 5,0);
        tracep->declBus(c+3724,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(3)", false,-1, 5,0);
        tracep->declBus(c+3725,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(4)", false,-1, 5,0);
        tracep->declBus(c+3726,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(5)", false,-1, 5,0);
        tracep->declBus(c+3727,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(6)", false,-1, 5,0);
        tracep->declBus(c+3728,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(7)", false,-1, 5,0);
        tracep->declBus(c+3729,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(8)", false,-1, 5,0);
        tracep->declBus(c+3730,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(9)", false,-1, 5,0);
        tracep->declBus(c+3731,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(10)", false,-1, 5,0);
        tracep->declBus(c+3732,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(11)", false,-1, 5,0);
        tracep->declBus(c+3733,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(12)", false,-1, 5,0);
        tracep->declBus(c+3734,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(13)", false,-1, 5,0);
        tracep->declBus(c+3735,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(14)", false,-1, 5,0);
        tracep->declBus(c+3736,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(15)", false,-1, 5,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+1003+i*1,"Azadi_top_verilator top_verilator u_top u_core pmp_req_err", true,(i+0));}}
        tracep->declBit(c+1005,"Azadi_top_verilator top_verilator u_top u_core instr_req_out", false,-1);
        tracep->declBit(c+1006,"Azadi_top_verilator top_verilator u_top u_core data_req_out", false,-1);
        tracep->declBit(c+4349,"Azadi_top_verilator top_verilator u_top u_core csr_save_if", false,-1);
        tracep->declBit(c+4260,"Azadi_top_verilator top_verilator u_top u_core csr_save_id", false,-1);
        tracep->declBit(c+4261,"Azadi_top_verilator top_verilator u_top u_core csr_save_wb", false,-1);
        tracep->declBit(c+4262,"Azadi_top_verilator top_verilator u_top u_core csr_restore_mret_id", false,-1);
        tracep->declBit(c+4263,"Azadi_top_verilator top_verilator u_top u_core csr_restore_dret_id", false,-1);
        tracep->declBit(c+4350,"Azadi_top_verilator top_verilator u_top u_core csr_save_cause", false,-1);
        tracep->declBit(c+1007,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec_init", false,-1);
        tracep->declBus(c+3737,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec", false,-1, 31,0);
        tracep->declBus(c+4264,"Azadi_top_verilator top_verilator u_top u_core csr_mtval", false,-1, 31,0);
        tracep->declBit(c+3738,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_tw", false,-1);
        tracep->declBus(c+3739,"Azadi_top_verilator top_verilator u_top u_core priv_mode_id", false,-1, 1,0);
        tracep->declBus(c+4351,"Azadi_top_verilator top_verilator u_top u_core priv_mode_if", false,-1, 1,0);
        tracep->declBus(c+3740,"Azadi_top_verilator top_verilator u_top u_core priv_mode_lsu", false,-1, 1,0);
        tracep->declBit(c+3741,"Azadi_top_verilator top_verilator u_top u_core debug_mode", false,-1);
        tracep->declBus(c+4354,"Azadi_top_verilator top_verilator u_top u_core debug_cause", false,-1, 2,0);
        tracep->declBit(c+4355,"Azadi_top_verilator top_verilator u_top u_core debug_csr_save", false,-1);
        tracep->declBit(c+3742,"Azadi_top_verilator top_verilator u_top u_core debug_single_step", false,-1);
        tracep->declBit(c+3743,"Azadi_top_verilator top_verilator u_top u_core debug_ebreakm", false,-1);
        tracep->declBit(c+3744,"Azadi_top_verilator top_verilator u_top u_core debug_ebreaku", false,-1);
        tracep->declBit(c+3745,"Azadi_top_verilator top_verilator u_top u_core trigger_match", false,-1);
        tracep->declBit(c+1008,"Azadi_top_verilator top_verilator u_top u_core instr_id_done", false,-1);
        tracep->declBit(c+3408,"Azadi_top_verilator top_verilator u_top u_core instr_done_wb", false,-1);
        tracep->declBit(c+1009,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_wb", false,-1);
        tracep->declBit(c+3400,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_compressed_wb", false,-1);
        tracep->declBit(c+3430,"Azadi_top_verilator top_verilator u_top u_core perf_iside_wait", false,-1);
        tracep->declBit(c+3431,"Azadi_top_verilator top_verilator u_top u_core perf_dside_wait", false,-1);
        tracep->declBit(c+3432,"Azadi_top_verilator top_verilator u_top u_core perf_mul_wait", false,-1);
        tracep->declBit(c+3433,"Azadi_top_verilator top_verilator u_top u_core perf_div_wait", false,-1);
        tracep->declBit(c+1010,"Azadi_top_verilator top_verilator u_top u_core perf_jump", false,-1);
        tracep->declBit(c+1011,"Azadi_top_verilator top_verilator u_top u_core perf_branch", false,-1);
        tracep->declBit(c+1012,"Azadi_top_verilator top_verilator u_top u_core perf_tbranch", false,-1);
        tracep->declBit(c+1013,"Azadi_top_verilator top_verilator u_top u_core perf_load", false,-1);
        tracep->declBit(c+1014,"Azadi_top_verilator top_verilator u_top u_core perf_store", false,-1);
        tracep->declBit(c+3434,"Azadi_top_verilator top_verilator u_top u_core illegal_insn_id", false,-1);
        tracep->declBit(c+3434,"Azadi_top_verilator top_verilator u_top u_core unused_illegal_insn_id", false,-1);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core clk", false,-1);
        tracep->declBit(c+4514,"Azadi_top_verilator top_verilator u_top u_core clock_en", false,-1);
        tracep->declBit(c+875,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_q", false,-1);
        tracep->declBus(c+989,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb_ecc", false,-1, 31,0);
        tracep->declBus(c+4507,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a_ecc", false,-1, 31,0);
        tracep->declBus(c+4508,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b_ecc", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core rf_ecc_err_comb", false,-1);
        tracep->declBit(c+3671,"Azadi_top_verilator top_verilator u_top u_core unused_instr_new_id", false,-1);
        tracep->declBit(c+3408,"Azadi_top_verilator top_verilator u_top u_core unused_instr_done_wb", false,-1);
        tracep->declBit(c+4246,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_a", false,-1);
        tracep->declBit(c+4247,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_b", false,-1);
        tracep->declBit(c+3645,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+3646,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_b_wb_match", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+4515+i*2,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_req_addr", true,(i+0), 33,0);}}
        tracep->declBus(c+4265,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_req_type(0)", false,-1, 1,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_req_type(1)", false,-1, 1,0);
        tracep->declBus(c+4519,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_priv_lvl(0)", false,-1, 1,0);
        tracep->declBus(c+4520,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_priv_lvl(1)", false,-1, 1,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_i", false,-1);
        tracep->declBit(c+4514,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i en_i", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i test_en_i", false,-1);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_o", false,-1);
        tracep->declBus(c+4656,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i Impl", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic NoFpgaGate", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_i", false,-1);
        tracep->declBit(c+4514,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_i", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic test_en_i", false,-1);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_o", false,-1);
        tracep->declBit(c+1016,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_latch", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DummyInstructions", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICache", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICacheECC", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core if_stage_i PCIncrCheck", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core if_stage_i BranchPredictor", false,-1);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core if_stage_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core if_stage_i rst_ni", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core if_stage_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+4258,"Azadi_top_verilator top_verilator u_top u_core if_stage_i req_i", false,-1);
        tracep->declBit(c+1005,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_req_o", false,-1);
        tracep->declBus(c+976,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_addr_o", false,-1, 31,0);
        tracep->declBit(c+974,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_gnt_i", false,-1);
        tracep->declBit(c+975,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rvalid_i", false,-1);
        tracep->declBus(c+977,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+978,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_i", false,-1);
        tracep->declBit(c+1017,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_pmp_err_i", false,-1);
        tracep->declBit(c+4241,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_o", false,-1);
        tracep->declBit(c+3671,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_o", false,-1);
        tracep->declBus(c+3630,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_id_o", false,-1, 31,0);
        tracep->declBus(c+3631,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_alu_id_o", false,-1, 31,0);
        tracep->declBus(c+3632,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_c_id_o", false,-1, 15,0);
        tracep->declBit(c+3633,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_id_o", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_bp_taken_o", false,-1);
        tracep->declBit(c+3634,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_o", false,-1);
        tracep->declBit(c+3635,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_plus2_o", false,-1);
        tracep->declBit(c+3636,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn_id_o", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_id_o", false,-1);
        tracep->declBus(c+3637,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_if_o", false,-1, 31,0);
        tracep->declBus(c+3638,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_id_o", false,-1, 31,0);
        tracep->declBit(c+4505,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_clear_i", false,-1);
        tracep->declBit(c+985,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_i", false,-1);
        tracep->declBit(c+986,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_spec_i", false,-1);
        tracep->declBus(c+4244,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_i", false,-1, 2,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i nt_branch_mispredict_i", false,-1);
        tracep->declBus(c+4245,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc_mux_i", false,-1, 1,0);
        tracep->declBus(c+4443,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_cause", false,-1, 5,0);
        tracep->declBit(c+3677,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_en_i", false,-1);
        tracep->declBus(c+3678,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_mask_i", false,-1, 2,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_en_i", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_i", false,-1, 31,0);
        tracep->declBit(c+3679,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_enable_i", false,-1);
        tracep->declBit(c+4242,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_inval_i", false,-1);
        tracep->declBus(c+4365,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_target_ex_i", false,-1, 31,0);
        tracep->declBus(c+3687,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mepc_i", false,-1, 31,0);
        tracep->declBus(c+3688,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_depc_i", false,-1, 31,0);
        tracep->declBus(c+3737,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_i", false,-1, 31,0);
        tracep->declBit(c+1007,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_init_o", false,-1);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator u_top u_core if_stage_i id_in_ready_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mismatch_alert_o", false,-1);
        tracep->declBit(c+3405,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_busy_o", false,-1);
        tracep->declBit(c+4521,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_d", false,-1);
        tracep->declBit(c+4241,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_q", false,-1);
        tracep->declBit(c+1018,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_d", false,-1);
        tracep->declBit(c+3671,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_q", false,-1);
        tracep->declBit(c+3405,"Azadi_top_verilator top_verilator u_top u_core if_stage_i prefetch_busy", false,-1);
        tracep->declBit(c+985,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_req", false,-1);
        tracep->declBit(c+986,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_spec", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predicted_branch", false,-1);
        tracep->declBus(c+4445,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr_n", false,-1, 31,0);
        tracep->declBit(c+4446,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_fetch_addr_n0", false,-1);
        tracep->declBit(c+1019,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_valid", false,-1);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_ready", false,-1);
        tracep->declBus(c+1020,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_rdata", false,-1, 31,0);
        tracep->declBus(c+3637,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr", false,-1, 31,0);
        tracep->declBit(c+1021,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err", false,-1);
        tracep->declBit(c+4522,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err_plus2", false,-1);
        tracep->declBit(c+1019,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_valid", false,-1);
        tracep->declBus(c+1020,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_rdata", false,-1, 31,0);
        tracep->declBus(c+3637,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_addr", false,-1, 31,0);
        tracep->declBit(c+1021,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_err", false,-1);
        tracep->declBus(c+4523,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc", false,-1, 31,0);
        tracep->declBus(c+4443,"Azadi_top_verilator top_verilator u_top u_core if_stage_i irq_id", false,-1, 5,0);
        tracep->declBit(c+4447,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_irq_bit", false,-1);
        tracep->declBit(c+1018,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_id_pipe_reg_we", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i stall_dummy_instr", false,-1);
        tracep->declBus(c+1022,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_out", false,-1, 31,0);
        tracep->declBit(c+1023,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_out", false,-1);
        tracep->declBit(c+1024,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_instr_out", false,-1);
        tracep->declBit(c+1021,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_out", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_taken", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_pc", false,-1, 31,0);
        tracep->declBus(c+4244,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_internal", false,-1, 2,0);
        tracep->declBus(c+4657,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+3746,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_csr_mtvec", false,-1, 7,0);
        tracep->declBus(c+1022,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_decompressed", false,-1, 31,0);
        tracep->declBit(c+1024,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn", false,-1);
        tracep->declBit(c+1023,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed", false,-1);
        tracep->declBit(c+3679,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icen", false,-1);
        tracep->declBit(c+4242,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icinv", false,-1);
        tracep->declBit(c+3677,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_en", false,-1);
        tracep->declBus(c+3678,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed_en", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i rst_ni", false,-1);
        tracep->declBit(c+1025,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i valid_i", false,-1);
        tracep->declBus(c+1020,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_i", false,-1, 31,0);
        tracep->declBus(c+1022,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_o", false,-1, 31,0);
        tracep->declBit(c+1023,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i is_compressed_o", false,-1);
        tracep->declBit(c+1024,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i illegal_instr_o", false,-1);
        tracep->declBit(c+1025,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i unused_valid", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i BranchPredictor", false,-1);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rst_ni", false,-1);
        tracep->declBit(c+4258,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i req_i", false,-1);
        tracep->declBit(c+985,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_i", false,-1);
        tracep->declBit(c+986,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_spec_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i predicted_branch_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_i", false,-1);
        tracep->declBus(c+4448,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_i", false,-1, 31,0);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i ready_i", false,-1);
        tracep->declBit(c+1019,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_o", false,-1);
        tracep->declBus(c+1020,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+3637,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_o", false,-1, 31,0);
        tracep->declBit(c+1021,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_o", false,-1);
        tracep->declBit(c+4522,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_plus2_o", false,-1);
        tracep->declBit(c+1005,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_req_o", false,-1);
        tracep->declBit(c+974,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_gnt_i", false,-1);
        tracep->declBus(c+976,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+977,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+978,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_err_i", false,-1);
        tracep->declBit(c+1017,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_pmp_err_i", false,-1);
        tracep->declBit(c+975,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rvalid_i", false,-1);
        tracep->declBit(c+3405,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i busy_o", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+1026,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_suppress", false,-1);
        tracep->declBit(c+1027,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_new_req", false,-1);
        tracep->declBit(c+1005,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req", false,-1);
        tracep->declBit(c+1028,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_d", false,-1);
        tracep->declBit(c+3747,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_q", false,-1);
        tracep->declBit(c+1029,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_d", false,-1);
        tracep->declBit(c+3748,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_q", false,-1);
        tracep->declBit(c+1030,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i gnt_or_pmp_err", false,-1);
        tracep->declBit(c+1031,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rvalid_or_pmp_err", false,-1);
        tracep->declBus(c+1032,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_n", false,-1, 1,0);
        tracep->declBus(c+1033,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_s", false,-1, 1,0);
        tracep->declBus(c+3749,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_q", false,-1, 1,0);
        tracep->declBus(c+1034,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_n", false,-1, 1,0);
        tracep->declBus(c+1035,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_s", false,-1, 1,0);
        tracep->declBus(c+3750,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_q", false,-1, 1,0);
        tracep->declBus(c+1036,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_n", false,-1, 1,0);
        tracep->declBus(c+1037,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_s", false,-1, 1,0);
        tracep->declBus(c+3751,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_q", false,-1, 1,0);
        tracep->declBus(c+3752,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_rev", false,-1, 1,0);
        tracep->declBus(c+1038,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_d", false,-1, 31,0);
        tracep->declBus(c+3647,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_q", false,-1, 31,0);
        tracep->declBit(c+3409,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_en", false,-1);
        tracep->declBus(c+4524,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_d", false,-1, 31,0);
        tracep->declBus(c+3648,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_q", false,-1, 31,0);
        tracep->declBit(c+3410,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_en", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_addr", false,-1, 31,0);
        tracep->declBus(c+1038,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr", false,-1, 31,0);
        tracep->declBus(c+976,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_w_aligned", false,-1, 31,0);
        tracep->declBit(c+1039,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_or_pmp_err", false,-1);
        tracep->declBit(c+1040,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_valid", false,-1);
        tracep->declBus(c+4525,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_addr", false,-1, 31,0);
        tracep->declBit(c+3753,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_ready", false,-1);
        tracep->declBit(c+985,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_clear", false,-1);
        tracep->declBus(c+3754,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_busy", false,-1, 1,0);
        tracep->declBit(c+1019,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_raw", false,-1);
        tracep->declBus(c+3401,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_next", false,-1, 31,0);
        tracep->declBit(c+985,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_or_mispredict", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_predicted_branch", false,-1);
        tracep->declBus(c+3401,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_addr_next", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rst_ni", false,-1);
        tracep->declBit(c+985,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clear_i", false,-1);
        tracep->declBus(c+3754,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i busy_o", false,-1, 1,0);
        tracep->declBit(c+1040,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_valid_i", false,-1);
        tracep->declBus(c+4525,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_addr_i", false,-1, 31,0);
        tracep->declBus(c+977,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_rdata_i", false,-1, 31,0);
        tracep->declBit(c+1039,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_err_i", false,-1);
        tracep->declBit(c+1019,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_valid_o", false,-1);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_ready_i", false,-1);
        tracep->declBus(c+3637,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_o", false,-1, 31,0);
        tracep->declBus(c+3401,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_next_o", false,-1, 31,0);
        tracep->declBus(c+1020,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_rdata_o", false,-1, 31,0);
        tracep->declBit(c+1021,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_o", false,-1);
        tracep->declBit(c+4522,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_plus2_o", false,-1);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i DEPTH", false,-1, 31,0);
        tracep->declArray(c+1041,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d", false,-1, 95,0);
        tracep->declArray(c+3649,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q", false,-1, 95,0);
        tracep->declBus(c+1044,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_d", false,-1, 2,0);
        tracep->declBus(c+3652,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_q", false,-1, 2,0);
        tracep->declBus(c+1045,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_d", false,-1, 2,0);
        tracep->declBus(c+3755,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_q", false,-1, 2,0);
        tracep->declBus(c+3756,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i lowest_free_entry", false,-1, 2,0);
        tracep->declBus(c+1046,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_pushed", false,-1, 2,0);
        tracep->declBus(c+1047,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_popped", false,-1, 2,0);
        tracep->declBus(c+1048,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i entry_en", false,-1, 2,0);
        tracep->declBit(c+1049,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i pop_fifo", false,-1);
        tracep->declBus(c+1050,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata", false,-1, 31,0);
        tracep->declBus(c+4526,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_unaligned", false,-1, 31,0);
        tracep->declBit(c+1051,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err", false,-1);
        tracep->declBit(c+4527,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_unaligned", false,-1);
        tracep->declBit(c+4528,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_plus2", false,-1);
        tracep->declBit(c+1052,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid", false,-1);
        tracep->declBit(c+3411,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_unaligned", false,-1);
        tracep->declBit(c+1053,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i aligned_is_compressed", false,-1);
        tracep->declBit(c+1054,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unaligned_is_compressed", false,-1);
        tracep->declBit(c+1055,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i addr_incr_two", false,-1);
        tracep->declBus(c+3402,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_next", false,-1, 31,1);
        tracep->declBus(c+4529,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_d", false,-1, 31,1);
        tracep->declBus(c+3653,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_q", false,-1, 31,1);
        tracep->declBit(c+1056,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_en", false,-1);
        tracep->declBit(c+4530,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unused_addr_in", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32E", false,-1);
        tracep->declBus(c+4659,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32M", false,-1, 31,0);
        tracep->declBus(c+4660,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32B", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core id_stage_i DataIndTiming", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchTargetALU", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core id_stage_i SpecBranch", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core id_stage_i WritebackStage", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchPredictor", false,-1);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core id_stage_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rst_ni", false,-1);
        tracep->declBit(c+4348,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ctrl_busy_o", false,-1);
        tracep->declBit(c+3434,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_o", false,-1);
        tracep->declBit(c+4241,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_i", false,-1);
        tracep->declBus(c+3630,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+3631,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBus(c+3632,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_c_i", false,-1, 15,0);
        tracep->declBit(c+3633,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+4258,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_req_o", false,-1);
        tracep->declBit(c+4243,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle_id_o", false,-1);
        tracep->declBit(c+4505,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_in_ready_o", false,-1);
        tracep->declBit(c+4242,"Azadi_top_verilator top_verilator u_top u_core id_stage_i icache_inval_o", false,-1);
        tracep->declBit(c+4366,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_decision_i", false,-1);
        tracep->declBit(c+985,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_o", false,-1);
        tracep->declBit(c+986,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_spec_o", false,-1);
        tracep->declBus(c+4244,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+4245,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+4443,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_cause_o", false,-1, 5,0);
        tracep->declBit(c+3636,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+3634,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+3635,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+3638,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+4257,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ex_valid_i", false,-1);
        tracep->declBit(c+1000,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBus(c+4248,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator_ex_o", false,-1, 5,0);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b_ex_o", false,-1, 31,0);
        tracep->declBus(c+984,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_we_ex_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+4371+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_d_ex_i", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+3757+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q_ex_o", true,(i+0), 33,0);}}
        tracep->declBus(c+4510,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_operand_o", false,-1, 31,0);
        tracep->declBus(c+3666,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_operand_o", false,-1, 31,0);
        tracep->declBit(c+3429,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_ex_o", false,-1);
        tracep->declBit(c+993,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_ex_o", false,-1);
        tracep->declBit(c+4249,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_sel_ex_o", false,-1);
        tracep->declBit(c+4250,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_sel_ex_o", false,-1);
        tracep->declBus(c+4251,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator_ex_o", false,-1, 1,0);
        tracep->declBus(c+4252,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode_ex_o", false,-1, 1,0);
        tracep->declBus(c+4511,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+4512,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_b_ex_o", false,-1, 31,0);
        tracep->declBit(c+994,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_ready_id_o", false,-1);
        tracep->declBit(c+4253,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_access_o", false,-1);
        tracep->declBus(c+4254,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+995,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_en_o", false,-1);
        tracep->declBit(c+4349,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_if_o", false,-1);
        tracep->declBit(c+4260,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_id_o", false,-1);
        tracep->declBit(c+4261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_wb_o", false,-1);
        tracep->declBit(c+4262,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+4263,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+4350,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_cause_o", false,-1);
        tracep->declBus(c+4264,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+3739,"Azadi_top_verilator top_verilator u_top u_core id_stage_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+3738,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+996,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_csr_insn_i", false,-1);
        tracep->declBit(c+3676,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_ind_timing_i", false,-1);
        tracep->declBit(c+997,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_o", false,-1);
        tracep->declBit(c+4240,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we_o", false,-1);
        tracep->declBus(c+4255,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type_o", false,-1, 1,0);
        tracep->declBit(c+4256,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext_o", false,-1);
        tracep->declBus(c+4512,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_wdata_o", false,-1, 31,0);
        tracep->declBit(c+998,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_done_i", false,-1);
        tracep->declBit(c+3680,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_incr_req_i", false,-1);
        tracep->declBus(c+3681,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+3686,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+4235,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_pending_i", false,-1);
        tracep->declBus(c+4236,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i", false,-1, 17,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_nm_i", false,-1);
        tracep->declBit(c+3685,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nmi_mode_o", false,-1);
        tracep->declBit(c+987,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_load_err_i", false,-1);
        tracep->declBit(c+988,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_store_err_i", false,-1);
        tracep->declBit(c+3741,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_mode_o", false,-1);
        tracep->declBus(c+4354,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+4355,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_csr_save_o", false,-1);
        tracep->declBit(c+582,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_req_i", false,-1);
        tracep->declBit(c+3742,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_single_step_i", false,-1);
        tracep->declBit(c+3743,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+3744,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+3745,"Azadi_top_verilator top_verilator u_top u_core id_stage_i trigger_match_i", false,-1);
        tracep->declBus(c+992,"Azadi_top_verilator top_verilator u_top u_core id_stage_i result_ex_i", false,-1, 31,0);
        tracep->declBus(c+4444,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+3640,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+4507,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_i", false,-1, 31,0);
        tracep->declBus(c+3641,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+4508,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_i", false,-1, 31,0);
        tracep->declBit(c+4246,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a_o", false,-1);
        tracep->declBit(c+4247,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b_o", false,-1);
        tracep->declBus(c+3644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_id_o", false,-1, 4,0);
        tracep->declBus(c+4509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_id_o", false,-1, 31,0);
        tracep->declBit(c+991,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_id_o", false,-1);
        tracep->declBit(c+3645,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_a_wb_match_o", false,-1);
        tracep->declBit(c+3646,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_b_wb_match_o", false,-1);
        tracep->declBus(c+3642,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_wb_i", false,-1, 4,0);
        tracep->declBus(c+3643,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_fwd_wb_i", false,-1, 31,0);
        tracep->declBit(c+3683,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_write_wb_i", false,-1);
        tracep->declBit(c+1002,"Azadi_top_verilator top_verilator u_top u_core id_stage_i en_wb_o", false,-1);
        tracep->declBus(c+4259,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_type_wb_o", false,-1, 1,0);
        tracep->declBit(c+4504,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_perf_count_id_o", false,-1);
        tracep->declBit(c+994,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ready_wb_i", false,-1);
        tracep->declBit(c+3684,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_load_wb_i", false,-1);
        tracep->declBit(c+4513,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_store_wb_i", false,-1);
        tracep->declBit(c+1010,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_jump_o", false,-1);
        tracep->declBit(c+1011,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_branch_o", false,-1);
        tracep->declBit(c+1012,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_tbranch_o", false,-1);
        tracep->declBit(c+3431,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_dside_wait_o", false,-1);
        tracep->declBit(c+3432,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_mul_wait_o", false,-1);
        tracep->declBit(c+3433,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_div_wait_o", false,-1);
        tracep->declBit(c+1008,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_id_done_o", false,-1);
        tracep->declBit(c+4267,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_dec", false,-1);
        tracep->declBit(c+4268,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ebrk_insn", false,-1);
        tracep->declBit(c+4269,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mret_insn_dec", false,-1);
        tracep->declBit(c+4270,"Azadi_top_verilator top_verilator u_top u_core id_stage_i dret_insn_dec", false,-1);
        tracep->declBit(c+4271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ecall_insn_dec", false,-1);
        tracep->declBit(c+4272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wfi_insn_dec", false,-1);
        tracep->declBit(c+1057,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wb_exception", false,-1);
        tracep->declBit(c+4273,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_in_dec", false,-1);
        tracep->declBit(c+1058,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_spec", false,-1);
        tracep->declBit(c+1058,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_spec", false,-1);
        tracep->declBit(c+1059,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set", false,-1);
        tracep->declBit(c+1059,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_d", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_not_set", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_taken", false,-1);
        tracep->declBit(c+4274,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_in_dec", false,-1);
        tracep->declBit(c+4275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set_dec", false,-1);
        tracep->declBit(c+1060,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set", false,-1);
        tracep->declBit(c+4243,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle", false,-1);
        tracep->declBit(c+1061,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_executing", false,-1);
        tracep->declBit(c+1002,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_done", false,-1);
        tracep->declBit(c+4276,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_run", false,-1);
        tracep->declBit(c+4277,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_ld_hz", false,-1);
        tracep->declBit(c+1062,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_mem", false,-1);
        tracep->declBit(c+1063,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_multdiv", false,-1);
        tracep->declBit(c+1064,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_branch", false,-1);
        tracep->declBit(c+1065,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_jump", false,-1);
        tracep->declBit(c+1066,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_id", false,-1);
        tracep->declBit(c+1067,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_wb", false,-1);
        tracep->declBit(c+4356,"Azadi_top_verilator top_verilator u_top u_core id_stage_i flush_id", false,-1);
        tracep->declBit(c+1068,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multicycle_done", false,-1);
        tracep->declBus(c+3654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_i_type", false,-1, 31,0);
        tracep->declBus(c+3655,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_s_type", false,-1, 31,0);
        tracep->declBus(c+3656,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_type", false,-1, 31,0);
        tracep->declBus(c+3657,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_u_type", false,-1, 31,0);
        tracep->declBus(c+3658,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_j_type", false,-1, 31,0);
        tracep->declBus(c+3659,"Azadi_top_verilator top_verilator u_top u_core id_stage_i zimm_rs1_type", false,-1, 31,0);
        tracep->declBus(c+3667,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a", false,-1, 31,0);
        tracep->declBus(c+3668,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b", false,-1, 31,0);
        tracep->declBit(c+4278,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_sel", false,-1);
        tracep->declBit(c+4279,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_dec", false,-1);
        tracep->declBit(c+1069,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_raw", false,-1);
        tracep->declBit(c+4246,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a", false,-1);
        tracep->declBit(c+4247,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b", false,-1);
        tracep->declBus(c+4511,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_fwd", false,-1, 31,0);
        tracep->declBus(c+4512,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_fwd", false,-1, 31,0);
        tracep->declBus(c+4248,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator", false,-1, 5,0);
        tracep->declBus(c+4280,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+4281,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel_dec", false,-1, 1,0);
        tracep->declBit(c+4531,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel", false,-1);
        tracep->declBit(c+4282,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel_dec", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_multicycle_dec", false,-1);
        tracep->declBit(c+2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_alu", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+3761+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q", true,(i+0), 33,0);}}
        tracep->declBus(c+4283,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+4284,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_mux_sel", false,-1, 2,0);
        tracep->declBit(c+4285,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a_mux_sel", false,-1);
        tracep->declBus(c+4286,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel", false,-1, 2,0);
        tracep->declBus(c+4287,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel_dec", false,-1, 2,0);
        tracep->declBit(c+3429,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_id", false,-1);
        tracep->declBit(c+4288,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_dec", false,-1);
        tracep->declBit(c+993,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_id", false,-1);
        tracep->declBit(c+4289,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_dec", false,-1);
        tracep->declBit(c+4290,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_en_dec", false,-1);
        tracep->declBus(c+4251,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator", false,-1, 1,0);
        tracep->declBus(c+4252,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode", false,-1, 1,0);
        tracep->declBit(c+4240,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we", false,-1);
        tracep->declBus(c+4255,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type", false,-1, 1,0);
        tracep->declBit(c+4256,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext", false,-1);
        tracep->declBit(c+997,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req", false,-1);
        tracep->declBit(c+4291,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_dec", false,-1);
        tracep->declBit(c+1070,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_req_allowed", false,-1);
        tracep->declBit(c+1071,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_pipe_flush", false,-1);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a", false,-1, 31,0);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b", false,-1, 31,0);
        tracep->declBit(c+3765,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_q", false,-1);
        tracep->declBit(c+1072,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_d", false,-1);
        tracep->declBit(c+3645,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+3646,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_b_wb_match", false,-1);
        tracep->declBit(c+3669,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_a_hz", false,-1);
        tracep->declBit(c+3670,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_b_hz", false,-1);
        tracep->declBit(c+1073,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem outstanding_memory_access", false,-1);
        tracep->declBit(c+1074,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem instr_kill", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32E", false,-1);
        tracep->declBus(c+4661,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32M", false,-1, 31,0);
        tracep->declBus(c+4662,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32B", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i BranchTargetALU", false,-1);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rst_ni", false,-1);
        tracep->declBit(c+4267,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn_o", false,-1);
        tracep->declBit(c+4268,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ebrk_insn_o", false,-1);
        tracep->declBit(c+4269,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mret_insn_o", false,-1);
        tracep->declBit(c+4270,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i dret_insn_o", false,-1);
        tracep->declBit(c+4271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ecall_insn_o", false,-1);
        tracep->declBit(c+4272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i wfi_insn_o", false,-1);
        tracep->declBit(c+4275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_set_o", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_taken_i", false,-1);
        tracep->declBit(c+4242,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i icache_inval_o", false,-1);
        tracep->declBit(c+4243,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_first_cycle_i", false,-1);
        tracep->declBus(c+3630,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+3631,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBit(c+3636,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+4285,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_a_mux_sel_o", false,-1);
        tracep->declBus(c+4287,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+4283,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_a_mux_sel_o", false,-1, 1,0);
        tracep->declBus(c+4284,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+3654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_i_type_o", false,-1, 31,0);
        tracep->declBus(c+3655,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_s_type_o", false,-1, 31,0);
        tracep->declBus(c+3656,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_type_o", false,-1, 31,0);
        tracep->declBus(c+3657,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_u_type_o", false,-1, 31,0);
        tracep->declBus(c+3658,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_j_type_o", false,-1, 31,0);
        tracep->declBus(c+3659,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i zimm_rs1_type_o", false,-1, 31,0);
        tracep->declBit(c+4278,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_wdata_sel_o", false,-1);
        tracep->declBit(c+4279,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we_o", false,-1);
        tracep->declBus(c+3640,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+3641,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+3644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_waddr_o", false,-1, 4,0);
        tracep->declBit(c+4246,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_a_o", false,-1);
        tracep->declBit(c+4247,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_b_o", false,-1);
        tracep->declBus(c+4248,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_operator_o", false,-1, 5,0);
        tracep->declBus(c+4281,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_a_mux_sel_o", false,-1, 1,0);
        tracep->declBit(c+4282,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_b_mux_sel_o", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_multicycle_o", false,-1);
        tracep->declBit(c+4288,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_en_o", false,-1);
        tracep->declBit(c+4289,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_en_o", false,-1);
        tracep->declBit(c+4249,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_sel_o", false,-1);
        tracep->declBit(c+4250,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_sel_o", false,-1);
        tracep->declBus(c+4251,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_operator_o", false,-1, 1,0);
        tracep->declBus(c+4252,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_signed_mode_o", false,-1, 1,0);
        tracep->declBit(c+4253,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_access_o", false,-1);
        tracep->declBus(c+4254,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+4291,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_req_o", false,-1);
        tracep->declBit(c+4240,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_we_o", false,-1);
        tracep->declBus(c+4255,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_type_o", false,-1, 1,0);
        tracep->declBit(c+4256,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_sign_extension_o", false,-1);
        tracep->declBit(c+4274,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_in_dec_o", false,-1);
        tracep->declBit(c+4273,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_in_dec_o", false,-1);
        tracep->declBit(c+4267,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_reg_rv32e", false,-1);
        tracep->declBit(c+4292,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_illegal", false,-1);
        tracep->declBit(c+4279,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we", false,-1);
        tracep->declBus(c+3630,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr", false,-1, 31,0);
        tracep->declBus(c+3631,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_alu", false,-1, 31,0);
        tracep->declBus(c+3660,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i unused_instr_alu", false,-1, 9,0);
        tracep->declBus(c+3640,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs1", false,-1, 4,0);
        tracep->declBus(c+3641,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs2", false,-1, 4,0);
        tracep->declBus(c+3661,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs3", false,-1, 4,0);
        tracep->declBus(c+3644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rd", false,-1, 4,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_d", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_q", false,-1);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op", false,-1, 1,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode", false,-1, 6,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode_alu", false,-1, 6,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i WritebackStage", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i BranchPredictor", false,-1);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i rst_ni", false,-1);
        tracep->declBit(c+4348,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_busy_o", false,-1);
        tracep->declBit(c+3434,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_i", false,-1);
        tracep->declBit(c+4271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_i", false,-1);
        tracep->declBit(c+4269,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn_i", false,-1);
        tracep->declBit(c+4270,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn_i", false,-1);
        tracep->declBit(c+4272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn_i", false,-1);
        tracep->declBit(c+4268,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_i", false,-1);
        tracep->declBit(c+1071,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush_i", false,-1);
        tracep->declBit(c+4241,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_i", false,-1);
        tracep->declBus(c+3630,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_i", false,-1, 31,0);
        tracep->declBus(c+3632,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_compressed_i", false,-1, 15,0);
        tracep->declBit(c+3633,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+3634,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+3635,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+3638,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+4505,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i id_in_ready_o", false,-1);
        tracep->declBit(c+4276,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i controller_run_o", false,-1);
        tracep->declBit(c+4258,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_req_o", false,-1);
        tracep->declBit(c+985,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_o", false,-1);
        tracep->declBit(c+986,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_spec_o", false,-1);
        tracep->declBus(c+4244,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+4245,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+4443,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_cause_o", false,-1, 5,0);
        tracep->declBus(c+3681,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+987,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_i", false,-1);
        tracep->declBit(c+988,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_i", false,-1);
        tracep->declBit(c+1057,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wb_exception_o", false,-1);
        tracep->declBit(c+1059,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_i", false,-1);
        tracep->declBit(c+1058,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_spec_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_not_set_i", false,-1);
        tracep->declBit(c+1060,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i jump_set_i", false,-1);
        tracep->declBit(c+3686,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+4235,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_pending_i", false,-1);
        tracep->declBus(c+4236,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i", false,-1, 17,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_nm_i", false,-1);
        tracep->declBit(c+3685,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_o", false,-1);
        tracep->declBit(c+582,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_req_i", false,-1);
        tracep->declBus(c+4354,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+4355,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_csr_save_o", false,-1);
        tracep->declBit(c+3741,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_o", false,-1);
        tracep->declBit(c+3742,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_single_step_i", false,-1);
        tracep->declBit(c+3743,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+3744,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+3745,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i trigger_match_i", false,-1);
        tracep->declBit(c+4349,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_if_o", false,-1);
        tracep->declBit(c+4260,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_id_o", false,-1);
        tracep->declBit(c+4261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_wb_o", false,-1);
        tracep->declBit(c+4262,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+4263,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+4350,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_cause_o", false,-1);
        tracep->declBus(c+4264,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+3739,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+3738,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+1066,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_id_i", false,-1);
        tracep->declBit(c+1067,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_wb_i", false,-1);
        tracep->declBit(c+4356,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id_o", false,-1);
        tracep->declBit(c+994,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ready_wb_i", false,-1);
        tracep->declBit(c+1010,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_jump_o", false,-1);
        tracep->declBit(c+1012,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_tbranch_o", false,-1);
        tracep->declBus(c+4296,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_cs", false,-1, 3,0);
        tracep->declBus(c+1075,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_ns", false,-1, 3,0);
        tracep->declBit(c+3685,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_q", false,-1);
        tracep->declBit(c+4297,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_d", false,-1);
        tracep->declBit(c+3741,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_q", false,-1);
        tracep->declBit(c+4357,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_d", false,-1);
        tracep->declBit(c+3766,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_q", false,-1);
        tracep->declBit(c+987,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_d", false,-1);
        tracep->declBit(c+3767,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_q", false,-1);
        tracep->declBit(c+988,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_d", false,-1);
        tracep->declBit(c+3768,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_q", false,-1);
        tracep->declBit(c+1076,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_d", false,-1);
        tracep->declBit(c+3769,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_q", false,-1);
        tracep->declBit(c+1077,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_d", false,-1);
        tracep->declBit(c+4298,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_prio", false,-1);
        tracep->declBit(c+4299,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_prio", false,-1);
        tracep->declBit(c+4300,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_prio", false,-1);
        tracep->declBit(c+4301,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_prio", false,-1);
        tracep->declBit(c+4302,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_prio", false,-1);
        tracep->declBit(c+4303,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_prio", false,-1);
        tracep->declBit(c+1078,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall", false,-1);
        tracep->declBit(c+1079,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i halt_if", false,-1);
        tracep->declBit(c+1080,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i retain_id", false,-1);
        tracep->declBit(c+4356,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id", false,-1);
        tracep->declBit(c+4532,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_dret", false,-1);
        tracep->declBit(c+4533,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_umode", false,-1);
        tracep->declBit(c+1081,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_lsu", false,-1);
        tracep->declBit(c+1082,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_all", false,-1);
        tracep->declBit(c+4304,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_branch", false,-1);
        tracep->declBit(c+4358,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i enter_debug_mode", false,-1);
        tracep->declBit(c+3770,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebreak_into_debug", false,-1);
        tracep->declBit(c+4237,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i handle_irq", false,-1);
        tracep->declBus(c+4238,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mfip_id", false,-1, 3,0);
        tracep->declBit(c+4239,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i unused_irq_timer", false,-1);
        tracep->declBit(c+4305,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn", false,-1);
        tracep->declBit(c+4306,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn", false,-1);
        tracep->declBit(c+4307,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn", false,-1);
        tracep->declBit(c+4308,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn", false,-1);
        tracep->declBit(c+4309,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn", false,-1);
        tracep->declBit(c+1083,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush", false,-1);
        tracep->declBit(c+4310,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err", false,-1);
        tracep->declBus(c+4663,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32M", false,-1, 31,0);
        tracep->declBus(c+4664,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32B", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core ex_block_i BranchTargetALU", false,-1);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core ex_block_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core ex_block_i rst_ni", false,-1);
        tracep->declBus(c+4248,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operator_i", false,-1, 5,0);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+4243,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_instr_first_cycle_i", false,-1);
        tracep->declBus(c+4510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_a_operand_i", false,-1, 31,0);
        tracep->declBus(c+3666,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_b_operand_i", false,-1, 31,0);
        tracep->declBus(c+4251,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operator_i", false,-1, 1,0);
        tracep->declBit(c+3429,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_en_i", false,-1);
        tracep->declBit(c+993,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_en_i", false,-1);
        tracep->declBit(c+4249,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_sel_i", false,-1);
        tracep->declBit(c+4250,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_sel_i", false,-1);
        tracep->declBus(c+4252,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+4511,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+4512,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+994,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_ready_id_i", false,-1);
        tracep->declBit(c+3676,"Azadi_top_verilator top_verilator u_top u_core ex_block_i data_ind_timing_i", false,-1);
        tracep->declBus(c+984,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_we_o", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+4375+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_d_o", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+3771+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_q_i", true,(i+0), 33,0);}}
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ex_o", false,-1, 31,0);
        tracep->declBus(c+992,"Azadi_top_verilator top_verilator u_top u_core ex_block_i result_ex_o", false,-1, 31,0);
        tracep->declBus(c+4365,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_target_o", false,-1, 31,0);
        tracep->declBit(c+4366,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_decision_o", false,-1);
        tracep->declBit(c+4257,"Azadi_top_verilator top_verilator u_top u_core ex_block_i ex_valid_o", false,-1);
        tracep->declBus(c+4379,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_result", false,-1, 31,0);
        tracep->declBus(c+4534,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_result", false,-1, 31,0);
        tracep->declQuad(c+4535,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_b", false,-1, 32,0);
        tracep->declQuad(c+4311,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_a", false,-1, 32,0);
        tracep->declQuad(c+4380,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ext", false,-1, 33,0);
        tracep->declBit(c+4366,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_cmp_result", false,-1);
        tracep->declBit(c+4382,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_is_equal_result", false,-1);
        tracep->declBit(c+4537,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_valid", false,-1);
        tracep->declBit(c+4313,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_sel", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3775+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_q", true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_d", true,(i+0), 31,0);}}
        tracep->declBus(c+4665,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_we", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+4383+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_d", true,(i+0), 33,0);}}
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_we", false,-1, 1,0);
        tracep->declQuad(c+4387,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_branch_target_alu bt_alu_result", false,-1, 32,0);
        tracep->declBit(c+4389,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_branch_target_alu unused_bt_carry", false,-1);
        tracep->declBus(c+4666,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i RV32B", false,-1, 31,0);
        tracep->declBus(c+4248,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operator_i", false,-1, 5,0);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_i", false,-1, 31,0);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_i", false,-1, 31,0);
        tracep->declBit(c+4243,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i instr_first_cycle_i", false,-1);
        tracep->declQuad(c+4311,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_a_i", false,-1, 32,0);
        tracep->declQuad(c+4535,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_b_i", false,-1, 32,0);
        tracep->declBit(c+4313,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_sel_i", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3777+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_q_i", true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+5+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_d_o", true,(i+0), 31,0);}}
        tracep->declBus(c+4665,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_we_o", false,-1, 1,0);
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_o", false,-1, 31,0);
        tracep->declQuad(c+4380,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_ext_o", false,-1, 33,0);
        tracep->declBus(c+4379,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i result_o", false,-1, 31,0);
        tracep->declBit(c+4366,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i comparison_result_o", false,-1);
        tracep->declBit(c+4382,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal_result_o", false,-1);
        tracep->declBus(c+4390,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_rev", false,-1, 31,0);
        tracep->declQuad(c+4391,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_neg", false,-1, 32,0);
        tracep->declBit(c+4314,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_op_b_negate", false,-1);
        tracep->declQuad(c+4538,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_a", false,-1, 32,0);
        tracep->declQuad(c+4393,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_b", false,-1, 32,0);
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result", false,-1, 31,0);
        tracep->declBit(c+4382,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal", false,-1);
        tracep->declBit(c+4540,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_greater_equal", false,-1);
        tracep->declBit(c+4315,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_signed", false,-1);
        tracep->declBit(c+4366,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_result", false,-1);
        tracep->declBit(c+4316,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_left", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_ones", false,-1);
        tracep->declBit(c+4317,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_arith", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_funnel", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_sbmode", false,-1);
        tracep->declBus(c+4395,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt", false,-1, 5,0);
        tracep->declBus(c+4396,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt_compl", false,-1, 5,0);
        tracep->declBus(c+4397,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_operand", false,-1, 31,0);
        tracep->declQuad(c+4398,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_ext", false,-1, 32,0);
        tracep->declBit(c+4400,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_result_ext", false,-1);
        tracep->declBus(c+4401,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result", false,-1, 31,0);
        tracep->declBus(c+4402,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_rev", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_op", false,-1);
        tracep->declBus(c+4403,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_len", false,-1, 4,0);
        tracep->declBus(c+4404,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_off", false,-1, 4,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask", false,-1, 31,0);
        tracep->declBus(c+7,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask_rev", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_result", false,-1, 31,0);
        tracep->declBit(c+4318,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or", false,-1);
        tracep->declBit(c+4319,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and", false,-1);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_operand_b", false,-1, 31,0);
        tracep->declBus(c+4405,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or_result", false,-1, 31,0);
        tracep->declBus(c+4406,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and_result", false,-1, 31,0);
        tracep->declBus(c+4407,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_xor_result", false,-1, 31,0);
        tracep->declBus(c+4408,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_result", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_op_b_negate", false,-1);
        tracep->declBus(c+4667,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bitcnt_result", false,-1, 5,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i minmax_result", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i pack_result", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i sext_result", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i singlebit_result", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i rev_result", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shuffle_result", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i butterfly_result", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i clmul_result", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multicycle_result", false,-1, 31,0);
        tracep->declBit(c+4409,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_amt_compl", false,-1);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unnamedblk1 i", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3779+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_imd_val_q", true,(i+0), 31,0);}}
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_butterfly_result", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_invbutterfly_result", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i rst_ni", false,-1);
        tracep->declBit(c+3429,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i mult_en_i", false,-1);
        tracep->declBit(c+993,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i div_en_i", false,-1);
        tracep->declBit(c+4249,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i mult_sel_i", false,-1);
        tracep->declBit(c+4250,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i div_sel_i", false,-1);
        tracep->declBus(c+4251,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i operator_i", false,-1, 1,0);
        tracep->declBus(c+4252,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+4511,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_a_i", false,-1, 31,0);
        tracep->declBus(c+4512,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_b_i", false,-1, 31,0);
        tracep->declQuad(c+4380,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i alu_adder_ext_i", false,-1, 33,0);
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i alu_adder_i", false,-1, 31,0);
        tracep->declBit(c+4382,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i equal_to_zero_i", false,-1);
        tracep->declBit(c+3676,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i data_ind_timing_i", false,-1);
        tracep->declQuad(c+4311,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i alu_operand_a_o", false,-1, 32,0);
        tracep->declQuad(c+4535,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i alu_operand_b_o", false,-1, 32,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+3781+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i imd_val_q_i", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+4410+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i imd_val_d_o", true,(i+0), 33,0);}}
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i imd_val_we_o", false,-1, 1,0);
        tracep->declBit(c+994,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i multdiv_ready_id_i", false,-1);
        tracep->declBus(c+4534,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i multdiv_result_o", false,-1, 31,0);
        tracep->declBit(c+4537,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i valid_o", false,-1);
        tracep->declBus(c+3785,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i md_state_q", false,-1, 2,0);
        tracep->declBus(c+4414,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i md_state_d", false,-1, 2,0);
        tracep->declQuad(c+3786,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i accum_window_q", false,-1, 32,0);
        tracep->declQuad(c+4415,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i accum_window_d", false,-1, 32,0);
        tracep->declBit(c+3788,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i unused_imd_val0", false,-1);
        tracep->declBus(c+3789,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i unused_imd_val1", false,-1, 1,0);
        tracep->declQuad(c+4417,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i res_adder_l", false,-1, 32,0);
        tracep->declQuad(c+4419,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i res_adder_h", false,-1, 32,0);
        tracep->declBus(c+3790,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i multdiv_count_q", false,-1, 4,0);
        tracep->declBus(c+4421,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i multdiv_count_d", false,-1, 4,0);
        tracep->declQuad(c+3791,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_b_shift_q", false,-1, 32,0);
        tracep->declQuad(c+4422,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_b_shift_d", false,-1, 32,0);
        tracep->declQuad(c+3793,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_a_shift_q", false,-1, 32,0);
        tracep->declQuad(c+4424,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_a_shift_d", false,-1, 32,0);
        tracep->declQuad(c+4426,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_a_ext", false,-1, 32,0);
        tracep->declQuad(c+4428,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_b_ext", false,-1, 32,0);
        tracep->declQuad(c+3795,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i one_shift", false,-1, 32,0);
        tracep->declQuad(c+3797,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_a_bw_pp", false,-1, 32,0);
        tracep->declQuad(c+3799,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_a_bw_last_pp", false,-1, 32,0);
        tracep->declBus(c+3801,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i b_0", false,-1, 31,0);
        tracep->declBit(c+4430,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i sign_a", false,-1);
        tracep->declBit(c+4431,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i sign_b", false,-1);
        tracep->declQuad(c+4432,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i next_quotient", false,-1, 32,0);
        tracep->declBus(c+4434,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i next_remainder", false,-1, 31,0);
        tracep->declBus(c+3802,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_numerator_q", false,-1, 31,0);
        tracep->declBus(c+4435,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i op_numerator_d", false,-1, 31,0);
        tracep->declBit(c+4436,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i is_greater_equal", false,-1);
        tracep->declBit(c+4541,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i div_change_sign", false,-1);
        tracep->declBit(c+4430,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i rem_change_sign", false,-1);
        tracep->declBit(c+4437,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i div_by_zero_d", false,-1);
        tracep->declBit(c+3803,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i div_by_zero_q", false,-1);
        tracep->declBit(c+1085,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i multdiv_hold", false,-1);
        tracep->declBit(c+1086,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_slow multdiv_i multdiv_en", false,-1);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rst_ni", false,-1);
        tracep->declBit(c+1006,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_req_o", false,-1);
        tracep->declBit(c+980,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_gnt_i", false,-1);
        tracep->declBit(c+981,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rvalid_i", false,-1);
        tracep->declBit(c+983,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_err_i", false,-1);
        tracep->declBit(c+1087,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_pmp_err_i", false,-1);
        tracep->declBus(c+4360,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_o", false,-1, 31,0);
        tracep->declBit(c+4240,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_o", false,-1);
        tracep->declBus(c+4359,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be_o", false,-1, 3,0);
        tracep->declBus(c+4503,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+982,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+4240,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_we_i", false,-1);
        tracep->declBus(c+4255,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_type_i", false,-1, 1,0);
        tracep->declBus(c+4512,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_wdata_i", false,-1, 31,0);
        tracep->declBit(c+4256,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_sign_ext_i", false,-1);
        tracep->declBus(c+990,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_o", false,-1, 31,0);
        tracep->declBit(c+3407,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_valid_o", false,-1);
        tracep->declBit(c+997,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_i", false,-1);
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i adder_result_ex_i", false,-1, 31,0);
        tracep->declBit(c+3680,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_incr_req_o", false,-1);
        tracep->declBus(c+3681,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_o", false,-1, 31,0);
        tracep->declBit(c+998,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_done_o", false,-1);
        tracep->declBit(c+1000,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_resp_valid_o", false,-1);
        tracep->declBit(c+987,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i load_err_o", false,-1);
        tracep->declBit(c+988,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i store_err_o", false,-1);
        tracep->declBit(c+3682,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i busy_o", false,-1);
        tracep->declBit(c+1013,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_load_o", false,-1);
        tracep->declBit(c+1014,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_store_o", false,-1);
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr", false,-1, 31,0);
        tracep->declBus(c+4360,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_w_aligned", false,-1, 31,0);
        tracep->declBus(c+3681,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_q", false,-1, 31,0);
        tracep->declBit(c+1088,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_update", false,-1);
        tracep->declBit(c+1089,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ctrl_update", false,-1);
        tracep->declBit(c+1090,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_update", false,-1);
        tracep->declBus(c+3804,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_q", false,-1, 31,8);
        tracep->declBus(c+3805,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_offset_q", false,-1, 1,0);
        tracep->declBus(c+3806,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_type_q", false,-1, 1,0);
        tracep->declBit(c+3807,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_sign_ext_q", false,-1);
        tracep->declBit(c+3808,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_q", false,-1);
        tracep->declBus(c+4438,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_offset", false,-1, 1,0);
        tracep->declBus(c+4359,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be", false,-1, 3,0);
        tracep->declBus(c+4503,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata", false,-1, 31,0);
        tracep->declBus(c+990,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_ext", false,-1, 31,0);
        tracep->declBus(c+3412,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_w_ext", false,-1, 31,0);
        tracep->declBus(c+3413,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_h_ext", false,-1, 31,0);
        tracep->declBus(c+3414,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_b_ext", false,-1, 31,0);
        tracep->declBit(c+4439,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i split_misaligned_access", false,-1);
        tracep->declBit(c+3809,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_q", false,-1);
        tracep->declBit(c+1091,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_d", false,-1);
        tracep->declBit(c+3810,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_q", false,-1);
        tracep->declBit(c+1092,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_d", false,-1);
        tracep->declBit(c+3811,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_q", false,-1);
        tracep->declBit(c+1093,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_d", false,-1);
        tracep->declBit(c+1094,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_or_pmp_err", false,-1);
        tracep->declBus(c+3812,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_cs", false,-1, 2,0);
        tracep->declBus(c+1095,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_ns", false,-1, 2,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i WritebackStage", false,-1);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rst_ni", false,-1);
        tracep->declBit(c+1002,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i en_wb_i", false,-1);
        tracep->declBus(c+4259,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_type_wb_i", false,-1, 1,0);
        tracep->declBus(c+3638,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+3633,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_is_compressed_id_i", false,-1);
        tracep->declBit(c+4504,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_perf_count_id_i", false,-1);
        tracep->declBit(c+994,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i ready_wb_o", false,-1);
        tracep->declBit(c+3683,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_write_wb_o", false,-1);
        tracep->declBit(c+3684,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_load_wb_o", false,-1);
        tracep->declBit(c+4513,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_store_wb_o", false,-1);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_wb_o", false,-1, 31,0);
        tracep->declBit(c+1009,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_wb_o", false,-1);
        tracep->declBit(c+3400,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_compressed_wb_o", false,-1);
        tracep->declBus(c+3644,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_id_i", false,-1, 4,0);
        tracep->declBus(c+4509,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_id_i", false,-1, 31,0);
        tracep->declBit(c+991,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_id_i", false,-1);
        tracep->declBus(c+990,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_lsu_i", false,-1, 31,0);
        tracep->declBit(c+3407,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_lsu_i", false,-1);
        tracep->declBus(c+3643,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_fwd_wb_o", false,-1, 31,0);
        tracep->declBus(c+3642,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBus(c+989,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_o", false,-1, 31,0);
        tracep->declBit(c+3406,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_wb_o", false,-1);
        tracep->declBit(c+1000,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBit(c+1001,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_err_i", false,-1);
        tracep->declBit(c+3408,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_done_wb_o", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3403+i*1,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux", true,(i+0), 31,0);}}
        tracep->declBus(c+3415,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux_we", false,-1, 1,0);
        tracep->declBus(c+3643,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_wdata_wb_q", false,-1, 31,0);
        tracep->declBit(c+3662,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_we_wb_q", false,-1);
        tracep->declBus(c+3642,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_waddr_wb_q", false,-1, 4,0);
        tracep->declBit(c+1096,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_done", false,-1);
        tracep->declBit(c+3813,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_valid_q", false,-1);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_pc_q", false,-1, 31,0);
        tracep->declBit(c+3663,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_compressed_q", false,-1);
        tracep->declBit(c+3664,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_count_q", false,-1);
        tracep->declBus(c+3665,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_instr_type_q", false,-1, 1,0);
        tracep->declBit(c+3416,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_valid_d", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgTriggerEn", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DataIndTiming", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DummyInstructions", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ShadowCSR", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ICache", false,-1);
        tracep->declBus(c+4649,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPEnable", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPNumRegions", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32E", false,-1);
        tracep->declBus(c+4668,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32M", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i rst_ni", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i hart_id_i", false,-1, 31,0);
        tracep->declBus(c+3739,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_id_o", false,-1, 1,0);
        tracep->declBus(c+4351,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_if_o", false,-1, 1,0);
        tracep->declBus(c+3740,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_lsu_o", false,-1, 1,0);
        tracep->declBit(c+3738,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_tw_o", false,-1);
        tracep->declBus(c+3737,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_o", false,-1, 31,0);
        tracep->declBit(c+1007,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_init_i", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+4253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_access_i", false,-1);
        tracep->declBus(c+4370,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr_i", false,-1, 11,0);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_i", false,-1, 31,0);
        tracep->declBus(c+4254,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_i", false,-1, 1,0);
        tracep->declBit(c+995,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_en_i", false,-1);
        tracep->declBus(c+4444,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_software_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_timer_i", false,-1);
        tracep->declBit(c+102,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_external_i", false,-1);
        tracep->declBus(c+4645,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+3685,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i nmi_mode_i", false,-1);
        tracep->declBit(c+4235,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_pending_o", false,-1);
        tracep->declBus(c+4236,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o", false,-1, 17,0);
        tracep->declBit(c+3686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_mie_o", false,-1);
        tracep->declBus(c+3687,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mepc_o", false,-1, 31,0);
        tracep->declBus(c+3814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0)", false,-1, 5,0);
        tracep->declBus(c+3815,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(1)", false,-1, 5,0);
        tracep->declBus(c+3816,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(2)", false,-1, 5,0);
        tracep->declBus(c+3817,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(3)", false,-1, 5,0);
        tracep->declBus(c+3818,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(4)", false,-1, 5,0);
        tracep->declBus(c+3819,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(5)", false,-1, 5,0);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(6)", false,-1, 5,0);
        tracep->declBus(c+3821,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(7)", false,-1, 5,0);
        tracep->declBus(c+3822,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(8)", false,-1, 5,0);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(9)", false,-1, 5,0);
        tracep->declBus(c+3824,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(10)", false,-1, 5,0);
        tracep->declBus(c+3825,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(11)", false,-1, 5,0);
        tracep->declBus(c+3826,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(12)", false,-1, 5,0);
        tracep->declBus(c+3827,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(13)", false,-1, 5,0);
        tracep->declBus(c+3828,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(14)", false,-1, 5,0);
        tracep->declBus(c+3829,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(15)", false,-1, 5,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declQuad(c+3830+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_addr_o", true,(i+0), 33,0);}}
        tracep->declBit(c+3741,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_mode_i", false,-1);
        tracep->declBus(c+4354,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_cause_i", false,-1, 2,0);
        tracep->declBit(c+4355,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_csr_save_i", false,-1);
        tracep->declBus(c+3688,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_depc_o", false,-1, 31,0);
        tracep->declBit(c+3742,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_single_step_o", false,-1);
        tracep->declBit(c+3743,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreakm_o", false,-1);
        tracep->declBit(c+3744,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreaku_o", false,-1);
        tracep->declBit(c+3745,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i trigger_match_o", false,-1);
        tracep->declBus(c+3637,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_if_i", false,-1, 31,0);
        tracep->declBus(c+3638,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_id_i", false,-1, 31,0);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_wb_i", false,-1, 31,0);
        tracep->declBit(c+3676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i data_ind_timing_o", false,-1);
        tracep->declBit(c+3677,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_en_o", false,-1);
        tracep->declBus(c+3678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_mask_o", false,-1, 2,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_en_o", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_o", false,-1, 31,0);
        tracep->declBit(c+3679,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i icache_enable_o", false,-1);
        tracep->declBit(c+1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_shadow_err_o", false,-1);
        tracep->declBit(c+4349,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_if_i", false,-1);
        tracep->declBit(c+4260,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_id_i", false,-1);
        tracep->declBit(c+4261,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_wb_i", false,-1);
        tracep->declBit(c+4262,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_mret_i", false,-1);
        tracep->declBit(c+4263,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_dret_i", false,-1);
        tracep->declBit(c+4350,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_cause_i", false,-1);
        tracep->declBus(c+4443,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mcause_i", false,-1, 5,0);
        tracep->declBus(c+4264,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtval_i", false,-1, 31,0);
        tracep->declBit(c+996,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_insn_o", false,-1);
        tracep->declBit(c+1009,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_i", false,-1);
        tracep->declBit(c+3400,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_compressed_i", false,-1);
        tracep->declBit(c+3430,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i iside_wait_i", false,-1);
        tracep->declBit(c+1010,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i jump_i", false,-1);
        tracep->declBit(c+1011,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_i", false,-1);
        tracep->declBit(c+1012,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_taken_i", false,-1);
        tracep->declBit(c+1013,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_load_i", false,-1);
        tracep->declBit(c+1014,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_store_i", false,-1);
        tracep->declBit(c+3431,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dside_wait_i", false,-1);
        tracep->declBit(c+3432,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mul_wait_i", false,-1);
        tracep->declBit(c+3433,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i div_wait_i", false,-1);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32MEnabled", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPAddrWidth", false,-1, 31,0);
        tracep->declBus(c+4670,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MISA_VALUE", false,-1, 31,0);
        tracep->declBus(c+4491,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i exception_pc", false,-1, 31,0);
        tracep->declBus(c+3739,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_q", false,-1, 1,0);
        tracep->declBus(c+4351,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_d", false,-1, 1,0);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q", false,-1, 5,0);
        tracep->declBus(c+1097,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_err", false,-1);
        tracep->declBit(c+1098,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_en", false,-1);
        tracep->declBus(c+3863,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q", false,-1, 17,0);
        tracep->declBus(c+4449,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d", false,-1, 17,0);
        tracep->declBit(c+1099,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_en", false,-1);
        tracep->declBus(c+3864,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_q", false,-1, 31,0);
        tracep->declBit(c+1100,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_en", false,-1);
        tracep->declBus(c+3687,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_q", false,-1, 31,0);
        tracep->declBus(c+4492,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_d", false,-1, 31,0);
        tracep->declBit(c+1101,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_en", false,-1);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_q", false,-1, 5,0);
        tracep->declBus(c+4493,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_d", false,-1, 5,0);
        tracep->declBit(c+1102,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_en", false,-1);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_q", false,-1, 31,0);
        tracep->declBus(c+4494,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_d", false,-1, 31,0);
        tracep->declBit(c+1103,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_en", false,-1);
        tracep->declBus(c+3737,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_q", false,-1, 31,0);
        tracep->declBus(c+4542,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_d", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_err", false,-1);
        tracep->declBit(c+1104,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_en", false,-1);
        tracep->declBus(c+103,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip", false,-1, 17,0);
        tracep->declBus(c+3867,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q", false,-1, 31,0);
        tracep->declBus(c+1105,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d", false,-1, 31,0);
        tracep->declBit(c+1106,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_en", false,-1);
        tracep->declBus(c+3688,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_q", false,-1, 31,0);
        tracep->declBus(c+4495,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_d", false,-1, 31,0);
        tracep->declBit(c+1107,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_en", false,-1);
        tracep->declBus(c+3868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_q", false,-1, 31,0);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_q", false,-1, 31,0);
        tracep->declBit(c+1108,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_en", false,-1);
        tracep->declBit(c+1109,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_en", false,-1);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_q", false,-1, 2,0);
        tracep->declBus(c+3871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_d", false,-1, 2,0);
        tracep->declBit(c+4496,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_en", false,-1);
        tracep->declBus(c+3872,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_q", false,-1, 31,0);
        tracep->declBus(c+3687,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_d", false,-1, 31,0);
        tracep->declBus(c+3873,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_q", false,-1, 5,0);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_d", false,-1, 5,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+3874+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_addr_rdata", true,(i+0), 31,0);}}
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+3890+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_cfg_rdata", true,(i+0), 7,0);}}
        tracep->declBit(c+1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_csr_err", false,-1);
        tracep->declBus(c+3906,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit", false,-1, 31,0);
        tracep->declBus(c+4543,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_d", false,-1, 12,0);
        tracep->declBus(c+3907,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_q", false,-1, 12,0);
        tracep->declBit(c+1110,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_we", false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+3908+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter", true,(i+0), 63,0);}}
        tracep->declBus(c+1111,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_we", false,-1, 31,0);
        tracep->declBus(c+1112,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounterh_we", false,-1, 31,0);
        tracep->declBus(c+1113,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_incr", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+8+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmevent", true,(i+0), 31,0);}}
        tracep->declBus(c+4440,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_idx", false,-1, 4,0);
        tracep->declBit(c+1114,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_we_1", false,-1);
        tracep->declBit(c+1115,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounterh_we_1", false,-1);
        tracep->declBit(c+1116,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_incr_1", false,-1);
        tracep->declBus(c+3972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tselect_rdata", false,-1, 31,0);
        tracep->declBus(c+3973,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_control_rdata", false,-1, 31,0);
        tracep->declBus(c+3974,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_value_rdata", false,-1, 31,0);
        tracep->declBus(c+3975,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q", false,-1, 5,0);
        tracep->declBus(c+40,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d", false,-1, 5,0);
        tracep->declBus(c+4450,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata", false,-1, 5,0);
        tracep->declBit(c+1117,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_we", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_err", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_int", false,-1, 31,0);
        tracep->declBus(c+4444,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_int", false,-1, 31,0);
        tracep->declBit(c+1118,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_we_int", false,-1);
        tracep->declBit(c+1119,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wreq", false,-1);
        tracep->declBit(c+4441,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr", false,-1);
        tracep->declBit(c+4544,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_priv", false,-1);
        tracep->declBit(c+4545,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_write", false,-1);
        tracep->declBus(c+4657,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+4442,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_csr_addr", false,-1, 2,0);
        tracep->declBus(c+4370,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr", false,-1, 11,0);
        tracep->declBus(c+4671,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL", false,-1, 5,0);
        tracep->declBus(c+4672,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL", false,-1, 31,0);
        tracep->declBus(c+4673,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTACK_RESET_VAL", false,-1, 2,0);
        tracep->declBus(c+3976,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(0)", false,-1, 5,0);
        tracep->declBus(c+3977,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(1)", false,-1, 5,0);
        tracep->declBus(c+3978,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(2)", false,-1, 5,0);
        tracep->declBus(c+3979,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(3)", false,-1, 5,0);
        tracep->declBus(c+3980,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(4)", false,-1, 5,0);
        tracep->declBus(c+3981,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(5)", false,-1, 5,0);
        tracep->declBus(c+3982,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(6)", false,-1, 5,0);
        tracep->declBus(c+3983,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(7)", false,-1, 5,0);
        tracep->declBus(c+3984,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(8)", false,-1, 5,0);
        tracep->declBus(c+3985,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(9)", false,-1, 5,0);
        tracep->declBus(c+3986,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(10)", false,-1, 5,0);
        tracep->declBus(c+3987,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(11)", false,-1, 5,0);
        tracep->declBus(c+3988,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(12)", false,-1, 5,0);
        tracep->declBus(c+3989,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(13)", false,-1, 5,0);
        tracep->declBus(c+3990,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(14)", false,-1, 5,0);
        tracep->declBus(c+3991,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg(15)", false,-1, 5,0);
        tracep->declBus(c+4452,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(0)", false,-1, 5,0);
        tracep->declBus(c+4453,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(1)", false,-1, 5,0);
        tracep->declBus(c+4454,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(2)", false,-1, 5,0);
        tracep->declBus(c+4455,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(3)", false,-1, 5,0);
        tracep->declBus(c+4456,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(4)", false,-1, 5,0);
        tracep->declBus(c+4457,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(5)", false,-1, 5,0);
        tracep->declBus(c+4458,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(6)", false,-1, 5,0);
        tracep->declBus(c+4459,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(7)", false,-1, 5,0);
        tracep->declBus(c+4460,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(8)", false,-1, 5,0);
        tracep->declBus(c+4461,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(9)", false,-1, 5,0);
        tracep->declBus(c+4462,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(10)", false,-1, 5,0);
        tracep->declBus(c+4463,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(11)", false,-1, 5,0);
        tracep->declBus(c+4464,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(12)", false,-1, 5,0);
        tracep->declBus(c+4465,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(13)", false,-1, 5,0);
        tracep->declBus(c+4466,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(14)", false,-1, 5,0);
        tracep->declBus(c+4467,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_wdata(15)", false,-1, 5,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+3992+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+1120,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_we", false,-1, 15,0);
        tracep->declBus(c+41,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_cfg_err", false,-1, 15,0);
        tracep->declBus(c+1121,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_addr_we", false,-1, 15,0);
        tracep->declBus(c+42,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers pmp_addr_err", false,-1, 15,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmcounter_incr unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4674,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+1122,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_we", false,-1, 18,0);
        tracep->declBus(c+1123,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounterh_we", false,-1, 18,0);
        tracep->declBus(c+1124,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_incr", false,-1, 18,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs DbgHwNumLen", false,-1, 31,0);
        tracep->declBus(c+4468,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_d", false,-1, 0,0);
        tracep->declBus(c+4008,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_q", false,-1, 0,0);
        tracep->declBit(c+4469,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_d", false,-1);
        tracep->declBus(c+4009,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_q", false,-1, 1,0);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_d", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+4010+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_q", true,(i+0), 31,0);}}
        tracep->declBit(c+4546,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_we", false,-1);
        tracep->declBus(c+1125,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_we", false,-1, 1,0);
        tracep->declBus(c+1126,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_we", false,-1, 1,0);
        tracep->declBus(c+4012,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs trigger_match", false,-1, 1,0);
        tracep->declBus(c+4675,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs TSelectRdataPadlen", false,-1, 31,0);
        tracep->declBit(c+4470,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dit unused_dit", false,-1);
        tracep->declBit(c+4471,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_en", false,-1);
        tracep->declBus(c+4472,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+4473,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_icache unused_icen", false,-1);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ShadowCopy", false,-1);
        tracep->declBus(c+4677,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rst_ni", false,-1);
        tracep->declBus(c+1127,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1098,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_en_i", false,-1);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_error_o", false,-1);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rst_ni", false,-1);
        tracep->declBus(c+4492,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1101,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_en_i", false,-1);
        tracep->declBus(c+3687,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_error_o", false,-1);
        tracep->declBus(c+3687,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4679,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ShadowCopy", false,-1);
        tracep->declBus(c+4680,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ResetValue", false,-1, 17,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rst_ni", false,-1);
        tracep->declBus(c+4474,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_data_i", false,-1, 17,0);
        tracep->declBit(c+1099,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_en_i", false,-1);
        tracep->declBus(c+3863,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_data_o", false,-1, 17,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_error_o", false,-1);
        tracep->declBus(c+3863,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rdata_q", false,-1, 17,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1100,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_en_i", false,-1);
        tracep->declBus(c+3864,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_error_o", false,-1);
        tracep->declBus(c+3864,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rst_ni", false,-1);
        tracep->declBus(c+4493,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1102,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_en_i", false,-1);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_error_o", false,-1);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rst_ni", false,-1);
        tracep->declBus(c+4494,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1103,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_en_i", false,-1);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_error_o", false,-1);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ShadowCopy", false,-1);
        tracep->declBus(c+4682,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rst_ni", false,-1);
        tracep->declBus(c+4542,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1104,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_en_i", false,-1);
        tracep->declBus(c+3737,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_error_o", false,-1);
        tracep->declBus(c+3737,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4683,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rst_ni", false,-1);
        tracep->declBus(c+1128,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1106,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_en_i", false,-1);
        tracep->declBus(c+3867,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_error_o", false,-1);
        tracep->declBus(c+3867,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rst_ni", false,-1);
        tracep->declBus(c+4495,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1107,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_en_i", false,-1);
        tracep->declBus(c+3688,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_error_o", false,-1);
        tracep->declBus(c+3688,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1108,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_en_i", false,-1);
        tracep->declBus(c+3868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_error_o", false,-1);
        tracep->declBus(c+3868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1109,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_en_i", false,-1);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_error_o", false,-1);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ShadowCopy", false,-1);
        tracep->declBus(c+4684,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ResetValue", false,-1, 2,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rst_ni", false,-1);
        tracep->declBus(c+4013,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_data_i", false,-1, 2,0);
        tracep->declBit(c+4496,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_en_i", false,-1);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_data_o", false,-1, 2,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_error_o", false,-1);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rdata_q", false,-1, 2,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rst_ni", false,-1);
        tracep->declBus(c+3687,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+4496,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_en_i", false,-1);
        tracep->declBus(c+3872,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_error_o", false,-1);
        tracep->declBus(c+3872,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rst_ni", false,-1);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+4496,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_en_i", false,-1);
        tracep->declBus(c+3873,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_error_o", false,-1);
        tracep->declBus(c+3873,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4685,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i rst_ni", false,-1);
        tracep->declBit(c+3417,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+1129,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+1130,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4014,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4014,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+1131,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+1133,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1135,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i we", false,-1);
        tracep->declQuad(c+1136,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+4014,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+4685,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i rst_ni", false,-1);
        tracep->declBit(c+3418,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+1138,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+1139,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4016,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4016,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+1140,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+1142,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1144,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i we", false,-1);
        tracep->declQuad(c+1145,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+4016,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rst_ni", false,-1);
        tracep->declBus(c+43,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1117,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_en_i", false,-1);
        tracep->declBus(c+3975,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_error_o", false,-1);
        tracep->declBus(c+3975,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4475,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1147,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4018,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4018,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1148,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4019,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4019,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[0] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4476,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1149,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4020,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4020,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1150,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4021,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4021,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[1] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4477,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1151,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4022,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4022,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1152,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4023,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4023,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[2] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4478,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1153,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4024,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4024,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4025,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4025,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[3] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4479,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1155,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4026,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4026,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4027,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4027,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[4] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4480,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1157,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4028,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4028,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1158,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4029,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4029,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[5] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4481,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1159,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4030,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4030,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1160,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4031,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4031,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[6] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4482,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1161,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4032,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4032,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1162,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4033,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4033,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[7] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4483,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1163,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4034,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4034,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1164,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4035,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4035,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[8] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4484,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4036,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4036,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1166,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4037,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4037,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[9] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4485,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1167,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4038,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4038,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1168,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4039,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4039,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[10] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4486,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1169,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4040,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4040,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1170,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4041,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4041,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[11] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4487,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1171,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4042,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4042,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1172,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4043,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4043,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[12] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4488,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1173,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4044,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4044,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1174,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4045,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4045,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[13] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4489,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1175,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4046,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4046,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1176,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4047,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4047,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[14] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_cfg_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_cfg_csr ShadowCopy", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_cfg_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_cfg_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_cfg_csr rst_ni", false,-1);
        tracep->declBus(c+4490,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_cfg_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+1177,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_cfg_csr wr_en_i", false,-1);
        tracep->declBus(c+4048,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_cfg_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_cfg_csr rd_error_o", false,-1);
        tracep->declBus(c+4048,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_cfg_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_addr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_addr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_addr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_addr_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_addr_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_addr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1178,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_addr_csr wr_en_i", false,-1);
        tracep->declBus(c+4049,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_addr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_addr_csr rd_error_o", false,-1);
        tracep->declBus(c+4049,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_pmp_registers g_pmp_csrs[15] u_pmp_addr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i rst_ni", false,-1);
        tracep->declBit(c+3419,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i counter_inc_i", false,-1);
        tracep->declBit(c+1179,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i counterh_we_i", false,-1);
        tracep->declBit(c+1180,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4050,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4050,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i counter", false,-1, 63,0);
        tracep->declBus(c+1181,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i counter_upd", false,-1, 31,0);
        tracep->declQuad(c+1182,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1184,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i we", false,-1);
        tracep->declBus(c+1185,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i counter_d", false,-1, 31,0);
        tracep->declBus(c+4052,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i counter_q", false,-1, 31,0);
        tracep->declBus(c+1186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[0] gen_imp mcounters_variable_i g_counter_narrow unused_counter_load", false,-1, 63,32);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i rst_ni", false,-1);
        tracep->declBit(c+3420,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i counter_inc_i", false,-1);
        tracep->declBit(c+1187,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i counterh_we_i", false,-1);
        tracep->declBit(c+1188,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4053,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4053,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i counter", false,-1, 63,0);
        tracep->declBus(c+1189,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i counter_upd", false,-1, 31,0);
        tracep->declQuad(c+1190,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1192,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i we", false,-1);
        tracep->declBus(c+1193,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i counter_d", false,-1, 31,0);
        tracep->declBus(c+4055,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i counter_q", false,-1, 31,0);
        tracep->declBus(c+1194,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[1] gen_imp mcounters_variable_i g_counter_narrow unused_counter_load", false,-1, 63,32);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i rst_ni", false,-1);
        tracep->declBit(c+3421,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i counter_inc_i", false,-1);
        tracep->declBit(c+1195,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i counterh_we_i", false,-1);
        tracep->declBit(c+1196,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4056,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4056,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i counter", false,-1, 63,0);
        tracep->declBus(c+1197,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i counter_upd", false,-1, 31,0);
        tracep->declQuad(c+1198,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1200,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i we", false,-1);
        tracep->declBus(c+1201,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i counter_d", false,-1, 31,0);
        tracep->declBus(c+4058,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i counter_q", false,-1, 31,0);
        tracep->declBus(c+1202,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[2] gen_imp mcounters_variable_i g_counter_narrow unused_counter_load", false,-1, 63,32);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i rst_ni", false,-1);
        tracep->declBit(c+3422,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i counter_inc_i", false,-1);
        tracep->declBit(c+1203,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i counterh_we_i", false,-1);
        tracep->declBit(c+1204,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4059,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4059,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i counter", false,-1, 63,0);
        tracep->declBus(c+1205,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i counter_upd", false,-1, 31,0);
        tracep->declQuad(c+1206,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1208,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i we", false,-1);
        tracep->declBus(c+1209,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i counter_d", false,-1, 31,0);
        tracep->declBus(c+4061,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i counter_q", false,-1, 31,0);
        tracep->declBus(c+1210,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[3] gen_imp mcounters_variable_i g_counter_narrow unused_counter_load", false,-1, 63,32);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i rst_ni", false,-1);
        tracep->declBit(c+3423,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i counter_inc_i", false,-1);
        tracep->declBit(c+1211,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i counterh_we_i", false,-1);
        tracep->declBit(c+1212,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4062,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4062,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i counter", false,-1, 63,0);
        tracep->declBus(c+1213,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i counter_upd", false,-1, 31,0);
        tracep->declQuad(c+1214,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1216,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i we", false,-1);
        tracep->declBus(c+1217,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i counter_d", false,-1, 31,0);
        tracep->declBus(c+4064,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i counter_q", false,-1, 31,0);
        tracep->declBus(c+1218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[4] gen_imp mcounters_variable_i g_counter_narrow unused_counter_load", false,-1, 63,32);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i rst_ni", false,-1);
        tracep->declBit(c+3424,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i counter_inc_i", false,-1);
        tracep->declBit(c+1219,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i counterh_we_i", false,-1);
        tracep->declBit(c+1220,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4065,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4065,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i counter", false,-1, 63,0);
        tracep->declBus(c+1221,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i counter_upd", false,-1, 31,0);
        tracep->declQuad(c+1222,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1224,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i we", false,-1);
        tracep->declBus(c+1225,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i counter_d", false,-1, 31,0);
        tracep->declBus(c+4067,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i counter_q", false,-1, 31,0);
        tracep->declBus(c+1226,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[5] gen_imp mcounters_variable_i g_counter_narrow unused_counter_load", false,-1, 63,32);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i rst_ni", false,-1);
        tracep->declBit(c+3425,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i counter_inc_i", false,-1);
        tracep->declBit(c+1227,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i counterh_we_i", false,-1);
        tracep->declBit(c+1228,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4068,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4068,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i counter", false,-1, 63,0);
        tracep->declBus(c+1229,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i counter_upd", false,-1, 31,0);
        tracep->declQuad(c+1230,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1232,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i we", false,-1);
        tracep->declBus(c+1233,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i counter_d", false,-1, 31,0);
        tracep->declBus(c+4070,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i counter_q", false,-1, 31,0);
        tracep->declBus(c+1234,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[6] gen_imp mcounters_variable_i g_counter_narrow unused_counter_load", false,-1, 63,32);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i rst_ni", false,-1);
        tracep->declBit(c+3426,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i counter_inc_i", false,-1);
        tracep->declBit(c+1235,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i counterh_we_i", false,-1);
        tracep->declBit(c+1236,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4071,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4071,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i counter", false,-1, 63,0);
        tracep->declBus(c+1237,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i counter_upd", false,-1, 31,0);
        tracep->declQuad(c+1238,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1240,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i we", false,-1);
        tracep->declBus(c+1241,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i counter_d", false,-1, 31,0);
        tracep->declBus(c+4073,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i counter_q", false,-1, 31,0);
        tracep->declBus(c+1242,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[7] gen_imp mcounters_variable_i g_counter_narrow unused_counter_load", false,-1, 63,32);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i rst_ni", false,-1);
        tracep->declBit(c+3427,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i counter_inc_i", false,-1);
        tracep->declBit(c+1243,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i counterh_we_i", false,-1);
        tracep->declBit(c+1244,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4074,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4074,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i counter", false,-1, 63,0);
        tracep->declBus(c+1245,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i counter_upd", false,-1, 31,0);
        tracep->declQuad(c+1246,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1248,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i we", false,-1);
        tracep->declBus(c+1249,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i counter_d", false,-1, 31,0);
        tracep->declBus(c+4076,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i counter_q", false,-1, 31,0);
        tracep->declBus(c+1250,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[8] gen_imp mcounters_variable_i g_counter_narrow unused_counter_load", false,-1, 63,32);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i rst_ni", false,-1);
        tracep->declBit(c+3428,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i counter_inc_i", false,-1);
        tracep->declBit(c+1251,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i counterh_we_i", false,-1);
        tracep->declBit(c+1252,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i counter_we_i", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+4077,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+4077,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i counter", false,-1, 63,0);
        tracep->declBus(c+1253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i counter_upd", false,-1, 31,0);
        tracep->declQuad(c+1254,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i counter_load", false,-1, 63,0);
        tracep->declBit(c+1256,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i we", false,-1);
        tracep->declBus(c+1257,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i counter_d", false,-1, 31,0);
        tracep->declBus(c+4079,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i counter_q", false,-1, 31,0);
        tracep->declBus(c+1258,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_cntrs[9] gen_imp mcounters_variable_i g_counter_narrow unused_counter_load", false,-1, 63,32);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr ShadowCopy", false,-1);
        tracep->declBus(c+4687,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr ResetValue", false,-1, 0,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rst_ni", false,-1);
        tracep->declBus(c+4468,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr wr_data_i", false,-1, 0,0);
        tracep->declBit(c+4546,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr wr_en_i", false,-1);
        tracep->declBus(c+4008,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rd_data_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rd_error_o", false,-1);
        tracep->declBus(c+4008,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rdata_q", false,-1, 0,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr ShadowCopy", false,-1);
        tracep->declBus(c+4687,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr ResetValue", false,-1, 0,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rst_ni", false,-1);
        tracep->declBus(c+4469,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr wr_data_i", false,-1, 0,0);
        tracep->declBit(c+1259,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr wr_en_i", false,-1);
        tracep->declBus(c+4080,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rd_data_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rd_error_o", false,-1);
        tracep->declBus(c+4080,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rdata_q", false,-1, 0,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1260,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr wr_en_i", false,-1);
        tracep->declBus(c+4081,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rd_error_o", false,-1);
        tracep->declBus(c+4081,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr ShadowCopy", false,-1);
        tracep->declBus(c+4687,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr ResetValue", false,-1, 0,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rst_ni", false,-1);
        tracep->declBus(c+4469,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr wr_data_i", false,-1, 0,0);
        tracep->declBit(c+1261,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr wr_en_i", false,-1);
        tracep->declBus(c+4082,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rd_data_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rd_error_o", false,-1);
        tracep->declBus(c+4082,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rdata_q", false,-1, 0,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr ShadowCopy", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rst_ni", false,-1);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+1262,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr wr_en_i", false,-1);
        tracep->declBus(c+4083,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rd_error_o", false,-1);
        tracep->declBus(c+4083,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rdata_q", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i RV32E", false,-1);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DataWidth", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DummyInstructions", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rst_ni", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i test_en_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i dummy_instr_id_i", false,-1);
        tracep->declBus(c+3640,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_a_i", false,-1, 4,0);
        tracep->declBus(c+4507,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_a_o", false,-1, 31,0);
        tracep->declBus(c+3641,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_b_i", false,-1, 4,0);
        tracep->declBus(c+4508,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_b_o", false,-1, 31,0);
        tracep->declBus(c+3642,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i waddr_a_i", false,-1, 4,0);
        tracep->declBus(c+989,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i wdata_a_i", false,-1, 31,0);
        tracep->declBit(c+3406,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_i", false,-1);
        tracep->declBus(c+4688,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i NUM_WORDS", false,-1, 31,0);
        tracep->declArray(c+876,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg", false,-1, 1023,0);
        tracep->declArray(c+908,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q", false,-1, 991,0);
        tracep->declBus(c+1263,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_dec", false,-1, 31,1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i unused_test_en", false,-1);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_decoder unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i g_normal_r0 unused_dummy_instr_id", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i PMPNumChan", false,-1, 31,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i PMPNumRegions", false,-1, 31,0);
        tracep->declBit(c+1015,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i clk_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i rst_ni", false,-1);
        tracep->declBus(c+4084,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(0)", false,-1, 5,0);
        tracep->declBus(c+4085,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(1)", false,-1, 5,0);
        tracep->declBus(c+4086,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(2)", false,-1, 5,0);
        tracep->declBus(c+4087,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(3)", false,-1, 5,0);
        tracep->declBus(c+4088,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(4)", false,-1, 5,0);
        tracep->declBus(c+4089,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(5)", false,-1, 5,0);
        tracep->declBus(c+4090,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(6)", false,-1, 5,0);
        tracep->declBus(c+4091,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(7)", false,-1, 5,0);
        tracep->declBus(c+4092,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(8)", false,-1, 5,0);
        tracep->declBus(c+4093,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(9)", false,-1, 5,0);
        tracep->declBus(c+4094,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(10)", false,-1, 5,0);
        tracep->declBus(c+4095,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(11)", false,-1, 5,0);
        tracep->declBus(c+4096,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(12)", false,-1, 5,0);
        tracep->declBus(c+4097,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(13)", false,-1, 5,0);
        tracep->declBus(c+4098,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(14)", false,-1, 5,0);
        tracep->declBus(c+4099,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_cfg_i(15)", false,-1, 5,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declQuad(c+4100+i*2,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i csr_pmp_addr_i", true,(i+0), 33,0);}}
        tracep->declBus(c+4352,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i priv_mode_i(0)", false,-1, 1,0);
        tracep->declBus(c+4353,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i priv_mode_i(1)", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1264+i*2,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i pmp_req_addr_i", true,(i+0), 33,0);}}
        tracep->declBus(c+4320,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i pmp_req_type_i(0)", false,-1, 1,0);
        tracep->declBus(c+4321,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i pmp_req_type_i(1)", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+1268+i*1,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i pmp_req_err_o", true,(i+0));}}
        {int i; for (i=0; i<16; i++) {
                tracep->declQuad(c+4132+i*2,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i region_start_addr", true,(i+0), 33,0);}}
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+4164+i*1,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i region_addr_mask", true,(i+0), 33,2);}}
        tracep->declBus(c+1270,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i region_match_gt", false,-1, 31,0);
        tracep->declBus(c+1271,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i region_match_lt", false,-1, 31,0);
        tracep->declBus(c+1272,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i region_match_eq", false,-1, 31,0);
        tracep->declBus(c+1273,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i region_match_all", false,-1, 31,0);
        tracep->declBus(c+4322,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i region_perm_check", false,-1, 31,0);
        tracep->declBus(c+1274,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i access_fault", false,-1, 1,0);
        tracep->declBus(c+4689,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i g_access_check[0] unnamedblk1 r", false,-1, 31,0);
        tracep->declBus(c+4689,"Azadi_top_verilator top_verilator u_top u_core g_pmp pmp_i g_access_check[1] unnamedblk1 r", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator u_top intr_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator u_top intr_interface clock", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top intr_interface reset", false,-1);
        tracep->declBit(c+973,"Azadi_top_verilator top_verilator u_top intr_interface req_i", false,-1);
        tracep->declBit(c+974,"Azadi_top_verilator top_verilator u_top intr_interface gnt_o", false,-1);
        tracep->declBus(c+976,"Azadi_top_verilator top_verilator u_top intr_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator u_top intr_interface we_i", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator u_top intr_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator u_top intr_interface be_i", false,-1, 3,0);
        tracep->declBit(c+975,"Azadi_top_verilator top_verilator u_top intr_interface valid_o", false,-1);
        tracep->declBus(c+977,"Azadi_top_verilator top_verilator u_top intr_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+978,"Azadi_top_verilator top_verilator u_top intr_interface err_o", false,-1);
        tracep->declArray(c+939,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a", false,-1, 85,0);
        tracep->declQuad(c+942,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d", false,-1, 51,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator u_top intr_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+511,"Azadi_top_verilator top_verilator u_top intr_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator u_top intr_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+977,"Azadi_top_verilator top_verilator u_top intr_interface rddata", false,-1, 31,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator u_top intr_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+1275,"Azadi_top_verilator top_verilator u_top intr_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+512,"Azadi_top_verilator top_verilator u_top intr_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator u_top data_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator u_top data_interface clock", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top data_interface reset", false,-1);
        tracep->declBit(c+979,"Azadi_top_verilator top_verilator u_top data_interface req_i", false,-1);
        tracep->declBit(c+980,"Azadi_top_verilator top_verilator u_top data_interface gnt_o", false,-1);
        tracep->declBus(c+4360,"Azadi_top_verilator top_verilator u_top data_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+4240,"Azadi_top_verilator top_verilator u_top data_interface we_i", false,-1);
        tracep->declBus(c+4503,"Azadi_top_verilator top_verilator u_top data_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+4359,"Azadi_top_verilator top_verilator u_top data_interface be_i", false,-1, 3,0);
        tracep->declBit(c+981,"Azadi_top_verilator top_verilator u_top data_interface valid_o", false,-1);
        tracep->declBus(c+982,"Azadi_top_verilator top_verilator u_top data_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+983,"Azadi_top_verilator top_verilator u_top data_interface err_o", false,-1);
        tracep->declArray(c+949,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a", false,-1, 85,0);
        tracep->declQuad(c+952,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d", false,-1, 51,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator u_top data_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+513,"Azadi_top_verilator top_verilator u_top data_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+4547,"Azadi_top_verilator top_verilator u_top data_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+982,"Azadi_top_verilator top_verilator u_top data_interface rddata", false,-1, 31,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator u_top data_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+1276,"Azadi_top_verilator top_verilator u_top data_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+514,"Azadi_top_verilator top_verilator u_top data_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator debug_module NrHarts", false,-1, 31,0);
        tracep->declBus(c+4640,"Azadi_top_verilator top_verilator debug_module IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module testmode_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator debug_module ndmreset_o", false,-1);
        tracep->declBit(c+584,"Azadi_top_verilator top_verilator debug_module dmactive_o", false,-1);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator debug_module debug_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator debug_module unavailable_i", false,-1, 0,0);
        tracep->declArray(c+967,"Azadi_top_verilator top_verilator debug_module tl_d_i", false,-1, 85,0);
        tracep->declQuad(c+579,"Azadi_top_verilator top_verilator debug_module tl_d_o", false,-1, 51,0);
        tracep->declArray(c+576,"Azadi_top_verilator top_verilator debug_module tl_h_o", false,-1, 85,0);
        tracep->declQuad(c+965,"Azadi_top_verilator top_verilator debug_module tl_h_i", false,-1, 51,0);
        tracep->declBus(c+581,"Azadi_top_verilator top_verilator debug_module jtag_req_i", false,-1, 3,0);
        tracep->declBus(c+3536,"Azadi_top_verilator top_verilator debug_module jtag_rsp_o", false,-1, 1,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator debug_module BusWidth", false,-1, 31,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator debug_module SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+4694,"Azadi_top_verilator top_verilator debug_module hartinfo", false,-1, 31,0);
        tracep->declBus(c+585,"Azadi_top_verilator top_verilator debug_module halted", false,-1, 0,0);
        tracep->declBus(c+586,"Azadi_top_verilator top_verilator debug_module resumeack", false,-1, 0,0);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator debug_module haltreq", false,-1, 0,0);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator debug_module resumereq", false,-1, 0,0);
        tracep->declBit(c+4323,"Azadi_top_verilator top_verilator debug_module clear_resumeack", false,-1);
        tracep->declBit(c+588,"Azadi_top_verilator top_verilator debug_module cmd_valid", false,-1);
        tracep->declBus(c+589,"Azadi_top_verilator top_verilator debug_module cmd", false,-1, 31,0);
        tracep->declBit(c+1277,"Azadi_top_verilator top_verilator debug_module cmderror_valid", false,-1);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator debug_module cmderror", false,-1, 2,0);
        tracep->declBit(c+590,"Azadi_top_verilator top_verilator debug_module cmdbusy", false,-1);
        tracep->declArray(c+591,"Azadi_top_verilator top_verilator debug_module progbuf", false,-1, 255,0);
        tracep->declQuad(c+599,"Azadi_top_verilator top_verilator debug_module data_csrs_mem", false,-1, 63,0);
        tracep->declQuad(c+1279,"Azadi_top_verilator top_verilator debug_module data_mem_csrs", false,-1, 63,0);
        tracep->declBit(c+1281,"Azadi_top_verilator top_verilator debug_module data_valid", false,-1);
        tracep->declBus(c+601,"Azadi_top_verilator top_verilator debug_module hartsel", false,-1, 19,0);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator debug_module sbaddress_csrs_sba", false,-1, 31,0);
        tracep->declBus(c+1282,"Azadi_top_verilator top_verilator debug_module sbaddress_sba_csrs", false,-1, 31,0);
        tracep->declBit(c+4324,"Azadi_top_verilator top_verilator debug_module sbaddress_write_valid", false,-1);
        tracep->declBit(c+603,"Azadi_top_verilator top_verilator debug_module sbreadonaddr", false,-1);
        tracep->declBit(c+604,"Azadi_top_verilator top_verilator debug_module sbautoincrement", false,-1);
        tracep->declBus(c+605,"Azadi_top_verilator top_verilator debug_module sbaccess", false,-1, 2,0);
        tracep->declBit(c+606,"Azadi_top_verilator top_verilator debug_module sbreadondata", false,-1);
        tracep->declBus(c+607,"Azadi_top_verilator top_verilator debug_module sbdata_write", false,-1, 31,0);
        tracep->declBit(c+4325,"Azadi_top_verilator top_verilator debug_module sbdata_read_valid", false,-1);
        tracep->declBit(c+4326,"Azadi_top_verilator top_verilator debug_module sbdata_write_valid", false,-1);
        tracep->declBus(c+1283,"Azadi_top_verilator top_verilator debug_module sbdata_read", false,-1, 31,0);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator debug_module sbdata_valid", false,-1);
        tracep->declBit(c+608,"Azadi_top_verilator top_verilator debug_module sbbusy", false,-1);
        tracep->declBit(c+609,"Azadi_top_verilator top_verilator debug_module sberror_valid", false,-1);
        tracep->declBus(c+610,"Azadi_top_verilator top_verilator debug_module sberror", false,-1, 2,0);
        tracep->declQuad(c+4327,"Azadi_top_verilator top_verilator debug_module dmi_req", false,-1, 40,0);
        tracep->declQuad(c+611,"Azadi_top_verilator top_verilator debug_module dmi_rsp", false,-1, 33,0);
        tracep->declBit(c+4180,"Azadi_top_verilator top_verilator debug_module dmi_req_valid", false,-1);
        tracep->declBit(c+613,"Azadi_top_verilator top_verilator debug_module dmi_req_ready", false,-1);
        tracep->declBit(c+614,"Azadi_top_verilator top_verilator debug_module dmi_rsp_valid", false,-1);
        tracep->declBit(c+4181,"Azadi_top_verilator top_verilator debug_module dmi_rsp_ready", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dmi_rst_n", false,-1);
        tracep->declBus(c+4694,"Azadi_top_verilator top_verilator debug_module DebugHartInfo", false,-1, 31,0);
        tracep->declBit(c+615,"Azadi_top_verilator top_verilator debug_module host_req", false,-1);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator debug_module host_add", false,-1, 31,0);
        tracep->declBit(c+616,"Azadi_top_verilator top_verilator debug_module host_we", false,-1);
        tracep->declBus(c+607,"Azadi_top_verilator top_verilator debug_module host_wdata", false,-1, 31,0);
        tracep->declBus(c+617,"Azadi_top_verilator top_verilator debug_module host_be", false,-1, 3,0);
        tracep->declBit(c+1285,"Azadi_top_verilator top_verilator debug_module host_gnt", false,-1);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator debug_module host_r_valid", false,-1);
        tracep->declBus(c+1283,"Azadi_top_verilator top_verilator debug_module host_r_rdata", false,-1, 31,0);
        tracep->declBit(c+1286,"Azadi_top_verilator top_verilator debug_module host_r_err", false,-1);
        tracep->declBus(c+4695,"Azadi_top_verilator top_verilator debug_module AddressWidthWords", false,-1, 31,0);
        tracep->declBit(c+1287,"Azadi_top_verilator top_verilator debug_module req", false,-1);
        tracep->declBit(c+1288,"Azadi_top_verilator top_verilator debug_module we", false,-1);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator debug_module be", false,-1, 3,0);
        tracep->declBus(c+1289,"Azadi_top_verilator top_verilator debug_module wdata", false,-1, 31,0);
        tracep->declBus(c+618,"Azadi_top_verilator top_verilator debug_module rdata", false,-1, 31,0);
        tracep->declBit(c+619,"Azadi_top_verilator top_verilator debug_module rvalid", false,-1);
        tracep->declBus(c+1290,"Azadi_top_verilator top_verilator debug_module addr_b", false,-1, 31,0);
        tracep->declBus(c+1291,"Azadi_top_verilator top_verilator debug_module addr_w", false,-1, 29,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHarts", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator debug_module i_dm_csrs BusWidth", false,-1, 31,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator debug_module i_dm_csrs SelectableHarts", false,-1, 0,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module i_dm_csrs rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module i_dm_csrs testmode_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_rst_ni", false,-1);
        tracep->declBit(c+4180,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_valid_i", false,-1);
        tracep->declBit(c+613,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_ready_o", false,-1);
        tracep->declQuad(c+4327,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i", false,-1, 40,0);
        tracep->declBit(c+614,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_valid_o", false,-1);
        tracep->declBit(c+4181,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_ready_i", false,-1);
        tracep->declQuad(c+611,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_o", false,-1, 33,0);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ndmreset_o", false,-1);
        tracep->declBit(c+584,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmactive_o", false,-1);
        tracep->declBus(c+4696,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i", false,-1, 31,0);
        tracep->declBus(c+585,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_i", false,-1, 0,0);
        tracep->declBus(c+586,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_i", false,-1, 0,0);
        tracep->declBus(c+601,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_o", false,-1, 19,0);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltreq_o", false,-1, 0,0);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumereq_o", false,-1, 0,0);
        tracep->declBit(c+4323,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clear_resumeack_o", false,-1);
        tracep->declBit(c+588,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_o", false,-1);
        tracep->declBus(c+589,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_o", false,-1, 31,0);
        tracep->declBit(c+1277,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_valid_i", false,-1);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_i", false,-1, 2,0);
        tracep->declBit(c+590,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmdbusy_i", false,-1);
        tracep->declArray(c+591,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o", false,-1, 255,0);
        tracep->declQuad(c+599,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_o", false,-1, 63,0);
        tracep->declQuad(c+1279,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_i", false,-1, 63,0);
        tracep->declBit(c+1281,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_valid_i", false,-1);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_o", false,-1, 31,0);
        tracep->declBus(c+1282,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+4324,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_write_valid_o", false,-1);
        tracep->declBit(c+603,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadonaddr_o", false,-1);
        tracep->declBit(c+604,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbautoincrement_o", false,-1);
        tracep->declBus(c+605,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaccess_o", false,-1, 2,0);
        tracep->declBit(c+606,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadondata_o", false,-1);
        tracep->declBus(c+607,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_o", false,-1, 31,0);
        tracep->declBit(c+4325,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_read_valid_o", false,-1);
        tracep->declBit(c+4326,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_write_valid_o", false,-1);
        tracep->declBus(c+1283,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_i", false,-1, 31,0);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_valid_i", false,-1);
        tracep->declBit(c+608,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbbusy_i", false,-1);
        tracep->declBit(c+609,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_valid_i", false,-1);
        tracep->declBus(c+610,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_i", false,-1, 2,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module i_dm_csrs HartSelLen", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+4329,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dtm_op", false,-1, 1,0);
        tracep->declBus(c+4330,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resp_queue_data", false,-1, 31,0);
        tracep->declBus(c+4697,"Azadi_top_verilator top_verilator debug_module i_dm_csrs DataEnd", false,-1, 7,0);
        tracep->declBus(c+4698,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ProgBufEnd", false,-1, 7,0);
        tracep->declBus(c+620,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum0", false,-1, 31,0);
        tracep->declBus(c+621,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum1", false,-1, 31,0);
        tracep->declBus(c+622,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum2", false,-1, 31,0);
        tracep->declBus(c+623,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum3", false,-1, 31,0);
        tracep->declBus(c+624,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted", false,-1, 31,0);
        tracep->declBus(c+625,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped0", false,-1, 31,0);
        tracep->declBus(c+626,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped1", false,-1, 31,0);
        tracep->declBus(c+627,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped2", false,-1, 31,0);
        tracep->declBus(c+628,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat1", false,-1, 31,0);
        tracep->declBus(c+629,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat2", false,-1, 31,0);
        tracep->declBus(c+630,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat3", false,-1, 31,0);
        tracep->declBus(c+631,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx0", false,-1, 14,0);
        tracep->declBus(c+632,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx1", false,-1, 9,0);
        tracep->declBus(c+633,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx2", false,-1, 4,0);
        tracep->declBus(c+4331,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus", false,-1, 31,0);
        tracep->declBus(c+4332,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d", false,-1, 31,0);
        tracep->declBus(c+634,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q", false,-1, 31,0);
        tracep->declBus(c+4333,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs", false,-1, 31,0);
        tracep->declBus(c+1292,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_d", false,-1, 2,0);
        tracep->declBus(c+635,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_q", false,-1, 2,0);
        tracep->declBus(c+4334,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_d", false,-1, 31,0);
        tracep->declBus(c+589,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_q", false,-1, 31,0);
        tracep->declBit(c+4335,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_d", false,-1);
        tracep->declBit(c+588,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_q", false,-1);
        tracep->declBus(c+4336,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d", false,-1, 31,0);
        tracep->declBus(c+636,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q", false,-1, 31,0);
        tracep->declBus(c+4337,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d", false,-1, 31,0);
        tracep->declBus(c+637,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q", false,-1, 31,0);
        tracep->declQuad(c+1293,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_d", false,-1, 63,0);
        tracep->declQuad(c+638,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_q", false,-1, 63,0);
        tracep->declQuad(c+1295,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_d", false,-1, 63,0);
        tracep->declQuad(c+640,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_q", false,-1, 63,0);
        tracep->declBus(c+1297,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d", false,-1, 0,0);
        tracep->declBus(c+642,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q", false,-1, 0,0);
        tracep->declArray(c+4338,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d", false,-1, 255,0);
        tracep->declArray(c+591,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q", false,-1, 255,0);
        tracep->declQuad(c+1298,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_d", false,-1, 63,0);
        tracep->declQuad(c+599,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_q", false,-1, 63,0);
        tracep->declBus(c+643,"Azadi_top_verilator top_verilator debug_module i_dm_csrs selected_hart", false,-1, 0,0);
        tracep->declBus(c+1300,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d_aligned", false,-1, 1,0);
        tracep->declBus(c+644,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q_aligned", false,-1, 1,0);
        tracep->declBus(c+645,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_aligned", false,-1, 1,0);
        tracep->declBus(c+4665,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_aligned", false,-1, 1,0);
        tracep->declBus(c+646,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_aligned", false,-1, 1,0);
        tracep->declQuad(c+44,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned", false,-1, 63,0);
        tracep->declBus(c+4346,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs", false,-1, 31,0);
        tracep->declBus(c+1301,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol", false,-1, 31,0);
        tracep->declBus(c+1302,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs", false,-1, 31,0);
        tracep->declBus(c+4347,"Azadi_top_verilator top_verilator debug_module i_dm_csrs autoexecdata_idx", false,-1, 4,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unused_testmode", false,-1);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction1 unnamedblk1 k", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction2 unnamedblk2 k", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction3 unnamedblk3 k", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Pass", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clr_i", false,-1);
        tracep->declBit(c+4180,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wvalid_i", false,-1);
        tracep->declBit(c+613,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wready_o", false,-1);
        tracep->declBus(c+4330,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wdata_i", false,-1, 31,0);
        tracep->declBit(c+614,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rvalid_o", false,-1);
        tracep->declBit(c+4181,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rready_i", false,-1);
        tracep->declBus(c+4548,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rdata_o", false,-1, 31,0);
        tracep->declBus(c+647,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo depth_o", false,-1, 1,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+648,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+649,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+4182,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+4549,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+650,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+651,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+650,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+652,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+653,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+654,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+655,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+515,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage", false,-1, 63,0);
        tracep->declBus(c+4550,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage_rdata", false,-1, 31,0);
        tracep->declBus(c+4550,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rdata_int", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator debug_module i_dm_sba BusWidth", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module i_dm_sba clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module i_dm_sba rst_ni", false,-1);
        tracep->declBit(c+584,"Azadi_top_verilator top_verilator debug_module i_dm_sba dmactive_i", false,-1);
        tracep->declBit(c+615,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_req_o", false,-1);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_add_o", false,-1, 31,0);
        tracep->declBit(c+616,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_we_o", false,-1);
        tracep->declBus(c+607,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_wdata_o", false,-1, 31,0);
        tracep->declBus(c+617,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_be_o", false,-1, 3,0);
        tracep->declBit(c+1285,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_gnt_i", false,-1);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_valid_i", false,-1);
        tracep->declBus(c+1283,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_rdata_i", false,-1, 31,0);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+4324,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_write_valid_i", false,-1);
        tracep->declBit(c+603,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadonaddr_i", false,-1);
        tracep->declBus(c+1282,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_o", false,-1, 31,0);
        tracep->declBit(c+604,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbautoincrement_i", false,-1);
        tracep->declBus(c+605,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaccess_i", false,-1, 2,0);
        tracep->declBit(c+606,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadondata_i", false,-1);
        tracep->declBus(c+607,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_i", false,-1, 31,0);
        tracep->declBit(c+4325,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_read_valid_i", false,-1);
        tracep->declBit(c+4326,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_write_valid_i", false,-1);
        tracep->declBus(c+1283,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_o", false,-1, 31,0);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_valid_o", false,-1);
        tracep->declBit(c+608,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbbusy_o", false,-1);
        tracep->declBit(c+609,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_valid_o", false,-1);
        tracep->declBus(c+610,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_o", false,-1, 2,0);
        tracep->declBus(c+1303,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_d", false,-1, 2,0);
        tracep->declBus(c+656,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_q", false,-1, 2,0);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator debug_module i_dm_sba address", false,-1, 31,0);
        tracep->declBit(c+615,"Azadi_top_verilator top_verilator debug_module i_dm_sba req", false,-1);
        tracep->declBit(c+1285,"Azadi_top_verilator top_verilator debug_module i_dm_sba gnt", false,-1);
        tracep->declBit(c+616,"Azadi_top_verilator top_verilator debug_module i_dm_sba we", false,-1);
        tracep->declBus(c+617,"Azadi_top_verilator top_verilator debug_module i_dm_sba be", false,-1, 3,0);
        tracep->declBus(c+657,"Azadi_top_verilator top_verilator debug_module i_dm_sba be_idx", false,-1, 1,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba clock", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba reset", false,-1);
        tracep->declBit(c+615,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba req_i", false,-1);
        tracep->declBit(c+1285,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba gnt_o", false,-1);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba addr_i", false,-1, 31,0);
        tracep->declBit(c+616,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba we_i", false,-1);
        tracep->declBus(c+607,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba wdata_i", false,-1, 31,0);
        tracep->declBus(c+617,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba be_i", false,-1, 3,0);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba valid_o", false,-1);
        tracep->declBus(c+1283,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rdata_o", false,-1, 31,0);
        tracep->declBit(c+1286,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba err_o", false,-1);
        tracep->declArray(c+576,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a", false,-1, 85,0);
        tracep->declQuad(c+965,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d", false,-1, 51,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba WordSize", false,-1, 31,0);
        tracep->declBus(c+4657,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_source", false,-1, 7,0);
        tracep->declBus(c+658,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_be", false,-1, 3,0);
        tracep->declBus(c+1283,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rddata", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHarts", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator debug_module i_dm_mem BusWidth", false,-1, 31,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator debug_module i_dm_mem SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module i_dm_mem DmBaseAddress", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module i_dm_mem clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module i_dm_mem rst_ni", false,-1);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator debug_module i_dm_mem debug_req_o", false,-1, 0,0);
        tracep->declBus(c+601,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel_i", false,-1, 19,0);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_i", false,-1, 0,0);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_i", false,-1, 0,0);
        tracep->declBit(c+4323,"Azadi_top_verilator top_verilator debug_module i_dm_mem clear_resumeack_i", false,-1);
        tracep->declBus(c+585,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_o", false,-1, 0,0);
        tracep->declBus(c+586,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_o", false,-1, 0,0);
        tracep->declArray(c+591,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i", false,-1, 255,0);
        tracep->declQuad(c+599,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_i", false,-1, 63,0);
        tracep->declQuad(c+1279,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_o", false,-1, 63,0);
        tracep->declBit(c+1281,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_valid_o", false,-1);
        tracep->declBit(c+588,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_valid_i", false,-1);
        tracep->declBus(c+589,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_i", false,-1, 31,0);
        tracep->declBit(c+1277,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_valid_o", false,-1);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_o", false,-1, 2,0);
        tracep->declBit(c+590,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmdbusy_o", false,-1);
        tracep->declBit(c+1287,"Azadi_top_verilator top_verilator debug_module i_dm_mem req_i", false,-1);
        tracep->declBit(c+1288,"Azadi_top_verilator top_verilator debug_module i_dm_mem we_i", false,-1);
        tracep->declBus(c+1290,"Azadi_top_verilator top_verilator debug_module i_dm_mem addr_i", false,-1, 31,0);
        tracep->declBus(c+1289,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_i", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator debug_module i_dm_mem be_i", false,-1, 3,0);
        tracep->declBus(c+618,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_o", false,-1, 31,0);
        tracep->declBus(c+4699,"Azadi_top_verilator top_verilator debug_module i_dm_mem DbgAddressBits", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module i_dm_mem HartSelLen", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator debug_module i_dm_mem MaxAar", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator debug_module i_dm_mem HasSndScratch", false,-1);
        tracep->declBus(c+4700,"Azadi_top_verilator top_verilator debug_module i_dm_mem LoadBaseAddr", false,-1, 4,0);
        tracep->declBus(c+4701,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataBaseAddr", false,-1, 11,0);
        tracep->declBus(c+4702,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataEndAddr", false,-1, 11,0);
        tracep->declBus(c+4703,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufBaseAddr", false,-1, 11,0);
        tracep->declBus(c+4704,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufEndAddr", false,-1, 11,0);
        tracep->declBus(c+4705,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdBaseAddr", false,-1, 11,0);
        tracep->declBus(c+4706,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdEndAddr", false,-1, 11,0);
        tracep->declBus(c+4707,"Azadi_top_verilator top_verilator debug_module i_dm_mem WhereToAddr", false,-1, 11,0);
        tracep->declBus(c+4708,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsBaseAddr", false,-1, 11,0);
        tracep->declBus(c+4709,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsEndAddr", false,-1, 11,0);
        tracep->declBus(c+4710,"Azadi_top_verilator top_verilator debug_module i_dm_mem HaltedAddr", false,-1, 11,0);
        tracep->declBus(c+4711,"Azadi_top_verilator top_verilator debug_module i_dm_mem GoingAddr", false,-1, 11,0);
        tracep->declBus(c+4712,"Azadi_top_verilator top_verilator debug_module i_dm_mem ResumingAddr", false,-1, 11,0);
        tracep->declBus(c+4713,"Azadi_top_verilator top_verilator debug_module i_dm_mem ExceptionAddr", false,-1, 11,0);
        tracep->declArray(c+591,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf", false,-1, 255,0);
        tracep->declArray(c+659,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd", false,-1, 511,0);
        tracep->declBus(c+1304,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d", false,-1, 0,0);
        tracep->declBus(c+585,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q", false,-1, 0,0);
        tracep->declBus(c+1305,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d", false,-1, 0,0);
        tracep->declBus(c+586,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q", false,-1, 0,0);
        tracep->declBit(c+675,"Azadi_top_verilator top_verilator debug_module i_dm_mem resume", false,-1);
        tracep->declBit(c+676,"Azadi_top_verilator top_verilator debug_module i_dm_mem go", false,-1);
        tracep->declBit(c+1306,"Azadi_top_verilator top_verilator debug_module i_dm_mem going", false,-1);
        tracep->declBit(c+1307,"Azadi_top_verilator top_verilator debug_module i_dm_mem exception", false,-1);
        tracep->declBit(c+677,"Azadi_top_verilator top_verilator debug_module i_dm_mem unsupported_command", false,-1);
        tracep->declQuad(c+517,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_rdata", false,-1, 63,0);
        tracep->declQuad(c+1308,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_d", false,-1, 63,0);
        tracep->declQuad(c+678,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_q", false,-1, 63,0);
        tracep->declBit(c+680,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_enable32_q", false,-1);
        tracep->declBus(c+681,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel", false,-1, 0,0);
        tracep->declBus(c+1310,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_hartsel", false,-1, 0,0);
        tracep->declBus(c+682,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_aligned", false,-1, 1,0);
        tracep->declBus(c+683,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_aligned", false,-1, 1,0);
        tracep->declBus(c+1311,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d_aligned", false,-1, 1,0);
        tracep->declBus(c+646,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q_aligned", false,-1, 1,0);
        tracep->declBus(c+1312,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_aligned", false,-1, 1,0);
        tracep->declBus(c+682,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_wdata_aligned", false,-1, 1,0);
        tracep->declBus(c+1313,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d_aligned", false,-1, 1,0);
        tracep->declBus(c+645,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q_aligned", false,-1, 1,0);
        tracep->declBit(c+1314,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_d", false,-1);
        tracep->declBit(c+684,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_q", false,-1);
        tracep->declBus(c+685,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar", false,-1, 23,0);
        tracep->declBus(c+1315,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_d", false,-1, 1,0);
        tracep->declBus(c+686,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_q", false,-1, 1,0);
        tracep->declQuad(c+687,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_mux", false,-1, 63,0);
        tracep->declQuad(c+1316,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_bits", false,-1, 63,0);
        tracep->declQuad(c+1318,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata", false,-1, 63,0);
        tracep->declQuad(c+1320,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_addr", false,-1, 63,0);
        tracep->declBus(c+1322,"Azadi_top_verilator top_verilator debug_module i_dm_mem p_rw_logic unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom clk_i", false,-1);
        tracep->declBit(c+1287,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom req_i", false,-1);
        tracep->declQuad(c+1320,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_i", false,-1, 63,0);
        tracep->declQuad(c+517,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom rdata_o", false,-1, 63,0);
        tracep->declBus(c+4714,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom RomSize", false,-1, 31,0);
        tracep->declArray(c+4715,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem", false,-1, 1215,0);
        tracep->declBus(c+519,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_q", false,-1, 4,0);
        tracep->declBus(c+4640,"Azadi_top_verilator top_verilator debug_module dap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module dap clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dap rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module dap testmode_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dap dmi_rst_no", false,-1);
        tracep->declQuad(c+4327,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o", false,-1, 40,0);
        tracep->declBit(c+4180,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid_o", false,-1);
        tracep->declBit(c+613,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready_i", false,-1);
        tracep->declQuad(c+611,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_i", false,-1, 33,0);
        tracep->declBit(c+4181,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready_o", false,-1);
        tracep->declBit(c+614,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid_i", false,-1);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap tck_i", false,-1);
        tracep->declBit(c+690,"Azadi_top_verilator top_verilator debug_module dap tms_i", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator debug_module dap trst_ni", false,-1);
        tracep->declBit(c+691,"Azadi_top_verilator top_verilator debug_module dap td_i", false,-1);
        tracep->declBit(c+3538,"Azadi_top_verilator top_verilator debug_module dap td_o", false,-1);
        tracep->declBit(c+3539,"Azadi_top_verilator top_verilator debug_module dap tdo_oe_o", false,-1);
        tracep->declBit(c+4215,"Azadi_top_verilator top_verilator debug_module dap test_logic_reset", false,-1);
        tracep->declBit(c+4216,"Azadi_top_verilator top_verilator debug_module dap shift_dr", false,-1);
        tracep->declBit(c+4217,"Azadi_top_verilator top_verilator debug_module dap update_dr", false,-1);
        tracep->declBit(c+4218,"Azadi_top_verilator top_verilator debug_module dap capture_dr", false,-1);
        tracep->declBit(c+4194,"Azadi_top_verilator top_verilator debug_module dap dmi_access", false,-1);
        tracep->declBit(c+4195,"Azadi_top_verilator top_verilator debug_module dap dtmcs_select", false,-1);
        tracep->declBit(c+4196,"Azadi_top_verilator top_verilator debug_module dap dmi_reset", false,-1);
        tracep->declBit(c+691,"Azadi_top_verilator top_verilator debug_module dap dmi_tdi", false,-1);
        tracep->declBit(c+4197,"Azadi_top_verilator top_verilator debug_module dap dmi_tdo", false,-1);
        tracep->declQuad(c+4198,"Azadi_top_verilator top_verilator debug_module dap dmi_req", false,-1, 40,0);
        tracep->declBit(c+4200,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready", false,-1);
        tracep->declBit(c+3510,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid", false,-1);
        tracep->declQuad(c+4552,"Azadi_top_verilator top_verilator debug_module dap dmi_resp", false,-1, 33,0);
        tracep->declBit(c+3511,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready", false,-1);
        tracep->declBus(c+4219,"Azadi_top_verilator top_verilator debug_module dap state_d", false,-1, 2,0);
        tracep->declBus(c+3512,"Azadi_top_verilator top_verilator debug_module dap state_q", false,-1, 2,0);
        tracep->declQuad(c+4220,"Azadi_top_verilator top_verilator debug_module dap dr_d", false,-1, 40,0);
        tracep->declQuad(c+4201,"Azadi_top_verilator top_verilator debug_module dap dr_q", false,-1, 40,0);
        tracep->declBus(c+4222,"Azadi_top_verilator top_verilator debug_module dap address_d", false,-1, 6,0);
        tracep->declBus(c+3513,"Azadi_top_verilator top_verilator debug_module dap address_q", false,-1, 6,0);
        tracep->declBus(c+4223,"Azadi_top_verilator top_verilator debug_module dap data_d", false,-1, 31,0);
        tracep->declBus(c+3514,"Azadi_top_verilator top_verilator debug_module dap data_q", false,-1, 31,0);
        tracep->declQuad(c+4201,"Azadi_top_verilator top_verilator debug_module dap dmi", false,-1, 40,0);
        tracep->declBit(c+4224,"Azadi_top_verilator top_verilator debug_module dap error_dmi_busy", false,-1);
        tracep->declBus(c+4225,"Azadi_top_verilator top_verilator debug_module dap error_d", false,-1, 1,0);
        tracep->declBus(c+3515,"Azadi_top_verilator top_verilator debug_module dap error_q", false,-1, 1,0);
        tracep->declBus(c+4688,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IrLength", false,-1, 31,0);
        tracep->declBus(c+4640,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_i", false,-1);
        tracep->declBit(c+690,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tms_i", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap trst_ni", false,-1);
        tracep->declBit(c+691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_i", false,-1);
        tracep->declBit(c+3538,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_o", false,-1);
        tracep->declBit(c+3539,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_oe_o", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap testmode_i", false,-1);
        tracep->declBit(c+4215,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap test_logic_reset_o", false,-1);
        tracep->declBit(c+4216,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_dr_o", false,-1);
        tracep->declBit(c+4217,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_dr_o", false,-1);
        tracep->declBit(c+4218,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_dr_o", false,-1);
        tracep->declBit(c+4194,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_access_o", false,-1);
        tracep->declBit(c+4195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_select_o", false,-1);
        tracep->declBit(c+4196,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_reset_o", false,-1);
        tracep->declBus(c+3515,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_error_i", false,-1, 1,0);
        tracep->declBit(c+691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdi_o", false,-1);
        tracep->declBit(c+4197,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdo_i", false,-1);
        tracep->declBus(c+3516,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_q", false,-1, 3,0);
        tracep->declBus(c+4226,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_d", false,-1, 3,0);
        tracep->declBus(c+4227,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_d", false,-1, 4,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_q", false,-1, 4,0);
        tracep->declBus(c+4228,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_d", false,-1, 4,0);
        tracep->declBus(c+4204,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_q", false,-1, 4,0);
        tracep->declBit(c+4229,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_ir", false,-1);
        tracep->declBit(c+4230,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_ir", false,-1);
        tracep->declBit(c+4231,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_ir", false,-1);
        tracep->declBus(c+4232,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_d", false,-1, 31,0);
        tracep->declBus(c+4205,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_q", false,-1, 31,0);
        tracep->declBit(c+4206,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_select", false,-1);
        tracep->declBit(c+4207,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_select", false,-1);
        tracep->declBus(c+4233,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d", false,-1, 31,0);
        tracep->declBus(c+4208,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q", false,-1, 31,0);
        tracep->declBit(c+4234,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_d", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_q", false,-1);
        tracep->declBit(c+4554,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_mux", false,-1);
        tracep->declBit(c+692,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_n", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv HasScanMode", false,-1);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv scanmode_i", false,-1);
        tracep->declBit(c+692,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_no", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux NoFpgaBufG", false,-1);
        tracep->declBit(c+692,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk0_i", false,-1);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk1_i", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux sel_i", false,-1);
        tracep->declBit(c+692,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk_o", false,-1);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc tck_i", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc trst_ni", false,-1);
        tracep->declQuad(c+4198,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i", false,-1, 40,0);
        tracep->declBit(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_o", false,-1);
        tracep->declBit(c+3510,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_i", false,-1);
        tracep->declQuad(c+4552,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_resp_o", false,-1, 33,0);
        tracep->declBit(c+3511,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_o", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_i", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc rst_ni", false,-1);
        tracep->declQuad(c+4327,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o", false,-1, 40,0);
        tracep->declBit(c+4180,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_o", false,-1);
        tracep->declBit(c+613,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_i", false,-1);
        tracep->declQuad(c+611,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_resp_i", false,-1, 33,0);
        tracep->declBit(c+4181,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_o", false,-1);
        tracep->declBit(c+614,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_i", false,-1);
        tracep->declBus(c+4753,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Width", false,-1, 31,0);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Depth", false,-1, 31,0);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthW", false,-1, 31,0);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_wr_i", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_wr_ni", false,-1);
        tracep->declBit(c+3510,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wvalid_i", false,-1);
        tracep->declBit(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wready_o", false,-1);
        tracep->declQuad(c+4198,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdata_i", false,-1, 40,0);
        tracep->declBus(c+4555,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdepth_o", false,-1, 2,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_rd_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_rd_ni", false,-1);
        tracep->declBit(c+4180,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rvalid_o", false,-1);
        tracep->declBit(c+613,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rready_i", false,-1);
        tracep->declQuad(c+4327,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdata_o", false,-1, 40,0);
        tracep->declBus(c+4556,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdepth_o", false,-1, 2,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4755,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthMinus1", false,-1, 1,0);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4210,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+4183,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr", false,-1, 2,0);
        tracep->declBus(c+693,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_sync_combi", false,-1, 2,0);
        tracep->declBus(c+3517,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_sync", false,-1, 2,0);
        tracep->declBus(c+694,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+3518,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+3519,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray", false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray", false,-1, 2,0);
        tracep->declBit(c+4211,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_wptr", false,-1);
        tracep->declBit(c+4182,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_rptr", false,-1);
        tracep->declBit(c+4185,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req empty", false,-1);
        tracep->declBit(c+4212,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_wclk", false,-1);
        tracep->declBit(c+4557,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_rclk", false,-1);
        tracep->declBit(c+4213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_msb", false,-1);
        tracep->declBit(c+3520,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_msb", false,-1);
        tracep->declBus(c+4214,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_value", false,-1, 1,0);
        tracep->declBus(c+3521,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_value", false,-1, 1,0);
        tracep->declBit(c+4186,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_msb", false,-1);
        tracep->declBit(c+695,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_msb", false,-1);
        tracep->declBus(c+4187,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_value", false,-1, 1,0);
        tracep->declBus(c+696,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_value", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+3540+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req storage", true,(i+0), 40,0);}}
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr rst_ni", false,-1);
        tracep->declBus(c+3519,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr d_i", false,-1, 2,0);
        tracep->declBus(c+694,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr q_o", false,-1, 2,0);
        tracep->declBus(c+697,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr intq", false,-1, 2,0);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+3519,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+697,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+697,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+694,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr clk_i", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr rst_ni", false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr d_i", false,-1, 2,0);
        tracep->declBus(c+3518,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr q_o", false,-1, 2,0);
        tracep->declBus(c+3522,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr intq", false,-1, 2,0);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+3522,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+3522,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+3518,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+4758,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Width", false,-1, 31,0);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Depth", false,-1, 31,0);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_wr_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_wr_ni", false,-1);
        tracep->declBit(c+614,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wvalid_i", false,-1);
        tracep->declBit(c+4181,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wready_o", false,-1);
        tracep->declQuad(c+611,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdata_i", false,-1, 33,0);
        tracep->declBus(c+4558,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdepth_o", false,-1, 2,0);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_rd_i", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_rd_ni", false,-1);
        tracep->declBit(c+3511,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rvalid_o", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rready_i", false,-1);
        tracep->declQuad(c+4552,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdata_o", false,-1, 33,0);
        tracep->declBus(c+3523,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdepth_o", false,-1, 2,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4755,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthMinus1", false,-1, 1,0);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4188,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+3524,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr", false,-1, 2,0);
        tracep->declBus(c+3525,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_sync_combi", false,-1, 2,0);
        tracep->declBus(c+698,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_sync", false,-1, 2,0);
        tracep->declBus(c+3526,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+699,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+4189,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray", false,-1, 2,0);
        tracep->declBus(c+3527,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray", false,-1, 2,0);
        tracep->declBit(c+4190,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_wptr", false,-1);
        tracep->declBit(c+3511,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_rptr", false,-1);
        tracep->declBit(c+3528,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp empty", false,-1);
        tracep->declBit(c+4191,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_wclk", false,-1);
        tracep->declBit(c+3529,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_rclk", false,-1);
        tracep->declBit(c+4192,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_msb", false,-1);
        tracep->declBit(c+700,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_msb", false,-1);
        tracep->declBus(c+4193,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_value", false,-1, 1,0);
        tracep->declBus(c+701,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_value", false,-1, 1,0);
        tracep->declBit(c+3530,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_msb", false,-1);
        tracep->declBit(c+3531,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_msb", false,-1);
        tracep->declBus(c+3532,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_value", false,-1, 1,0);
        tracep->declBus(c+3533,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_value", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+520+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp storage", true,(i+0), 33,0);}}
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr clk_i", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr rst_ni", false,-1);
        tracep->declBus(c+4189,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr d_i", false,-1, 2,0);
        tracep->declBus(c+3526,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr q_o", false,-1, 2,0);
        tracep->declBus(c+3534,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr intq", false,-1, 2,0);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+4189,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+3534,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+3534,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+3526,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr rst_ni", false,-1);
        tracep->declBus(c+3527,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr d_i", false,-1, 2,0);
        tracep->declBus(c+699,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr q_o", false,-1, 2,0);
        tracep->declBus(c+702,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr intq", false,-1, 2,0);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+3527,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+702,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+702,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+699,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+4759,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ByteAccess", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnWrite", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnRead", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rst_ni", false,-1);
        tracep->declArray(c+967,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i", false,-1, 85,0);
        tracep->declQuad(c+579,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o", false,-1, 51,0);
        tracep->declBit(c+1287,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem req_o", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem gnt_i", false,-1);
        tracep->declBit(c+1288,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem we_o", false,-1);
        tracep->declBus(c+1291,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem addr_o", false,-1, 29,0);
        tracep->declBus(c+1289,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+1323,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+618,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+619,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rvalid_i", false,-1);
        tracep->declBus(c+4665,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+4761,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4762,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4763,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+761,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+703,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wready", false,-1);
        tracep->declBit(c+704,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+1324,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rready", false,-1);
        tracep->declBus(c+1325,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata", false,-1, 12,0);
        tracep->declBus(c+705,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata", false,-1, 12,0);
        tracep->declBit(c+1326,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+706,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+707,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+1327,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wdata", false,-1, 4,0);
        tracep->declBus(c+708,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rdata", false,-1, 4,0);
        tracep->declBit(c+707,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+709,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wready", false,-1);
        tracep->declBit(c+710,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+762,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rready", false,-1);
        tracep->declQuad(c+711,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wdata", false,-1, 32,0);
        tracep->declQuad(c+713,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rdata", false,-1, 32,0);
        tracep->declBit(c+1328,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem error_internal", false,-1);
        tracep->declBit(c+1329,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_attr_error", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_vld_error", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rd_vld_error", false,-1);
        tracep->declBit(c+1330,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tlul_error", false,-1);
        tracep->declBit(c+761,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem a_ack", false,-1);
        tracep->declBit(c+1324,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_ack", false,-1);
        tracep->declBit(c+1287,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sram_ack", false,-1);
        tracep->declBit(c+715,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_valid", false,-1);
        tracep->declBit(c+716,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_error", false,-1);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem woffset", false,-1, 0,0);
        tracep->declBus(c+1323,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_int", false,-1, 31,0);
        tracep->declBus(c+1289,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_int", false,-1, 31,0);
        tracep->declBus(c+717,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata", false,-1, 31,0);
        tracep->declBus(c+718,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rmask", false,-1, 31,0);
        tracep->declBus(c+719,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unused_rerror", false,-1);
        tracep->declBus(c+1331,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4764,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err rst_ni", false,-1);
        tracep->declArray(c+967,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i", false,-1, 85,0);
        tracep->declBit(c+1330,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err err_o", false,-1);
        tracep->declBus(c+4765,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+1332,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+1333,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+1334,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_full", false,-1);
        tracep->declBit(c+1335,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_partial", false,-1);
        tracep->declBit(c+1336,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_get", false,-1);
        tracep->declBit(c+1337,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+1338,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask_chk", false,-1);
        tracep->declBit(c+1339,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+1340,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+761,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+703,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+1325,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+704,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1324,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+705,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+720,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+721,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+722,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+1341,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+763,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+723,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+724,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+723,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+725,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+726,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+727,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+728,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+528,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage", false,-1, 12,0);
        tracep->declBus(c+529,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+529,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+4688,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+1326,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+706,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+1327,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+729,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+707,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+708,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+730,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+731,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+732,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+1342,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+733,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+734,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+735,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+734,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+736,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+737,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+738,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+530,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage", false,-1, 4,0);
        tracep->declBus(c+531,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+531,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+4767,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+707,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+709,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+711,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+710,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+762,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+713,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+740,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+741,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+743,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+744,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+745,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+746,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+747,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+748,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+749,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+750,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+532,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage", false,-1, 32,0);
        tracep->declQuad(c+534,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+4559,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith clk_main_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith rst_main_ni", false,-1);
        tracep->declArray(c+939,"Azadi_top_verilator top_verilator main_swith tl_brqif_i", false,-1, 85,0);
        tracep->declQuad(c+942,"Azadi_top_verilator top_verilator main_swith tl_brqif_o", false,-1, 51,0);
        tracep->declArray(c+949,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i", false,-1, 85,0);
        tracep->declQuad(c+952,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o", false,-1, 51,0);
        tracep->declArray(c+576,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i", false,-1, 85,0);
        tracep->declQuad(c+965,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o", false,-1, 51,0);
        tracep->declArray(c+944,"Azadi_top_verilator top_verilator main_swith tl_iccm_o", false,-1, 85,0);
        tracep->declQuad(c+947,"Azadi_top_verilator top_verilator main_swith tl_iccm_i", false,-1, 51,0);
        tracep->declArray(c+967,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o", false,-1, 85,0);
        tracep->declQuad(c+579,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i", false,-1, 51,0);
        tracep->declArray(c+954,"Azadi_top_verilator top_verilator main_swith tl_dccm_o", false,-1, 85,0);
        tracep->declQuad(c+3435,"Azadi_top_verilator top_verilator main_swith tl_dccm_i", false,-1, 51,0);
        tracep->declArray(c+1343,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o", false,-1, 85,0);
        tracep->declQuad(c+4768,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i", false,-1, 51,0);
        tracep->declArray(c+1346,"Azadi_top_verilator top_verilator main_swith tl_timer0_o", false,-1, 85,0);
        tracep->declQuad(c+4770,"Azadi_top_verilator top_verilator main_swith tl_timer0_i", false,-1, 51,0);
        tracep->declArray(c+1349,"Azadi_top_verilator top_verilator main_swith tl_timer1_o", false,-1, 85,0);
        tracep->declQuad(c+4772,"Azadi_top_verilator top_verilator main_swith tl_timer1_i", false,-1, 51,0);
        tracep->declArray(c+1352,"Azadi_top_verilator top_verilator main_swith tl_timer2_o", false,-1, 85,0);
        tracep->declQuad(c+4774,"Azadi_top_verilator top_verilator main_swith tl_timer2_i", false,-1, 51,0);
        tracep->declArray(c+1355,"Azadi_top_verilator top_verilator main_swith tl_timer3_o", false,-1, 85,0);
        tracep->declQuad(c+4776,"Azadi_top_verilator top_verilator main_swith tl_timer3_i", false,-1, 51,0);
        tracep->declArray(c+1358,"Azadi_top_verilator top_verilator main_swith tl_timer4_o", false,-1, 85,0);
        tracep->declQuad(c+4778,"Azadi_top_verilator top_verilator main_swith tl_timer4_i", false,-1, 51,0);
        tracep->declArray(c+1361,"Azadi_top_verilator top_verilator main_swith tl_plic_o", false,-1, 85,0);
        tracep->declQuad(c+4780,"Azadi_top_verilator top_verilator main_swith tl_plic_i", false,-1, 51,0);
        tracep->declArray(c+957,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o", false,-1, 85,0);
        tracep->declQuad(c+960,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i", false,-1, 51,0);
        tracep->declBit(c+4782,"Azadi_top_verilator top_verilator main_swith scanmode_i", false,-1);
        tracep->declBit(c+4782,"Azadi_top_verilator top_verilator main_swith unused_scanmode", false,-1);
        tracep->declArray(c+939,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n", false,-1, 85,0);
        tracep->declQuad(c+942,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu", false,-1, 51,0);
        tracep->declBus(c+1364,"Azadi_top_verilator top_verilator main_swith device_sel_h1", false,-1, 1,0);
        tracep->declArray(c+1365,"Azadi_top_verilator top_verilator main_swith s1n_to_dv(0)", false,-1, 85,0);
        tracep->declArray(c+1368,"Azadi_top_verilator top_verilator main_swith s1n_to_dv(1)", false,-1, 85,0);
        tracep->declQuad(c+765,"Azadi_top_verilator top_verilator main_swith dv_to_s1n(0)", false,-1, 51,0);
        tracep->declQuad(c+767,"Azadi_top_verilator top_verilator main_swith dv_to_s1n(1)", false,-1, 51,0);
        tracep->declArray(c+949,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n", false,-1, 85,0);
        tracep->declQuad(c+952,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu", false,-1, 51,0);
        tracep->declBus(c+1371,"Azadi_top_verilator top_verilator main_swith device_sel_h2", false,-1, 3,0);
        tracep->declArray(c+1372,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(0)", false,-1, 85,0);
        tracep->declArray(c+1375,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(1)", false,-1, 85,0);
        tracep->declArray(c+1378,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(2)", false,-1, 85,0);
        tracep->declArray(c+1381,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(3)", false,-1, 85,0);
        tracep->declArray(c+1384,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(4)", false,-1, 85,0);
        tracep->declArray(c+1387,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(5)", false,-1, 85,0);
        tracep->declArray(c+1390,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(6)", false,-1, 85,0);
        tracep->declArray(c+1393,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(7)", false,-1, 85,0);
        tracep->declArray(c+1396,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(8)", false,-1, 85,0);
        tracep->declQuad(c+1399,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(0)", false,-1, 51,0);
        tracep->declQuad(c+1401,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(1)", false,-1, 51,0);
        tracep->declQuad(c+1403,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(2)", false,-1, 51,0);
        tracep->declQuad(c+1405,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(3)", false,-1, 51,0);
        tracep->declQuad(c+1407,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(4)", false,-1, 51,0);
        tracep->declQuad(c+1409,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(5)", false,-1, 51,0);
        tracep->declQuad(c+1411,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(6)", false,-1, 51,0);
        tracep->declQuad(c+1413,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(7)", false,-1, 51,0);
        tracep->declQuad(c+1415,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(8)", false,-1, 51,0);
        tracep->declArray(c+576,"Azadi_top_verilator top_verilator main_swith dm_to_s1n", false,-1, 85,0);
        tracep->declQuad(c+965,"Azadi_top_verilator top_verilator main_swith s1n_to_dm", false,-1, 51,0);
        tracep->declBus(c+751,"Azadi_top_verilator top_verilator main_swith device_sel_h3", false,-1, 3,0);
        tracep->declArray(c+3548,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(0)", false,-1, 85,0);
        tracep->declArray(c+3551,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(1)", false,-1, 85,0);
        tracep->declArray(c+3554,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(2)", false,-1, 85,0);
        tracep->declArray(c+3557,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(3)", false,-1, 85,0);
        tracep->declArray(c+3560,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(4)", false,-1, 85,0);
        tracep->declArray(c+3563,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(5)", false,-1, 85,0);
        tracep->declArray(c+3566,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(6)", false,-1, 85,0);
        tracep->declArray(c+3569,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(7)", false,-1, 85,0);
        tracep->declArray(c+3572,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(8)", false,-1, 85,0);
        tracep->declQuad(c+1417,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(0)", false,-1, 51,0);
        tracep->declQuad(c+1419,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(1)", false,-1, 51,0);
        tracep->declQuad(c+1421,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(2)", false,-1, 51,0);
        tracep->declQuad(c+1423,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(3)", false,-1, 51,0);
        tracep->declQuad(c+1425,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(4)", false,-1, 51,0);
        tracep->declQuad(c+1427,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(5)", false,-1, 51,0);
        tracep->declQuad(c+1429,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(6)", false,-1, 51,0);
        tracep->declQuad(c+1431,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(7)", false,-1, 51,0);
        tracep->declQuad(c+1433,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(8)", false,-1, 51,0);
        tracep->declArray(c+3326,"Azadi_top_verilator top_verilator main_swith socket_m1_0_i(0)", false,-1, 85,0);
        tracep->declArray(c+3329,"Azadi_top_verilator top_verilator main_swith socket_m1_0_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1435,"Azadi_top_verilator top_verilator main_swith socket_m1_0_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1437,"Azadi_top_verilator top_verilator main_swith socket_m1_0_o(1)", false,-1, 51,0);
        tracep->declArray(c+3332,"Azadi_top_verilator top_verilator main_swith socket_m1_1_i(0)", false,-1, 85,0);
        tracep->declArray(c+3335,"Azadi_top_verilator top_verilator main_swith socket_m1_1_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1439,"Azadi_top_verilator top_verilator main_swith socket_m1_1_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1441,"Azadi_top_verilator top_verilator main_swith socket_m1_1_o(1)", false,-1, 51,0);
        tracep->declArray(c+3338,"Azadi_top_verilator top_verilator main_swith socket_m1_2_i(0)", false,-1, 85,0);
        tracep->declArray(c+3341,"Azadi_top_verilator top_verilator main_swith socket_m1_2_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1443,"Azadi_top_verilator top_verilator main_swith socket_m1_2_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1445,"Azadi_top_verilator top_verilator main_swith socket_m1_2_o(1)", false,-1, 51,0);
        tracep->declArray(c+3344,"Azadi_top_verilator top_verilator main_swith socket_m1_3_i(0)", false,-1, 85,0);
        tracep->declArray(c+3347,"Azadi_top_verilator top_verilator main_swith socket_m1_3_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1447,"Azadi_top_verilator top_verilator main_swith socket_m1_3_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1449,"Azadi_top_verilator top_verilator main_swith socket_m1_3_o(1)", false,-1, 51,0);
        tracep->declArray(c+3350,"Azadi_top_verilator top_verilator main_swith socket_m1_4_i(0)", false,-1, 85,0);
        tracep->declArray(c+3353,"Azadi_top_verilator top_verilator main_swith socket_m1_4_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1451,"Azadi_top_verilator top_verilator main_swith socket_m1_4_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1453,"Azadi_top_verilator top_verilator main_swith socket_m1_4_o(1)", false,-1, 51,0);
        tracep->declArray(c+3356,"Azadi_top_verilator top_verilator main_swith socket_m1_5_i(0)", false,-1, 85,0);
        tracep->declArray(c+3359,"Azadi_top_verilator top_verilator main_swith socket_m1_5_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1455,"Azadi_top_verilator top_verilator main_swith socket_m1_5_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1457,"Azadi_top_verilator top_verilator main_swith socket_m1_5_o(1)", false,-1, 51,0);
        tracep->declArray(c+3362,"Azadi_top_verilator top_verilator main_swith socket_m1_6_i(0)", false,-1, 85,0);
        tracep->declArray(c+3365,"Azadi_top_verilator top_verilator main_swith socket_m1_6_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1459,"Azadi_top_verilator top_verilator main_swith socket_m1_6_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1461,"Azadi_top_verilator top_verilator main_swith socket_m1_6_o(1)", false,-1, 51,0);
        tracep->declArray(c+3368,"Azadi_top_verilator top_verilator main_swith socket_m1_7_i(0)", false,-1, 85,0);
        tracep->declArray(c+3371,"Azadi_top_verilator top_verilator main_swith socket_m1_7_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1463,"Azadi_top_verilator top_verilator main_swith socket_m1_7_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1465,"Azadi_top_verilator top_verilator main_swith socket_m1_7_o(1)", false,-1, 51,0);
        tracep->declArray(c+3374,"Azadi_top_verilator top_verilator main_swith socket_m1_8_i(0)", false,-1, 85,0);
        tracep->declArray(c+3377,"Azadi_top_verilator top_verilator main_swith socket_m1_8_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1467,"Azadi_top_verilator top_verilator main_swith socket_m1_8_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1469,"Azadi_top_verilator top_verilator main_swith socket_m1_8_o(1)", false,-1, 51,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith host_1 N", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 HReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 HRspPass", false,-1);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith host_1 DReqPass", false,-1, 1,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith host_1 DRspPass", false,-1, 1,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith host_1 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith host_1 HRspDepth", false,-1, 3,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith host_1 DReqDepth", false,-1, 7,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith host_1 DRspDepth", false,-1, 7,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith host_1 NWD", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_1 clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_1 rst_ni", false,-1);
        tracep->declArray(c+939,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+942,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1471,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0)", false,-1, 85,0);
        tracep->declArray(c+1474,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1)", false,-1, 85,0);
        tracep->declQuad(c+1477,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1479,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1)", false,-1, 51,0);
        tracep->declBus(c+1364,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_i", false,-1, 1,0);
        tracep->declBus(c+1481,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_t", false,-1, 1,0);
        tracep->declArray(c+1482,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o", false,-1, 85,0);
        tracep->declQuad(c+1485,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i", false,-1, 51,0);
        tracep->declBus(c+4786,"Azadi_top_verilator top_verilator main_swith host_1 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+4787,"Azadi_top_verilator top_verilator main_swith host_1 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+104,"Azadi_top_verilator top_verilator main_swith host_1 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+105,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_outstanding", false,-1, 1,0);
        tracep->declBit(c+1487,"Azadi_top_verilator top_verilator main_swith host_1 hold_all_requests", false,-1);
        tracep->declBit(c+1488,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_req", false,-1);
        tracep->declBit(c+1489,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_rsp", false,-1);
        tracep->declArray(c+1490,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0)", false,-1, 85,0);
        tracep->declArray(c+1493,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1)", false,-1, 85,0);
        tracep->declArray(c+1496,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2)", false,-1, 85,0);
        tracep->declQuad(c+1499,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1501,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1)", false,-1, 51,0);
        tracep->declQuad(c+1503,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2)", false,-1, 51,0);
        tracep->declQuad(c+1505,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p", false,-1, 51,0);
        tracep->declBit(c+1507,"Azadi_top_verilator top_verilator main_swith host_1 hfifo_reqready", false,-1);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rst_ni", false,-1);
        tracep->declArray(c+939,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+942,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1482,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1485,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i", false,-1, 51,0);
        tracep->declBus(c+1364,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_i", false,-1, 1,0);
        tracep->declBus(c+1481,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_o", false,-1, 1,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+1508,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1509,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+1510,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wdata_i", false,-1, 85,0);
        tracep->declBit(c+1508,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1509,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+1510,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rdata_o", false,-1, 85,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+1513,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1514,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+1515,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1513,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1514,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+1515,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_1 err_resp clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_1 err_resp rst_ni", false,-1);
        tracep->declArray(c+1517,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+443,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o", false,-1, 51,0);
        tracep->declBus(c+106,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+107,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+108,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+109,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_req_pending", false,-1);
        tracep->declBit(c+110,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_rsp_pending", false,-1);
        tracep->declBus(c+4791,"Azadi_top_verilator top_verilator main_swith host_2 N", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 HReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 HRspPass", false,-1);
        tracep->declBus(c+4792,"Azadi_top_verilator top_verilator main_swith host_2 DReqPass", false,-1, 8,0);
        tracep->declBus(c+4792,"Azadi_top_verilator top_verilator main_swith host_2 DRspPass", false,-1, 8,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith host_2 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith host_2 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+4793,"Azadi_top_verilator top_verilator main_swith host_2 DReqDepth", false,-1, 35,0);
        tracep->declQuad(c+4793,"Azadi_top_verilator top_verilator main_swith host_2 DRspDepth", false,-1, 35,0);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator main_swith host_2 NWD", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 rst_ni", false,-1);
        tracep->declArray(c+949,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+952,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1520,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0)", false,-1, 85,0);
        tracep->declArray(c+1523,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1)", false,-1, 85,0);
        tracep->declArray(c+1526,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2)", false,-1, 85,0);
        tracep->declArray(c+1529,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3)", false,-1, 85,0);
        tracep->declArray(c+1532,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4)", false,-1, 85,0);
        tracep->declArray(c+1535,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5)", false,-1, 85,0);
        tracep->declArray(c+1538,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6)", false,-1, 85,0);
        tracep->declArray(c+1541,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7)", false,-1, 85,0);
        tracep->declArray(c+1544,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8)", false,-1, 85,0);
        tracep->declQuad(c+1547,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1549,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1)", false,-1, 51,0);
        tracep->declQuad(c+1551,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2)", false,-1, 51,0);
        tracep->declQuad(c+1553,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3)", false,-1, 51,0);
        tracep->declQuad(c+1555,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4)", false,-1, 51,0);
        tracep->declQuad(c+1557,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5)", false,-1, 51,0);
        tracep->declQuad(c+1559,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6)", false,-1, 51,0);
        tracep->declQuad(c+1561,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7)", false,-1, 51,0);
        tracep->declQuad(c+1563,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8)", false,-1, 51,0);
        tracep->declBus(c+1371,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+1565,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_t", false,-1, 3,0);
        tracep->declArray(c+1566,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o", false,-1, 85,0);
        tracep->declQuad(c+1569,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i", false,-1, 51,0);
        tracep->declBus(c+4786,"Azadi_top_verilator top_verilator main_swith host_2 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+4787,"Azadi_top_verilator top_verilator main_swith host_2 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+111,"Azadi_top_verilator top_verilator main_swith host_2 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+112,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+1571,"Azadi_top_verilator top_verilator main_swith host_2 hold_all_requests", false,-1);
        tracep->declBit(c+1572,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_req", false,-1);
        tracep->declBit(c+1573,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_rsp", false,-1);
        tracep->declArray(c+1574,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0)", false,-1, 85,0);
        tracep->declArray(c+1577,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1)", false,-1, 85,0);
        tracep->declArray(c+1580,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2)", false,-1, 85,0);
        tracep->declArray(c+1583,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3)", false,-1, 85,0);
        tracep->declArray(c+1586,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4)", false,-1, 85,0);
        tracep->declArray(c+1589,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5)", false,-1, 85,0);
        tracep->declArray(c+1592,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6)", false,-1, 85,0);
        tracep->declArray(c+1595,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7)", false,-1, 85,0);
        tracep->declArray(c+1598,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8)", false,-1, 85,0);
        tracep->declArray(c+1601,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9)", false,-1, 85,0);
        tracep->declQuad(c+1604,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1606,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1)", false,-1, 51,0);
        tracep->declQuad(c+1608,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2)", false,-1, 51,0);
        tracep->declQuad(c+1610,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3)", false,-1, 51,0);
        tracep->declQuad(c+1612,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4)", false,-1, 51,0);
        tracep->declQuad(c+1614,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5)", false,-1, 51,0);
        tracep->declQuad(c+1616,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6)", false,-1, 51,0);
        tracep->declQuad(c+1618,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7)", false,-1, 51,0);
        tracep->declQuad(c+1620,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8)", false,-1, 51,0);
        tracep->declQuad(c+1622,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9)", false,-1, 51,0);
        tracep->declQuad(c+1624,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p", false,-1, 51,0);
        tracep->declBit(c+1626,"Azadi_top_verilator top_verilator main_swith host_2 hfifo_reqready", false,-1);
        tracep->declBus(c+4795,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+4795,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rst_ni", false,-1);
        tracep->declArray(c+949,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+952,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1566,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1569,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i", false,-1, 51,0);
        tracep->declBus(c+1371,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+1565,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4796,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4796,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+1627,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1628,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+1629,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+1627,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1628,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+1629,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+1632,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1633,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+1634,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1632,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1633,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+1634,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 err_resp clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 err_resp rst_ni", false,-1);
        tracep->declArray(c+1636,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+445,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o", false,-1, 51,0);
        tracep->declBus(c+113,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+114,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+115,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+116,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_req_pending", false,-1);
        tracep->declBit(c+117,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_rsp_pending", false,-1);
        tracep->declBus(c+4791,"Azadi_top_verilator top_verilator main_swith host_3 N", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 HReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 HRspPass", false,-1);
        tracep->declBus(c+4792,"Azadi_top_verilator top_verilator main_swith host_3 DReqPass", false,-1, 8,0);
        tracep->declBus(c+4792,"Azadi_top_verilator top_verilator main_swith host_3 DRspPass", false,-1, 8,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith host_3 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith host_3 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+4793,"Azadi_top_verilator top_verilator main_swith host_3 DReqDepth", false,-1, 35,0);
        tracep->declQuad(c+4793,"Azadi_top_verilator top_verilator main_swith host_3 DRspDepth", false,-1, 35,0);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator main_swith host_3 NWD", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 rst_ni", false,-1);
        tracep->declArray(c+576,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+965,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3575,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0)", false,-1, 85,0);
        tracep->declArray(c+3578,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1)", false,-1, 85,0);
        tracep->declArray(c+3581,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2)", false,-1, 85,0);
        tracep->declArray(c+3584,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3)", false,-1, 85,0);
        tracep->declArray(c+3587,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4)", false,-1, 85,0);
        tracep->declArray(c+3590,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5)", false,-1, 85,0);
        tracep->declArray(c+3593,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6)", false,-1, 85,0);
        tracep->declArray(c+3596,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7)", false,-1, 85,0);
        tracep->declArray(c+3599,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8)", false,-1, 85,0);
        tracep->declQuad(c+1639,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1641,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1)", false,-1, 51,0);
        tracep->declQuad(c+1643,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2)", false,-1, 51,0);
        tracep->declQuad(c+1645,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3)", false,-1, 51,0);
        tracep->declQuad(c+1647,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4)", false,-1, 51,0);
        tracep->declQuad(c+1649,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5)", false,-1, 51,0);
        tracep->declQuad(c+1651,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6)", false,-1, 51,0);
        tracep->declQuad(c+1653,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7)", false,-1, 51,0);
        tracep->declQuad(c+1655,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8)", false,-1, 51,0);
        tracep->declBus(c+751,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+752,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_t", false,-1, 3,0);
        tracep->declArray(c+753,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o", false,-1, 85,0);
        tracep->declQuad(c+1657,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i", false,-1, 51,0);
        tracep->declBus(c+4786,"Azadi_top_verilator top_verilator main_swith host_3 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+4787,"Azadi_top_verilator top_verilator main_swith host_3 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+118,"Azadi_top_verilator top_verilator main_swith host_3 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+119,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+3602,"Azadi_top_verilator top_verilator main_swith host_3 hold_all_requests", false,-1);
        tracep->declBit(c+1659,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_req", false,-1);
        tracep->declBit(c+1660,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_rsp", false,-1);
        tracep->declArray(c+769,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0)", false,-1, 85,0);
        tracep->declArray(c+772,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1)", false,-1, 85,0);
        tracep->declArray(c+775,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2)", false,-1, 85,0);
        tracep->declArray(c+778,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3)", false,-1, 85,0);
        tracep->declArray(c+781,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4)", false,-1, 85,0);
        tracep->declArray(c+784,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5)", false,-1, 85,0);
        tracep->declArray(c+787,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6)", false,-1, 85,0);
        tracep->declArray(c+790,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7)", false,-1, 85,0);
        tracep->declArray(c+793,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8)", false,-1, 85,0);
        tracep->declArray(c+796,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9)", false,-1, 85,0);
        tracep->declQuad(c+3380,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0)", false,-1, 51,0);
        tracep->declQuad(c+3382,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1)", false,-1, 51,0);
        tracep->declQuad(c+3384,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2)", false,-1, 51,0);
        tracep->declQuad(c+3386,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3)", false,-1, 51,0);
        tracep->declQuad(c+3388,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4)", false,-1, 51,0);
        tracep->declQuad(c+3390,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5)", false,-1, 51,0);
        tracep->declQuad(c+3392,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6)", false,-1, 51,0);
        tracep->declQuad(c+3394,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7)", false,-1, 51,0);
        tracep->declQuad(c+3396,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8)", false,-1, 51,0);
        tracep->declQuad(c+3398,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9)", false,-1, 51,0);
        tracep->declQuad(c+1661,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p", false,-1, 51,0);
        tracep->declBit(c+1663,"Azadi_top_verilator top_verilator main_swith host_3 hfifo_reqready", false,-1);
        tracep->declBus(c+4795,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+4795,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rst_ni", false,-1);
        tracep->declArray(c+576,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+965,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o", false,-1, 51,0);
        tracep->declArray(c+753,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1657,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i", false,-1, 51,0);
        tracep->declBus(c+751,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+752,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4796,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4796,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+756,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1664,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+757,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+756,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1664,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+757,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+1665,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+760,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+1666,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1665,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+760,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+1666,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 err_resp clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 err_resp rst_ni", false,-1);
        tracep->declArray(c+799,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+4561,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o", false,-1, 51,0);
        tracep->declBus(c+120,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+121,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+122,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+123,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_req_pending", false,-1);
        tracep->declBit(c+124,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_rsp_pending", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator dccm clock", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator dccm reset", false,-1);
        tracep->declArray(c+954,"Azadi_top_verilator top_verilator dccm tl_d_i", false,-1, 85,0);
        tracep->declQuad(c+3435,"Azadi_top_verilator top_verilator dccm tl_d_o", false,-1, 51,0);
        tracep->declBit(c+1668,"Azadi_top_verilator top_verilator dccm req_i", false,-1);
        tracep->declBus(c+1669,"Azadi_top_verilator top_verilator dccm addr_i", false,-1, 11,0);
        tracep->declBus(c+1670,"Azadi_top_verilator top_verilator dccm wdata_i", false,-1, 31,0);
        tracep->declBus(c+1671,"Azadi_top_verilator top_verilator dccm wmask_i", false,-1, 31,0);
        tracep->declBit(c+1672,"Azadi_top_verilator top_verilator dccm we_i", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator dccm rvalid_o", false,-1);
        tracep->declBus(c+537,"Azadi_top_verilator top_verilator dccm rdata_o", false,-1, 31,0);
        tracep->declBus(c+1673,"Azadi_top_verilator top_verilator dccm data_we", false,-1, 3,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator dccm dccm CLK", false,-1);
        tracep->declBit(c+1668,"Azadi_top_verilator top_verilator dccm dccm EN", false,-1);
        tracep->declBus(c+1673,"Azadi_top_verilator top_verilator dccm dccm WE", false,-1, 3,0);
        tracep->declBus(c+1670,"Azadi_top_verilator top_verilator dccm dccm Di", false,-1, 31,0);
        tracep->declBus(c+537,"Azadi_top_verilator top_verilator dccm dccm Do", false,-1, 31,0);
        tracep->declBus(c+1669,"Azadi_top_verilator top_verilator dccm dccm A", false,-1, 11,0);
        tracep->declBus(c+4797,"Azadi_top_verilator top_verilator dccm data_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator dccm data_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator dccm data_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator dccm data_mem ByteAccess", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator dccm data_mem ErrOnWrite", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator dccm data_mem ErrOnRead", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator dccm data_mem clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator dccm data_mem rst_ni", false,-1);
        tracep->declArray(c+954,"Azadi_top_verilator top_verilator dccm data_mem tl_i", false,-1, 85,0);
        tracep->declQuad(c+3435,"Azadi_top_verilator top_verilator dccm data_mem tl_o", false,-1, 51,0);
        tracep->declBit(c+1668,"Azadi_top_verilator top_verilator dccm data_mem req_o", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator dccm data_mem gnt_i", false,-1);
        tracep->declBit(c+1672,"Azadi_top_verilator top_verilator dccm data_mem we_o", false,-1);
        tracep->declBus(c+1669,"Azadi_top_verilator top_verilator dccm data_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+1670,"Azadi_top_verilator top_verilator dccm data_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+1671,"Azadi_top_verilator top_verilator dccm data_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+537,"Azadi_top_verilator top_verilator dccm data_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator dccm data_mem rvalid_i", false,-1);
        tracep->declBus(c+4665,"Azadi_top_verilator top_verilator dccm data_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator dccm data_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator dccm data_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator dccm data_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator dccm data_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+4761,"Azadi_top_verilator top_verilator dccm data_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4762,"Azadi_top_verilator top_verilator dccm data_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4763,"Azadi_top_verilator top_verilator dccm data_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+3318,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+3437,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wready", false,-1);
        tracep->declBit(c+3438,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+1674,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rready", false,-1);
        tracep->declBus(c+1675,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata", false,-1, 12,0);
        tracep->declBus(c+3439,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata", false,-1, 12,0);
        tracep->declBit(c+1676,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+3440,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+3441,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+1677,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wdata", false,-1, 4,0);
        tracep->declBus(c+3442,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rdata", false,-1, 4,0);
        tracep->declBit(c+3441,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+3443,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wready", false,-1);
        tracep->declBit(c+3444,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+3319,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rready", false,-1);
        tracep->declQuad(c+3445,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wdata", false,-1, 32,0);
        tracep->declQuad(c+3447,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rdata", false,-1, 32,0);
        tracep->declBit(c+1678,"Azadi_top_verilator top_verilator dccm data_mem error_internal", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator dccm data_mem wr_attr_error", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator dccm data_mem wr_vld_error", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator dccm data_mem rd_vld_error", false,-1);
        tracep->declBit(c+1678,"Azadi_top_verilator top_verilator dccm data_mem tlul_error", false,-1);
        tracep->declBit(c+3318,"Azadi_top_verilator top_verilator dccm data_mem a_ack", false,-1);
        tracep->declBit(c+1674,"Azadi_top_verilator top_verilator dccm data_mem d_ack", false,-1);
        tracep->declBit(c+1668,"Azadi_top_verilator top_verilator dccm data_mem sram_ack", false,-1);
        tracep->declBit(c+3449,"Azadi_top_verilator top_verilator dccm data_mem d_valid", false,-1);
        tracep->declBit(c+3450,"Azadi_top_verilator top_verilator dccm data_mem d_error", false,-1);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator dccm data_mem woffset", false,-1, 0,0);
        tracep->declBus(c+1671,"Azadi_top_verilator top_verilator dccm data_mem wmask_int", false,-1, 31,0);
        tracep->declBus(c+1670,"Azadi_top_verilator top_verilator dccm data_mem wdata_int", false,-1, 31,0);
        tracep->declBus(c+4563,"Azadi_top_verilator top_verilator dccm data_mem rdata", false,-1, 31,0);
        tracep->declBus(c+3451,"Azadi_top_verilator top_verilator dccm data_mem rmask", false,-1, 31,0);
        tracep->declBus(c+3452,"Azadi_top_verilator top_verilator dccm data_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator dccm data_mem unused_rerror", false,-1);
        tracep->declBus(c+1679,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4764,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator dccm data_mem u_err clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator dccm data_mem u_err rst_ni", false,-1);
        tracep->declArray(c+954,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i", false,-1, 85,0);
        tracep->declBit(c+1678,"Azadi_top_verilator top_verilator dccm data_mem u_err err_o", false,-1);
        tracep->declBus(c+4765,"Azadi_top_verilator top_verilator dccm data_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator dccm data_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator dccm data_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator dccm data_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator dccm data_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+1680,"Azadi_top_verilator top_verilator dccm data_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+1681,"Azadi_top_verilator top_verilator dccm data_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+1682,"Azadi_top_verilator top_verilator dccm data_mem u_err op_full", false,-1);
        tracep->declBit(c+1683,"Azadi_top_verilator top_verilator dccm data_mem u_err op_partial", false,-1);
        tracep->declBit(c+1684,"Azadi_top_verilator top_verilator dccm data_mem u_err op_get", false,-1);
        tracep->declBit(c+1685,"Azadi_top_verilator top_verilator dccm data_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+1686,"Azadi_top_verilator top_verilator dccm data_mem u_err mask_chk", false,-1);
        tracep->declBit(c+1687,"Azadi_top_verilator top_verilator dccm data_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+1688,"Azadi_top_verilator top_verilator dccm data_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+3318,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3437,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+1675,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+3438,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1674,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+3439,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+503,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3453,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+125,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+1689,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3320,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3454,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3455,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3454,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3456,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+126,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3457,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+127,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declQuad(c+538,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage", false,-1, 51,0);
        tracep->declBus(c+435,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+435,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+4688,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+1676,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+3440,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+1677,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+3458,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+3441,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+3442,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+504,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3459,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+128,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+1690,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3460,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3461,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3462,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3461,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3463,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+129,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3464,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+130,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+540,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage", false,-1, 19,0);
        tracep->declBus(c+436,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+436,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+4767,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+3441,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3443,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+3445,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+3444,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3319,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+3447,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+505,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3465,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+131,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+3466,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3321,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3467,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3468,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3469,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3470,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+132,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3471,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+133,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declArray(c+541,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage", false,-1, 131,0);
        tracep->declQuad(c+437,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+4564,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch clk_peri_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch rst_peri_ni", false,-1);
        tracep->declArray(c+957,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i", false,-1, 85,0);
        tracep->declQuad(c+960,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o", false,-1, 51,0);
        tracep->declArray(c+1691,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o", false,-1, 85,0);
        tracep->declQuad(c+4798,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i", false,-1, 51,0);
        tracep->declArray(c+1694,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o", false,-1, 85,0);
        tracep->declQuad(c+4800,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i", false,-1, 51,0);
        tracep->declArray(c+1697,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o", false,-1, 85,0);
        tracep->declQuad(c+4802,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i", false,-1, 51,0);
        tracep->declArray(c+1700,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o", false,-1, 85,0);
        tracep->declQuad(c+4804,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i", false,-1, 51,0);
        tracep->declArray(c+1703,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o", false,-1, 85,0);
        tracep->declQuad(c+4806,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i", false,-1, 51,0);
        tracep->declArray(c+1706,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o", false,-1, 85,0);
        tracep->declQuad(c+4808,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i", false,-1, 51,0);
        tracep->declArray(c+962,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o", false,-1, 85,0);
        tracep->declQuad(c+99,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i", false,-1, 51,0);
        tracep->declArray(c+1709,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o", false,-1, 85,0);
        tracep->declQuad(c+4810,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i", false,-1, 51,0);
        tracep->declArray(c+1712,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o", false,-1, 85,0);
        tracep->declQuad(c+4812,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i", false,-1, 51,0);
        tracep->declArray(c+1715,"Azadi_top_verilator top_verilator periph_switch tl_can0_o", false,-1, 85,0);
        tracep->declQuad(c+4814,"Azadi_top_verilator top_verilator periph_switch tl_can0_i", false,-1, 51,0);
        tracep->declArray(c+1718,"Azadi_top_verilator top_verilator periph_switch tl_can1_o", false,-1, 85,0);
        tracep->declQuad(c+4816,"Azadi_top_verilator top_verilator periph_switch tl_can1_i", false,-1, 51,0);
        tracep->declArray(c+1721,"Azadi_top_verilator top_verilator periph_switch tl_adc_o", false,-1, 85,0);
        tracep->declQuad(c+4818,"Azadi_top_verilator top_verilator periph_switch tl_adc_i", false,-1, 51,0);
        tracep->declArray(c+1724,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o", false,-1, 85,0);
        tracep->declQuad(c+4820,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i", false,-1, 51,0);
        tracep->declBit(c+4822,"Azadi_top_verilator top_verilator periph_switch scanmode_i", false,-1);
        tracep->declBit(c+4822,"Azadi_top_verilator top_verilator periph_switch unused_scanmode", false,-1);
        tracep->declArray(c+957,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d", false,-1, 85,0);
        tracep->declQuad(c+960,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h", false,-1, 51,0);
        tracep->declArray(c+1727,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0)", false,-1, 85,0);
        tracep->declArray(c+1730,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1)", false,-1, 85,0);
        tracep->declArray(c+1733,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2)", false,-1, 85,0);
        tracep->declArray(c+1736,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3)", false,-1, 85,0);
        tracep->declArray(c+1739,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4)", false,-1, 85,0);
        tracep->declArray(c+1742,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5)", false,-1, 85,0);
        tracep->declArray(c+1745,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6)", false,-1, 85,0);
        tracep->declArray(c+1748,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7)", false,-1, 85,0);
        tracep->declArray(c+1751,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8)", false,-1, 85,0);
        tracep->declArray(c+1754,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9)", false,-1, 85,0);
        tracep->declArray(c+1757,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10)", false,-1, 85,0);
        tracep->declArray(c+1760,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11)", false,-1, 85,0);
        tracep->declArray(c+1763,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12)", false,-1, 85,0);
        tracep->declQuad(c+134,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0)", false,-1, 51,0);
        tracep->declQuad(c+136,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1)", false,-1, 51,0);
        tracep->declQuad(c+138,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2)", false,-1, 51,0);
        tracep->declQuad(c+140,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3)", false,-1, 51,0);
        tracep->declQuad(c+142,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4)", false,-1, 51,0);
        tracep->declQuad(c+144,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5)", false,-1, 51,0);
        tracep->declQuad(c+146,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6)", false,-1, 51,0);
        tracep->declQuad(c+148,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7)", false,-1, 51,0);
        tracep->declQuad(c+150,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8)", false,-1, 51,0);
        tracep->declQuad(c+152,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9)", false,-1, 51,0);
        tracep->declQuad(c+154,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10)", false,-1, 51,0);
        tracep->declQuad(c+156,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11)", false,-1, 51,0);
        tracep->declQuad(c+158,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12)", false,-1, 51,0);
        tracep->declBus(c+1766,"Azadi_top_verilator top_verilator periph_switch dev_sel_s1n_14", false,-1, 3,0);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 N", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspPass", false,-1);
        tracep->declBus(c+4823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqPass", false,-1, 12,0);
        tracep->declBus(c+4823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspPass", false,-1, 12,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+4824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqDepth", false,-1, 51,0);
        tracep->declQuad(c+4824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspDepth", false,-1, 51,0);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 NWD", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 rst_ni", false,-1);
        tracep->declArray(c+957,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+960,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0)", false,-1, 85,0);
        tracep->declArray(c+1770,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1)", false,-1, 85,0);
        tracep->declArray(c+1773,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2)", false,-1, 85,0);
        tracep->declArray(c+1776,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3)", false,-1, 85,0);
        tracep->declArray(c+1779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4)", false,-1, 85,0);
        tracep->declArray(c+1782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5)", false,-1, 85,0);
        tracep->declArray(c+1785,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6)", false,-1, 85,0);
        tracep->declArray(c+1788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7)", false,-1, 85,0);
        tracep->declArray(c+1791,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8)", false,-1, 85,0);
        tracep->declArray(c+1794,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9)", false,-1, 85,0);
        tracep->declArray(c+1797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10)", false,-1, 85,0);
        tracep->declArray(c+1800,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11)", false,-1, 85,0);
        tracep->declArray(c+1803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12)", false,-1, 85,0);
        tracep->declQuad(c+160,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0)", false,-1, 51,0);
        tracep->declQuad(c+162,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1)", false,-1, 51,0);
        tracep->declQuad(c+164,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2)", false,-1, 51,0);
        tracep->declQuad(c+166,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3)", false,-1, 51,0);
        tracep->declQuad(c+168,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4)", false,-1, 51,0);
        tracep->declQuad(c+170,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5)", false,-1, 51,0);
        tracep->declQuad(c+172,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6)", false,-1, 51,0);
        tracep->declQuad(c+174,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7)", false,-1, 51,0);
        tracep->declQuad(c+176,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8)", false,-1, 51,0);
        tracep->declQuad(c+178,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9)", false,-1, 51,0);
        tracep->declQuad(c+180,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10)", false,-1, 51,0);
        tracep->declQuad(c+182,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11)", false,-1, 51,0);
        tracep->declQuad(c+184,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12)", false,-1, 51,0);
        tracep->declBus(c+1766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+1806,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_t", false,-1, 3,0);
        tracep->declArray(c+1807,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o", false,-1, 85,0);
        tracep->declQuad(c+1810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i", false,-1, 51,0);
        tracep->declBus(c+4786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+4787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+186,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+187,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+1812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hold_all_requests", false,-1);
        tracep->declBit(c+1813,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_req", false,-1);
        tracep->declBit(c+1814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_rsp", false,-1);
        tracep->declArray(c+1815,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0)", false,-1, 85,0);
        tracep->declArray(c+1818,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1)", false,-1, 85,0);
        tracep->declArray(c+1821,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2)", false,-1, 85,0);
        tracep->declArray(c+1824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3)", false,-1, 85,0);
        tracep->declArray(c+1827,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4)", false,-1, 85,0);
        tracep->declArray(c+1830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5)", false,-1, 85,0);
        tracep->declArray(c+1833,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6)", false,-1, 85,0);
        tracep->declArray(c+1836,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7)", false,-1, 85,0);
        tracep->declArray(c+1839,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8)", false,-1, 85,0);
        tracep->declArray(c+1842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9)", false,-1, 85,0);
        tracep->declArray(c+1845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10)", false,-1, 85,0);
        tracep->declArray(c+1848,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11)", false,-1, 85,0);
        tracep->declArray(c+1851,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12)", false,-1, 85,0);
        tracep->declArray(c+1854,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13)", false,-1, 85,0);
        tracep->declQuad(c+447,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0)", false,-1, 51,0);
        tracep->declQuad(c+449,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1)", false,-1, 51,0);
        tracep->declQuad(c+451,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2)", false,-1, 51,0);
        tracep->declQuad(c+453,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3)", false,-1, 51,0);
        tracep->declQuad(c+455,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4)", false,-1, 51,0);
        tracep->declQuad(c+457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5)", false,-1, 51,0);
        tracep->declQuad(c+459,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6)", false,-1, 51,0);
        tracep->declQuad(c+461,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7)", false,-1, 51,0);
        tracep->declQuad(c+463,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8)", false,-1, 51,0);
        tracep->declQuad(c+465,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9)", false,-1, 51,0);
        tracep->declQuad(c+467,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10)", false,-1, 51,0);
        tracep->declQuad(c+469,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11)", false,-1, 51,0);
        tracep->declQuad(c+471,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12)", false,-1, 51,0);
        tracep->declQuad(c+473,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13)", false,-1, 51,0);
        tracep->declQuad(c+1857,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p", false,-1, 51,0);
        tracep->declBit(c+1859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hfifo_reqready", false,-1);
        tracep->declBus(c+4826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+4826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rst_ni", false,-1);
        tracep->declArray(c+957,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+960,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1807,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i", false,-1, 51,0);
        tracep->declBus(c+1766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+1806,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+1860,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1861,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+1862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+1860,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1861,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+1862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+1865,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1866,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+1867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1865,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1866,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+1867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp rst_ni", false,-1);
        tracep->declArray(c+1869,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+475,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o", false,-1, 51,0);
        tracep->declBus(c+188,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+190,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+191,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_req_pending", false,-1);
        tracep->declBit(c+192,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_rsp_pending", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO rst_ni", false,-1);
        tracep->declArray(c+962,"Azadi_top_verilator top_verilator GPIO tl_i", false,-1, 85,0);
        tracep->declQuad(c+99,"Azadi_top_verilator top_verilator GPIO tl_o", false,-1, 51,0);
        tracep->declBus(c+4566,"Azadi_top_verilator top_verilator GPIO cio_gpio_i", false,-1, 31,0);
        tracep->declBus(c+193,"Azadi_top_verilator top_verilator GPIO cio_gpio_o", false,-1, 31,0);
        tracep->declBus(c+194,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_o", false,-1, 31,0);
        tracep->declBus(c+101,"Azadi_top_verilator top_verilator GPIO intr_gpio_o", false,-1, 31,0);
        tracep->declArray(c+1872,"Azadi_top_verilator top_verilator GPIO reg2hw", false,-1, 458,0);
        tracep->declArray(c+477,"Azadi_top_verilator top_verilator GPIO hw2reg", false,-1, 245,0);
        tracep->declBus(c+193,"Azadi_top_verilator top_verilator GPIO cio_gpio_q", false,-1, 31,0);
        tracep->declBus(c+194,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_q", false,-1, 31,0);
        tracep->declBus(c+1887,"Azadi_top_verilator top_verilator GPIO data_in_d", false,-1, 31,0);
        tracep->declBus(c+546,"Azadi_top_verilator top_verilator GPIO data_in_q", false,-1, 31,0);
        tracep->declBus(c+4567,"Azadi_top_verilator top_verilator GPIO event_intr_rise", false,-1, 31,0);
        tracep->declBus(c+4568,"Azadi_top_verilator top_verilator GPIO event_intr_fall", false,-1, 31,0);
        tracep->declBus(c+1888,"Azadi_top_verilator top_verilator GPIO event_intr_actlow", false,-1, 31,0);
        tracep->declBus(c+1889,"Azadi_top_verilator top_verilator GPIO event_intr_acthigh", false,-1, 31,0);
        tracep->declBus(c+4569,"Azadi_top_verilator top_verilator GPIO event_intr_combined", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator GPIO intr_hw Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator GPIO intr_hw FlopOutput", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO intr_hw clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO intr_hw rst_ni", false,-1);
        tracep->declBus(c+4569,"Azadi_top_verilator top_verilator GPIO intr_hw event_intr_i", false,-1, 31,0);
        tracep->declBus(c+1890,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_enable_q_i", false,-1, 31,0);
        tracep->declBus(c+1891,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_q_i", false,-1, 31,0);
        tracep->declBit(c+1892,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+1893,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_state_q_i", false,-1, 31,0);
        tracep->declBit(c+1894,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+1895,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_d_o", false,-1, 31,0);
        tracep->declBus(c+101,"Azadi_top_verilator top_verilator GPIO intr_hw intr_o", false,-1, 31,0);
        tracep->declBus(c+1896,"Azadi_top_verilator top_verilator GPIO intr_hw new_event", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO u_reg clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO u_reg rst_ni", false,-1);
        tracep->declArray(c+962,"Azadi_top_verilator top_verilator GPIO u_reg tl_i", false,-1, 85,0);
        tracep->declQuad(c+99,"Azadi_top_verilator top_verilator GPIO u_reg tl_o", false,-1, 51,0);
        tracep->declArray(c+1872,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw", false,-1, 458,0);
        tracep->declArray(c+477,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg", false,-1, 245,0);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator GPIO u_reg devmode_i", false,-1);
        tracep->declBus(c+4827,"Azadi_top_verilator top_verilator GPIO u_reg AW", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg DW", false,-1, 31,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator GPIO u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+1897,"Azadi_top_verilator top_verilator GPIO u_reg reg_we", false,-1);
        tracep->declBit(c+1898,"Azadi_top_verilator top_verilator GPIO u_reg reg_re", false,-1);
        tracep->declBus(c+1899,"Azadi_top_verilator top_verilator GPIO u_reg reg_addr", false,-1, 5,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+1901,"Azadi_top_verilator top_verilator GPIO u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+1902,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+1903,"Azadi_top_verilator top_verilator GPIO u_reg reg_error", false,-1);
        tracep->declBit(c+1904,"Azadi_top_verilator top_verilator GPIO u_reg addrmiss", false,-1);
        tracep->declBit(c+1905,"Azadi_top_verilator top_verilator GPIO u_reg wr_err", false,-1);
        tracep->declBus(c+1902,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declArray(c+962,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d", false,-1, 85,0);
        tracep->declQuad(c+99,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h", false,-1, 51,0);
        tracep->declBus(c+195,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_qs", false,-1, 31,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_wd", false,-1, 31,0);
        tracep->declBit(c+1906,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_we", false,-1);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_qs", false,-1, 31,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_wd", false,-1, 31,0);
        tracep->declBit(c+1907,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_wd", false,-1, 31,0);
        tracep->declBit(c+1908,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_we", false,-1);
        tracep->declBus(c+197,"Azadi_top_verilator top_verilator GPIO u_reg data_in_qs", false,-1, 31,0);
        tracep->declBus(c+485,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_qs", false,-1, 31,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_wd", false,-1, 31,0);
        tracep->declBit(c+1909,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_we", false,-1);
        tracep->declBit(c+1910,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_re", false,-1);
        tracep->declBus(c+486,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_qs", false,-1, 9,0);
        tracep->declBus(c+1911,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_wd", false,-1, 9,0);
        tracep->declBit(c+1912,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_we", false,-1);
        tracep->declBit(c+1913,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_re", false,-1);
        tracep->declBus(c+1914,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+1912,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_we", false,-1);
        tracep->declBus(c+487,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+1915,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+1916,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_we", false,-1);
        tracep->declBit(c+1917,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_re", false,-1);
        tracep->declBus(c+1918,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+1916,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_we", false,-1);
        tracep->declBus(c+488,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_qs", false,-1, 31,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_wd", false,-1, 31,0);
        tracep->declBit(c+1919,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_we", false,-1);
        tracep->declBit(c+1920,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_re", false,-1);
        tracep->declBus(c+489,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_qs", false,-1, 15,0);
        tracep->declBus(c+1915,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_wd", false,-1, 15,0);
        tracep->declBit(c+1921,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_we", false,-1);
        tracep->declBit(c+1922,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_re", false,-1);
        tracep->declBus(c+490,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_qs", false,-1, 15,0);
        tracep->declBus(c+1918,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+1921,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_we", false,-1);
        tracep->declBit(c+1922,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_re", false,-1);
        tracep->declBus(c+491,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+1915,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+1923,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_we", false,-1);
        tracep->declBit(c+1924,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_re", false,-1);
        tracep->declBus(c+492,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_qs", false,-1, 15,0);
        tracep->declBus(c+1918,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+1923,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_we", false,-1);
        tracep->declBit(c+1924,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_re", false,-1);
        tracep->declBus(c+198,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_qs", false,-1, 31,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_wd", false,-1, 31,0);
        tracep->declBit(c+1925,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_we", false,-1);
        tracep->declBus(c+199,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_qs", false,-1, 31,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_wd", false,-1, 31,0);
        tracep->declBit(c+1926,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_we", false,-1);
        tracep->declBus(c+200,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_qs", false,-1, 31,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_wd", false,-1, 31,0);
        tracep->declBit(c+1927,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_we", false,-1);
        tracep->declBus(c+201,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_qs", false,-1, 31,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_wd", false,-1, 31,0);
        tracep->declBit(c+1928,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_we", false,-1);
        tracep->declBus(c+202,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_qs", false,-1, 31,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_wd", false,-1, 31,0);
        tracep->declBit(c+1929,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_we", false,-1);
        tracep->declBus(c+1930,"Azadi_top_verilator top_verilator GPIO u_reg addr_hit", false,-1, 14,0);
        tracep->declBus(c+4827,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rst_ni", false,-1);
        tracep->declArray(c+962,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i", false,-1, 85,0);
        tracep->declQuad(c+99,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o", false,-1, 51,0);
        tracep->declBit(c+1898,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+1897,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+1899,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_o", false,-1, 5,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+1901,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+1902,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+1903,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+4765,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+203,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+1931,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+493,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+204,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+205,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error", false,-1);
        tracep->declBit(c+1932,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+1933,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+1934,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+206,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+207,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+208,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+1935,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+1936,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declArray(c+962,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i", false,-1, 85,0);
        tracep->declBit(c+1934,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+4765,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+1937,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+1938,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+1939,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+1940,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+1941,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+1942,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+1943,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+1944,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+1945,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state DW", false,-1, 31,0);
        tracep->declBus(c+4828,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state SWACCESS", false,-1, 23,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state RESVAL", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state rst_ni", false,-1);
        tracep->declBit(c+1906,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wd", false,-1, 31,0);
        tracep->declBit(c+494,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state de", false,-1);
        tracep->declBus(c+495,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state d", false,-1, 31,0);
        tracep->declBit(c+209,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qe", false,-1);
        tracep->declBus(c+195,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state q", false,-1, 31,0);
        tracep->declBus(c+195,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qs", false,-1, 31,0);
        tracep->declBit(c+496,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en", false,-1);
        tracep->declBus(c+497,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_data", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4828,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+1906,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+494,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb de", false,-1);
        tracep->declBus(c+495,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+195,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+496,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+497,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable RESVAL", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable rst_ni", false,-1);
        tracep->declBit(c+1907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable d", false,-1, 31,0);
        tracep->declBit(c+210,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qe", false,-1);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable q", false,-1, 31,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qs", false,-1, 31,0);
        tracep->declBit(c+1907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en", false,-1);
        tracep->declBus(c+1946,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_data", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+1907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+1907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1946,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test DW", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test re", false,-1);
        tracep->declBit(c+1908,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test wd", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test d", false,-1, 31,0);
        tracep->declBit(c+1908,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qe", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qre", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test q", false,-1, 31,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qs", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in DW", false,-1, 31,0);
        tracep->declBus(c+4830,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in RESVAL", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in we", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wd", false,-1, 31,0);
        tracep->declBit(c+498,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in de", false,-1);
        tracep->declBus(c+499,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in d", false,-1, 31,0);
        tracep->declBit(c+211,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qe", false,-1);
        tracep->declBus(c+197,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in q", false,-1, 31,0);
        tracep->declBus(c+197,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qs", false,-1, 31,0);
        tracep->declBit(c+498,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en", false,-1);
        tracep->declBus(c+499,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_data", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4830,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb we", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+498,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb de", false,-1);
        tracep->declBus(c+499,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+197,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+498,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+499,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_wd", false,-1, 31,0);
        tracep->declBus(c+197,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_q", false,-1, 31,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out DW", false,-1, 31,0);
        tracep->declBit(c+1910,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out re", false,-1);
        tracep->declBit(c+1909,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out wd", false,-1, 31,0);
        tracep->declBus(c+485,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out d", false,-1, 31,0);
        tracep->declBit(c+1909,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qe", false,-1);
        tracep->declBit(c+1910,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qre", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out q", false,-1, 31,0);
        tracep->declBus(c+485,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qs", false,-1, 31,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+1913,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data re", false,-1);
        tracep->declBit(c+1912,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data we", false,-1);
        tracep->declBus(c+1947,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+500,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data d", false,-1, 15,0);
        tracep->declBit(c+1912,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qe", false,-1);
        tracep->declBit(c+1913,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qre", false,-1);
        tracep->declBus(c+1947,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data q", false,-1, 15,0);
        tracep->declBus(c+500,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask re", false,-1);
        tracep->declBit(c+1912,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask we", false,-1);
        tracep->declBus(c+1914,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+501,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+1912,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qe", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qre", false,-1);
        tracep->declBus(c+1914,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+501,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+1917,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data re", false,-1);
        tracep->declBit(c+1916,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data we", false,-1);
        tracep->declBus(c+1915,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+487,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data d", false,-1, 15,0);
        tracep->declBit(c+1916,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qe", false,-1);
        tracep->declBit(c+1917,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qre", false,-1);
        tracep->declBus(c+1915,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data q", false,-1, 15,0);
        tracep->declBus(c+487,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask re", false,-1);
        tracep->declBit(c+1916,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask we", false,-1);
        tracep->declBus(c+1918,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+502,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+1916,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qe", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qre", false,-1);
        tracep->declBus(c+1918,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+502,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe DW", false,-1, 31,0);
        tracep->declBit(c+1920,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe re", false,-1);
        tracep->declBit(c+1919,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe wd", false,-1, 31,0);
        tracep->declBus(c+488,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe d", false,-1, 31,0);
        tracep->declBit(c+1919,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qe", false,-1);
        tracep->declBit(c+1920,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qre", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe q", false,-1, 31,0);
        tracep->declBus(c+488,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qs", false,-1, 31,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+1922,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data re", false,-1);
        tracep->declBit(c+1921,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data we", false,-1);
        tracep->declBus(c+1915,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+489,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data d", false,-1, 15,0);
        tracep->declBit(c+1921,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qe", false,-1);
        tracep->declBit(c+1922,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qre", false,-1);
        tracep->declBus(c+1915,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data q", false,-1, 15,0);
        tracep->declBus(c+489,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+1922,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask re", false,-1);
        tracep->declBit(c+1921,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask we", false,-1);
        tracep->declBus(c+1918,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+490,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+1921,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qe", false,-1);
        tracep->declBit(c+1922,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qre", false,-1);
        tracep->declBus(c+1918,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+490,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+1924,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data re", false,-1);
        tracep->declBit(c+1923,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data we", false,-1);
        tracep->declBus(c+1915,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+491,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data d", false,-1, 15,0);
        tracep->declBit(c+1923,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qe", false,-1);
        tracep->declBit(c+1924,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qre", false,-1);
        tracep->declBus(c+1915,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data q", false,-1, 15,0);
        tracep->declBus(c+491,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+1924,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask re", false,-1);
        tracep->declBit(c+1923,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask we", false,-1);
        tracep->declBus(c+1918,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+492,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+1923,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qe", false,-1);
        tracep->declBit(c+1924,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qre", false,-1);
        tracep->declBus(c+1918,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+492,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising RESVAL", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising rst_ni", false,-1);
        tracep->declBit(c+1925,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising d", false,-1, 31,0);
        tracep->declBit(c+212,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qe", false,-1);
        tracep->declBus(c+198,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising q", false,-1, 31,0);
        tracep->declBus(c+198,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qs", false,-1, 31,0);
        tracep->declBit(c+1925,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en", false,-1);
        tracep->declBus(c+1948,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_data", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+1925,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+198,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+1925,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1948,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+198,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling RESVAL", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling rst_ni", false,-1);
        tracep->declBit(c+1926,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling d", false,-1, 31,0);
        tracep->declBit(c+213,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qe", false,-1);
        tracep->declBus(c+199,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling q", false,-1, 31,0);
        tracep->declBus(c+199,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qs", false,-1, 31,0);
        tracep->declBit(c+1926,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en", false,-1);
        tracep->declBus(c+1949,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_data", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+1926,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+199,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+1926,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1949,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+199,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh RESVAL", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh rst_ni", false,-1);
        tracep->declBit(c+1927,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh d", false,-1, 31,0);
        tracep->declBit(c+214,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qe", false,-1);
        tracep->declBus(c+200,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh q", false,-1, 31,0);
        tracep->declBus(c+200,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qs", false,-1, 31,0);
        tracep->declBit(c+1927,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en", false,-1);
        tracep->declBus(c+1950,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_data", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+1927,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+200,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+1927,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1950,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+200,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow RESVAL", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow rst_ni", false,-1);
        tracep->declBit(c+1928,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow d", false,-1, 31,0);
        tracep->declBit(c+215,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qe", false,-1);
        tracep->declBus(c+201,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow q", false,-1, 31,0);
        tracep->declBus(c+201,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qs", false,-1, 31,0);
        tracep->declBit(c+1928,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en", false,-1);
        tracep->declBus(c+1951,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_data", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+1928,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+201,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+1928,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1951,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+201,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter RESVAL", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter rst_ni", false,-1);
        tracep->declBit(c+1929,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter d", false,-1, 31,0);
        tracep->declBit(c+216,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qe", false,-1);
        tracep->declBus(c+202,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter q", false,-1, 31,0);
        tracep->declBus(c+202,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qs", false,-1, 31,0);
        tracep->declBit(c+1929,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en", false,-1);
        tracep->declBus(c+1952,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_data", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+1929,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb we", false,-1);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb de", false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+202,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+1929,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1952,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+202,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter rst_ni", false,-1);
        tracep->declBit(c+1953,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter enable_i", false,-1);
        tracep->declBit(c+4570,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_i", false,-1);
        tracep->declBit(c+4571,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+217,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1954,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+218,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_q", false,-1);
        tracep->declBit(c+219,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter stored_value_q", false,-1);
        tracep->declBit(c+1955,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter rst_ni", false,-1);
        tracep->declBit(c+1956,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter enable_i", false,-1);
        tracep->declBit(c+4572,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_i", false,-1);
        tracep->declBit(c+4573,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+220,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1957,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+221,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_q", false,-1);
        tracep->declBit(c+222,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter stored_value_q", false,-1);
        tracep->declBit(c+1958,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter rst_ni", false,-1);
        tracep->declBit(c+1959,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter enable_i", false,-1);
        tracep->declBit(c+4574,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_i", false,-1);
        tracep->declBit(c+4575,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+223,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1960,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+224,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_q", false,-1);
        tracep->declBit(c+225,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter stored_value_q", false,-1);
        tracep->declBit(c+1961,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter rst_ni", false,-1);
        tracep->declBit(c+1962,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter enable_i", false,-1);
        tracep->declBit(c+4576,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_i", false,-1);
        tracep->declBit(c+4577,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+226,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1963,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+227,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_q", false,-1);
        tracep->declBit(c+228,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter stored_value_q", false,-1);
        tracep->declBit(c+1964,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter rst_ni", false,-1);
        tracep->declBit(c+1965,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter enable_i", false,-1);
        tracep->declBit(c+4578,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_i", false,-1);
        tracep->declBit(c+4579,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+229,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1966,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+230,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_q", false,-1);
        tracep->declBit(c+231,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter stored_value_q", false,-1);
        tracep->declBit(c+1967,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter rst_ni", false,-1);
        tracep->declBit(c+1968,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter enable_i", false,-1);
        tracep->declBit(c+4580,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_i", false,-1);
        tracep->declBit(c+4581,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+232,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1969,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+233,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_q", false,-1);
        tracep->declBit(c+234,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter stored_value_q", false,-1);
        tracep->declBit(c+1970,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter rst_ni", false,-1);
        tracep->declBit(c+1971,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter enable_i", false,-1);
        tracep->declBit(c+4582,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_i", false,-1);
        tracep->declBit(c+4583,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+235,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1972,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+236,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_q", false,-1);
        tracep->declBit(c+237,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter stored_value_q", false,-1);
        tracep->declBit(c+1973,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter rst_ni", false,-1);
        tracep->declBit(c+1974,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter enable_i", false,-1);
        tracep->declBit(c+4584,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_i", false,-1);
        tracep->declBit(c+4585,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+238,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1975,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+239,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_q", false,-1);
        tracep->declBit(c+240,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter stored_value_q", false,-1);
        tracep->declBit(c+1976,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter rst_ni", false,-1);
        tracep->declBit(c+1977,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter enable_i", false,-1);
        tracep->declBit(c+4586,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_i", false,-1);
        tracep->declBit(c+4587,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+241,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1978,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+242,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_q", false,-1);
        tracep->declBit(c+243,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter stored_value_q", false,-1);
        tracep->declBit(c+1979,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter rst_ni", false,-1);
        tracep->declBit(c+1980,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter enable_i", false,-1);
        tracep->declBit(c+4588,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_i", false,-1);
        tracep->declBit(c+4589,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+244,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1981,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+245,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_q", false,-1);
        tracep->declBit(c+246,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter stored_value_q", false,-1);
        tracep->declBit(c+1982,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter rst_ni", false,-1);
        tracep->declBit(c+1983,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter enable_i", false,-1);
        tracep->declBit(c+4590,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_i", false,-1);
        tracep->declBit(c+4591,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+247,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1984,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+248,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_q", false,-1);
        tracep->declBit(c+249,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter stored_value_q", false,-1);
        tracep->declBit(c+1985,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter rst_ni", false,-1);
        tracep->declBit(c+1986,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter enable_i", false,-1);
        tracep->declBit(c+4592,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_i", false,-1);
        tracep->declBit(c+4593,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+250,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1987,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+251,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_q", false,-1);
        tracep->declBit(c+252,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter stored_value_q", false,-1);
        tracep->declBit(c+1988,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter rst_ni", false,-1);
        tracep->declBit(c+1989,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter enable_i", false,-1);
        tracep->declBit(c+4594,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_i", false,-1);
        tracep->declBit(c+4595,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+253,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1990,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+254,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_q", false,-1);
        tracep->declBit(c+255,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter stored_value_q", false,-1);
        tracep->declBit(c+1991,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter rst_ni", false,-1);
        tracep->declBit(c+1992,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter enable_i", false,-1);
        tracep->declBit(c+4596,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_i", false,-1);
        tracep->declBit(c+4597,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+256,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1993,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+257,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_q", false,-1);
        tracep->declBit(c+258,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter stored_value_q", false,-1);
        tracep->declBit(c+1994,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter rst_ni", false,-1);
        tracep->declBit(c+1995,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter enable_i", false,-1);
        tracep->declBit(c+4598,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_i", false,-1);
        tracep->declBit(c+4599,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+259,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1996,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+260,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_q", false,-1);
        tracep->declBit(c+261,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter stored_value_q", false,-1);
        tracep->declBit(c+1997,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter rst_ni", false,-1);
        tracep->declBit(c+1998,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter enable_i", false,-1);
        tracep->declBit(c+4600,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_i", false,-1);
        tracep->declBit(c+4601,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+262,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+1999,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+263,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_q", false,-1);
        tracep->declBit(c+264,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter stored_value_q", false,-1);
        tracep->declBit(c+2000,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter rst_ni", false,-1);
        tracep->declBit(c+2001,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter enable_i", false,-1);
        tracep->declBit(c+4602,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_i", false,-1);
        tracep->declBit(c+4603,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+265,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2002,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+266,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_q", false,-1);
        tracep->declBit(c+267,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter stored_value_q", false,-1);
        tracep->declBit(c+2003,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter rst_ni", false,-1);
        tracep->declBit(c+2004,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter enable_i", false,-1);
        tracep->declBit(c+4604,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_i", false,-1);
        tracep->declBit(c+4605,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+268,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2005,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+269,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_q", false,-1);
        tracep->declBit(c+270,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter stored_value_q", false,-1);
        tracep->declBit(c+2006,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter rst_ni", false,-1);
        tracep->declBit(c+2007,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter enable_i", false,-1);
        tracep->declBit(c+4606,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_i", false,-1);
        tracep->declBit(c+4607,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2008,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+272,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_q", false,-1);
        tracep->declBit(c+273,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter stored_value_q", false,-1);
        tracep->declBit(c+2009,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter rst_ni", false,-1);
        tracep->declBit(c+2010,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter enable_i", false,-1);
        tracep->declBit(c+4608,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_i", false,-1);
        tracep->declBit(c+4609,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+274,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2011,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+275,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_q", false,-1);
        tracep->declBit(c+276,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter stored_value_q", false,-1);
        tracep->declBit(c+2012,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter rst_ni", false,-1);
        tracep->declBit(c+2013,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter enable_i", false,-1);
        tracep->declBit(c+4610,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_i", false,-1);
        tracep->declBit(c+4611,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+277,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2014,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+278,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_q", false,-1);
        tracep->declBit(c+279,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter stored_value_q", false,-1);
        tracep->declBit(c+2015,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter rst_ni", false,-1);
        tracep->declBit(c+2016,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter enable_i", false,-1);
        tracep->declBit(c+4612,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_i", false,-1);
        tracep->declBit(c+4613,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+280,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2017,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+281,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_q", false,-1);
        tracep->declBit(c+282,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter stored_value_q", false,-1);
        tracep->declBit(c+2018,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter rst_ni", false,-1);
        tracep->declBit(c+2019,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter enable_i", false,-1);
        tracep->declBit(c+4614,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_i", false,-1);
        tracep->declBit(c+4615,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+283,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2020,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+284,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_q", false,-1);
        tracep->declBit(c+285,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter stored_value_q", false,-1);
        tracep->declBit(c+2021,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter rst_ni", false,-1);
        tracep->declBit(c+2022,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter enable_i", false,-1);
        tracep->declBit(c+4616,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_i", false,-1);
        tracep->declBit(c+4617,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+286,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2023,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+287,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_q", false,-1);
        tracep->declBit(c+288,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter stored_value_q", false,-1);
        tracep->declBit(c+2024,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter rst_ni", false,-1);
        tracep->declBit(c+2025,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter enable_i", false,-1);
        tracep->declBit(c+4618,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_i", false,-1);
        tracep->declBit(c+4619,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+289,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2026,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+290,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_q", false,-1);
        tracep->declBit(c+291,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter stored_value_q", false,-1);
        tracep->declBit(c+2027,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter rst_ni", false,-1);
        tracep->declBit(c+2028,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter enable_i", false,-1);
        tracep->declBit(c+4620,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_i", false,-1);
        tracep->declBit(c+4621,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+292,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2029,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+293,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_q", false,-1);
        tracep->declBit(c+294,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter stored_value_q", false,-1);
        tracep->declBit(c+2030,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter rst_ni", false,-1);
        tracep->declBit(c+2031,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter enable_i", false,-1);
        tracep->declBit(c+4622,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_i", false,-1);
        tracep->declBit(c+4623,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+295,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2032,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+296,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_q", false,-1);
        tracep->declBit(c+297,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter stored_value_q", false,-1);
        tracep->declBit(c+2033,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter rst_ni", false,-1);
        tracep->declBit(c+2034,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter enable_i", false,-1);
        tracep->declBit(c+4624,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_i", false,-1);
        tracep->declBit(c+4625,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+298,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2035,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+299,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_q", false,-1);
        tracep->declBit(c+300,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter stored_value_q", false,-1);
        tracep->declBit(c+2036,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter rst_ni", false,-1);
        tracep->declBit(c+2037,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter enable_i", false,-1);
        tracep->declBit(c+4626,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_i", false,-1);
        tracep->declBit(c+4627,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+301,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2038,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+302,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_q", false,-1);
        tracep->declBit(c+303,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter stored_value_q", false,-1);
        tracep->declBit(c+2039,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter rst_ni", false,-1);
        tracep->declBit(c+2040,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter enable_i", false,-1);
        tracep->declBit(c+4628,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_i", false,-1);
        tracep->declBit(c+4629,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+304,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2041,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+305,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_q", false,-1);
        tracep->declBit(c+306,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter stored_value_q", false,-1);
        tracep->declBit(c+2042,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter rst_ni", false,-1);
        tracep->declBit(c+2043,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter enable_i", false,-1);
        tracep->declBit(c+4630,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_i", false,-1);
        tracep->declBit(c+4631,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+307,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2044,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+308,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_q", false,-1);
        tracep->declBit(c+309,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter stored_value_q", false,-1);
        tracep->declBit(c+2045,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter update_stored_value", false,-1);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter rst_ni", false,-1);
        tracep->declBit(c+2046,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter enable_i", false,-1);
        tracep->declBit(c+4632,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_i", false,-1);
        tracep->declBit(c+4633,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_o", false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+310,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2047,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+311,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_q", false,-1);
        tracep->declBit(c+312,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter stored_value_q", false,-1);
        tracep->declBit(c+2048,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter update_stored_value", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator u_dut clk_i", false,-1);
        tracep->declBit(c+4501,"Azadi_top_verilator top_verilator u_dut rst_ni", false,-1);
        tracep->declBit(c+552,"Azadi_top_verilator top_verilator u_dut rx_dv_i", false,-1);
        tracep->declBus(c+553,"Azadi_top_verilator top_verilator u_dut rx_byte_i", false,-1, 7,0);
        tracep->declBit(c+557,"Azadi_top_verilator top_verilator u_dut we_o", false,-1);
        tracep->declBus(c+558,"Azadi_top_verilator top_verilator u_dut addr_o", false,-1, 13,0);
        tracep->declBus(c+556,"Azadi_top_verilator top_verilator u_dut wdata_o", false,-1, 31,0);
        tracep->declBit(c+554,"Azadi_top_verilator top_verilator u_dut reset_o", false,-1);
        tracep->declBus(c+559,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_cs", false,-1, 1,0);
        tracep->declBus(c+560,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_ns", false,-1, 1,0);
        tracep->declBus(c+553,"Azadi_top_verilator top_verilator u_dut rx_byte_d", false,-1, 7,0);
        tracep->declBus(c+561,"Azadi_top_verilator top_verilator u_dut rx_byte_q0", false,-1, 7,0);
        tracep->declBus(c+562,"Azadi_top_verilator top_verilator u_dut rx_byte_q1", false,-1, 7,0);
        tracep->declBus(c+563,"Azadi_top_verilator top_verilator u_dut rx_byte_q2", false,-1, 7,0);
        tracep->declBus(c+564,"Azadi_top_verilator top_verilator u_dut rx_byte_q3", false,-1, 7,0);
        tracep->declBit(c+557,"Azadi_top_verilator top_verilator u_dut we_q", false,-1);
        tracep->declBit(c+565,"Azadi_top_verilator top_verilator u_dut we_d", false,-1);
        tracep->declBus(c+558,"Azadi_top_verilator top_verilator u_dut addr_q", false,-1, 13,0);
        tracep->declBus(c+558,"Azadi_top_verilator top_verilator u_dut addr_d", false,-1, 13,0);
        tracep->declBit(c+554,"Azadi_top_verilator top_verilator u_dut reset_q", false,-1);
        tracep->declBit(c+566,"Azadi_top_verilator top_verilator u_dut reset_d", false,-1);
        tracep->declBus(c+567,"Azadi_top_verilator top_verilator u_dut byte_count", false,-1, 1,0);
        tracep->declBus(c+4755,"Azadi_top_verilator top_verilator u_dut DONE", false,-1, 1,0);
        tracep->declBus(c+4831,"Azadi_top_verilator top_verilator u_dut LOAD", false,-1, 1,0);
        tracep->declBus(c+4832,"Azadi_top_verilator top_verilator u_dut PROG", false,-1, 1,0);
        tracep->declBus(c+4665,"Azadi_top_verilator top_verilator u_dut RESET", false,-1, 1,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator programmer i_Clock", false,-1);
        tracep->declBit(c+4501,"Azadi_top_verilator top_verilator programmer rst_ni", false,-1);
        tracep->declBit(c+4641,"Azadi_top_verilator top_verilator programmer i_Rx_Serial", false,-1);
        tracep->declBus(c+4833,"Azadi_top_verilator top_verilator programmer CLKS_PER_BIT", false,-1, 15,0);
        tracep->declBit(c+552,"Azadi_top_verilator top_verilator programmer o_Rx_DV", false,-1);
        tracep->declBus(c+553,"Azadi_top_verilator top_verilator programmer o_Rx_Byte", false,-1, 7,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator programmer s_IDLE", false,-1, 2,0);
        tracep->declBus(c+4834,"Azadi_top_verilator top_verilator programmer s_RX_START_BIT", false,-1, 2,0);
        tracep->declBus(c+4835,"Azadi_top_verilator top_verilator programmer s_RX_DATA_BITS", false,-1, 2,0);
        tracep->declBus(c+4836,"Azadi_top_verilator top_verilator programmer s_RX_STOP_BIT", false,-1, 2,0);
        tracep->declBus(c+4837,"Azadi_top_verilator top_verilator programmer s_CLEANUP", false,-1, 2,0);
        tracep->declBit(c+4634,"Azadi_top_verilator top_verilator programmer r_Rx_Data_R", false,-1);
        tracep->declBit(c+4635,"Azadi_top_verilator top_verilator programmer r_Rx_Data", false,-1);
        tracep->declBus(c+568,"Azadi_top_verilator top_verilator programmer r_Clock_Count", false,-1, 15,0);
        tracep->declBus(c+569,"Azadi_top_verilator top_verilator programmer r_Bit_Index", false,-1, 2,0);
        tracep->declBus(c+553,"Azadi_top_verilator top_verilator programmer r_Rx_Byte", false,-1, 7,0);
        tracep->declBit(c+552,"Azadi_top_verilator top_verilator programmer r_Rx_DV", false,-1);
        tracep->declBus(c+570,"Azadi_top_verilator top_verilator programmer r_SM_Main", false,-1, 2,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator iccm clock", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator iccm reset", false,-1);
        tracep->declBit(c+971,"Azadi_top_verilator top_verilator iccm req", false,-1);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator iccm addr", false,-1, 11,0);
        tracep->declBus(c+4838,"Azadi_top_verilator top_verilator iccm wdata", false,-1, 31,0);
        tracep->declBus(c+510,"Azadi_top_verilator top_verilator iccm rdata", false,-1, 31,0);
        tracep->declBit(c+509,"Azadi_top_verilator top_verilator iccm rvalid", false,-1);
        tracep->declBus(c+4839,"Azadi_top_verilator top_verilator iccm we", false,-1, 3,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator iccm iccm CLK", false,-1);
        tracep->declBit(c+971,"Azadi_top_verilator top_verilator iccm iccm EN", false,-1);
        tracep->declBus(c+4839,"Azadi_top_verilator top_verilator iccm iccm WE", false,-1, 3,0);
        tracep->declBus(c+4838,"Azadi_top_verilator top_verilator iccm iccm Di", false,-1, 31,0);
        tracep->declBus(c+510,"Azadi_top_verilator top_verilator iccm iccm Do", false,-1, 31,0);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator iccm iccm A", false,-1, 11,0);
        tracep->declBus(c+4797,"Azadi_top_verilator top_verilator inst_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator inst_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator inst_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator inst_mem ByteAccess", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator inst_mem ErrOnWrite", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator inst_mem ErrOnRead", false,-1);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator inst_mem clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator inst_mem rst_ni", false,-1);
        tracep->declArray(c+944,"Azadi_top_verilator top_verilator inst_mem tl_i", false,-1, 85,0);
        tracep->declQuad(c+947,"Azadi_top_verilator top_verilator inst_mem tl_o", false,-1, 51,0);
        tracep->declBit(c+971,"Azadi_top_verilator top_verilator inst_mem req_o", false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator inst_mem gnt_i", false,-1);
        tracep->declBit(c+2049,"Azadi_top_verilator top_verilator inst_mem we_o", false,-1);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator inst_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+2050,"Azadi_top_verilator top_verilator inst_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+2051,"Azadi_top_verilator top_verilator inst_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+4636,"Azadi_top_verilator top_verilator inst_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+509,"Azadi_top_verilator top_verilator inst_mem rvalid_i", false,-1);
        tracep->declBus(c+4665,"Azadi_top_verilator top_verilator inst_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator inst_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator inst_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator inst_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator inst_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+4761,"Azadi_top_verilator top_verilator inst_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4762,"Azadi_top_verilator top_verilator inst_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4763,"Azadi_top_verilator top_verilator inst_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+2052,"Azadi_top_verilator top_verilator inst_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+3472,"Azadi_top_verilator top_verilator inst_mem reqfifo_wready", false,-1);
        tracep->declBit(c+3473,"Azadi_top_verilator top_verilator inst_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+2053,"Azadi_top_verilator top_verilator inst_mem reqfifo_rready", false,-1);
        tracep->declBus(c+2054,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata", false,-1, 12,0);
        tracep->declBus(c+3474,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata", false,-1, 12,0);
        tracep->declBit(c+2055,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+3475,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+3476,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+2056,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wdata", false,-1, 4,0);
        tracep->declBus(c+3477,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rdata", false,-1, 4,0);
        tracep->declBit(c+3476,"Azadi_top_verilator top_verilator inst_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+3478,"Azadi_top_verilator top_verilator inst_mem rspfifo_wready", false,-1);
        tracep->declBit(c+3479,"Azadi_top_verilator top_verilator inst_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+3322,"Azadi_top_verilator top_verilator inst_mem rspfifo_rready", false,-1);
        tracep->declQuad(c+2057,"Azadi_top_verilator top_verilator inst_mem rspfifo_wdata", false,-1, 32,0);
        tracep->declQuad(c+2059,"Azadi_top_verilator top_verilator inst_mem rspfifo_rdata", false,-1, 32,0);
        tracep->declBit(c+2061,"Azadi_top_verilator top_verilator inst_mem error_internal", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator inst_mem wr_attr_error", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator inst_mem wr_vld_error", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator inst_mem rd_vld_error", false,-1);
        tracep->declBit(c+2061,"Azadi_top_verilator top_verilator inst_mem tlul_error", false,-1);
        tracep->declBit(c+2052,"Azadi_top_verilator top_verilator inst_mem a_ack", false,-1);
        tracep->declBit(c+2053,"Azadi_top_verilator top_verilator inst_mem d_ack", false,-1);
        tracep->declBit(c+971,"Azadi_top_verilator top_verilator inst_mem sram_ack", false,-1);
        tracep->declBit(c+3480,"Azadi_top_verilator top_verilator inst_mem d_valid", false,-1);
        tracep->declBit(c+3323,"Azadi_top_verilator top_verilator inst_mem d_error", false,-1);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator inst_mem woffset", false,-1, 0,0);
        tracep->declBus(c+2051,"Azadi_top_verilator top_verilator inst_mem wmask_int", false,-1, 31,0);
        tracep->declBus(c+2050,"Azadi_top_verilator top_verilator inst_mem wdata_int", false,-1, 31,0);
        tracep->declBus(c+4637,"Azadi_top_verilator top_verilator inst_mem rdata", false,-1, 31,0);
        tracep->declBus(c+3481,"Azadi_top_verilator top_verilator inst_mem rmask", false,-1, 31,0);
        tracep->declBus(c+2062,"Azadi_top_verilator top_verilator inst_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator inst_mem unused_rerror", false,-1);
        tracep->declBus(c+2063,"Azadi_top_verilator top_verilator inst_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4764,"Azadi_top_verilator top_verilator inst_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator inst_mem u_err clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator inst_mem u_err rst_ni", false,-1);
        tracep->declArray(c+944,"Azadi_top_verilator top_verilator inst_mem u_err tl_i", false,-1, 85,0);
        tracep->declBit(c+2061,"Azadi_top_verilator top_verilator inst_mem u_err err_o", false,-1);
        tracep->declBus(c+4765,"Azadi_top_verilator top_verilator inst_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator inst_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator inst_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator inst_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator inst_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+2064,"Azadi_top_verilator top_verilator inst_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+2065,"Azadi_top_verilator top_verilator inst_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+2066,"Azadi_top_verilator top_verilator inst_mem u_err op_full", false,-1);
        tracep->declBit(c+2067,"Azadi_top_verilator top_verilator inst_mem u_err op_partial", false,-1);
        tracep->declBit(c+2068,"Azadi_top_verilator top_verilator inst_mem u_err op_get", false,-1);
        tracep->declBit(c+2069,"Azadi_top_verilator top_verilator inst_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+2070,"Azadi_top_verilator top_verilator inst_mem u_err mask_chk", false,-1);
        tracep->declBit(c+2071,"Azadi_top_verilator top_verilator inst_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+2072,"Azadi_top_verilator top_verilator inst_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator inst_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator inst_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+2052,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3472,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+2054,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+3473,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2053,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+3474,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+506,"Azadi_top_verilator top_verilator inst_mem u_reqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3482,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+313,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+2073,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3324,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3483,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3484,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3483,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3485,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+314,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3486,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+315,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+547,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage", false,-1, 25,0);
        tracep->declBus(c+439,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+439,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+4688,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+2055,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+3475,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+2056,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+3487,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+3476,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+3477,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+507,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3488,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+316,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+2074,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3489,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3490,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3491,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3490,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3492,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+317,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3493,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+318,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+548,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage", false,-1, 9,0);
        tracep->declBus(c+440,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+440,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+4767,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator inst_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator inst_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+3476,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3478,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+2057,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+3479,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3322,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+2059,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+508,"Azadi_top_verilator top_verilator inst_mem u_rspfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3494,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+319,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+3495,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3325,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3496,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3497,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3498,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3499,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+320,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3500,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+321,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declArray(c+549,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage", false,-1, 65,0);
        tracep->declQuad(c+441,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+4638,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBus(c+4840,"Azadi_top_verilator u_jtagdpi ListenPort", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator u_jtagdpi clk_i", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator u_jtagdpi rst_ni", false,-1);
        tracep->declBit(c+571,"Azadi_top_verilator u_jtagdpi jtag_tck", false,-1);
        tracep->declBit(c+573,"Azadi_top_verilator u_jtagdpi jtag_tms", false,-1);
        tracep->declBit(c+572,"Azadi_top_verilator u_jtagdpi jtag_tdi", false,-1);
        tracep->declBit(c+3535,"Azadi_top_verilator u_jtagdpi jtag_tdo", false,-1);
        tracep->declBit(c+574,"Azadi_top_verilator u_jtagdpi jtag_trst_n", false,-1);
        tracep->declBit(c+575,"Azadi_top_verilator u_jtagdpi jtag_srst_n", false,-1);
        tracep->declQuad(c+46,"Azadi_top_verilator u_jtagdpi ctx", false,-1, 63,0);
        tracep->declBus(c+4841,"jtag_pkg JTAG_REQ_DEFAULT", false,-1, 3,0);
        tracep->declBus(c+4842,"jtag_pkg JTAG_RSP_DEFAULT", false,-1, 1,0);
        tracep->declBus(c+4843,"dm DbgVersion013", false,-1, 3,0);
        tracep->declBus(c+4844,"dm ProgBufSize", false,-1, 4,0);
        tracep->declBus(c+4843,"dm DataCount", false,-1, 3,0);
        tracep->declQuad(c+4845,"dm HaltAddress", false,-1, 63,0);
        tracep->declQuad(c+4847,"dm ResumeAddress", false,-1, 63,0);
        tracep->declQuad(c+4849,"dm ExceptionAddress", false,-1, 63,0);
        tracep->declBus(c+4701,"dm DataAddr", false,-1, 11,0);
        tracep->declBus(c+4834,"dm CauseBreakpoint", false,-1, 2,0);
        tracep->declBus(c+4835,"dm CauseTrigger", false,-1, 2,0);
        tracep->declBus(c+4836,"dm CauseRequest", false,-1, 2,0);
        tracep->declBus(c+4837,"dm CauseSingleStep", false,-1, 2,0);
        tracep->declBus(c+4665,"dm DTM_SUCCESS", false,-1, 1,0);
        tracep->declBus(c+4851,"tl_periph_pkg ADDR_SPACE_UART0", false,-1, 31,0);
        tracep->declBus(c+4852,"tl_periph_pkg ADDR_SPACE_UART1", false,-1, 31,0);
        tracep->declBus(c+4853,"tl_periph_pkg ADDR_SPACE_SPI0", false,-1, 31,0);
        tracep->declBus(c+4854,"tl_periph_pkg ADDR_SPACE_SPI1", false,-1, 31,0);
        tracep->declBus(c+4855,"tl_periph_pkg ADDR_SPACE_SPI2", false,-1, 31,0);
        tracep->declBus(c+4856,"tl_periph_pkg ADDR_SPACE_PWM", false,-1, 31,0);
        tracep->declBus(c+4857,"tl_periph_pkg ADDR_SPACE_GPIO", false,-1, 31,0);
        tracep->declBus(c+4858,"tl_periph_pkg ADDR_SPACE_I2C0", false,-1, 31,0);
        tracep->declBus(c+4859,"tl_periph_pkg ADDR_SPACE_I2C1", false,-1, 31,0);
        tracep->declBus(c+4860,"tl_periph_pkg ADDR_SPACE_CAN0", false,-1, 31,0);
        tracep->declBus(c+4861,"tl_periph_pkg ADDR_SPACE_CAN1", false,-1, 31,0);
        tracep->declBus(c+4862,"tl_periph_pkg ADDR_SPACE_ADC", false,-1, 31,0);
        tracep->declBus(c+4863,"tl_periph_pkg ADDR_SPACE_QSPI", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_UART0", false,-1, 31,0);
        tracep->declBus(c+4865,"tl_periph_pkg ADDR_MASK_UART1", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_SPI0", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_SPI1", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_SPI2", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_PWM", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_GPIO", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_I2C0", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_I2C1", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_CAN0", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_CAN1", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_ADC", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_periph_pkg ADDR_MASK_QSPI", false,-1, 31,0);
        tracep->declBus(c+4692,"tl_periph_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+4762,"tl_periph_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+4643,"tl_main_pkg ADDR_SPACE_ICCM", false,-1, 31,0);
        tracep->declBus(c+4866,"tl_main_pkg ADDR_SPACE_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+4867,"tl_main_pkg ADDR_SPACE_DCCM", false,-1, 31,0);
        tracep->declBus(c+4868,"tl_main_pkg ADDR_SPACE_FLASH_CTRL", false,-1, 31,0);
        tracep->declBus(c+4869,"tl_main_pkg ADDR_SPACE_TIMER0", false,-1, 31,0);
        tracep->declBus(c+4870,"tl_main_pkg ADDR_SPACE_TIMER1", false,-1, 31,0);
        tracep->declBus(c+4871,"tl_main_pkg ADDR_SPACE_TIMER2", false,-1, 31,0);
        tracep->declBus(c+4872,"tl_main_pkg ADDR_SPACE_TIMER3", false,-1, 31,0);
        tracep->declBus(c+4873,"tl_main_pkg ADDR_SPACE_TIMER4", false,-1, 31,0);
        tracep->declBus(c+4874,"tl_main_pkg ADDR_SPACE_PLIC", false,-1, 31,0);
        tracep->declBus(c+4851,"tl_main_pkg ADDR_SPACE_XBAR_PERI", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_main_pkg ADDR_MASK_ICCM", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_main_pkg ADDR_MASK_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_main_pkg ADDR_MASK_DCCM", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_main_pkg ADDR_MASK_FLASH_CTRL", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_main_pkg ADDR_MASK_TIMER0", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_main_pkg ADDR_MASK_TIMER1", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_main_pkg ADDR_MASK_TIMER2", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_main_pkg ADDR_MASK_TIMER3", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_main_pkg ADDR_MASK_TIMER4", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_main_pkg ADDR_MASK_PLIC", false,-1, 31,0);
        tracep->declBus(c+4864,"tl_main_pkg ADDR_MASK_XBAR_PERI", false,-1, 31,0);
        tracep->declBus(c+4756,"tl_main_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+4875,"tl_main_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith DCCM M", false,-1, 31,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith DCCM HReqPass", false,-1, 1,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith DCCM HRspPass", false,-1, 1,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith DCCM HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith DCCM HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM DReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM DRspPass", false,-1);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith DCCM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith DCCM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith DCCM rst_ni", false,-1);
        tracep->declArray(c+2075,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+2078,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+2081,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+2083,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+954,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3435,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator main_swith DCCM IDW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith DCCM STIDW", false,-1, 31,0);
        tracep->declArray(c+2085,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+2088,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+2091,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+2093,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+2095,"Azadi_top_verilator top_verilator main_swith DCCM hrequest", false,-1, 1,0);
        tracep->declBus(c+2096,"Azadi_top_verilator top_verilator main_swith DCCM hgrant", false,-1, 1,0);
        tracep->declArray(c+2097,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+3501,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator main_swith DCCM arb_valid", false,-1);
        tracep->declBit(c+3503,"Azadi_top_verilator top_verilator main_swith DCCM arb_ready", false,-1);
        tracep->declArray(c+2101,"Azadi_top_verilator top_verilator main_swith DCCM arb_data", false,-1, 85,0);
        tracep->declBus(c+3504,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+2104,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+3505,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+2105,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready_merged", false,-1);
        tracep->declArray(c+2106,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2109,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2110,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+2111,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2114,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2115,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+2097,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3501,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+954,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3435,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2116,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3506,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2117,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2116,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3506,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2117,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3507,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2120,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3508,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3507,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2120,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3508,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+2095,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+2121+i*3,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2096,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+2127,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+2101,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+3503,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+2128,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+2129,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+2130,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+322,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+2131,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+2132,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL M", false,-1, 31,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqPass", false,-1, 1,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspPass", false,-1, 1,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspPass", false,-1);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspDepth", false,-1, 3,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL rst_ni", false,-1);
        tracep->declArray(c+2133,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+2136,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+2139,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+2141,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+1343,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4768,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL IDW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL STIDW", false,-1, 31,0);
        tracep->declArray(c+2143,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+2146,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+2149,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+2151,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+2153,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrequest", false,-1, 1,0);
        tracep->declBus(c+2154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hgrant", false,-1, 1,0);
        tracep->declArray(c+2155,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+48,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+2158,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_valid", false,-1);
        tracep->declBit(c+50,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_ready", false,-1);
        tracep->declArray(c+2159,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data", false,-1, 85,0);
        tracep->declBus(c+51,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+2162,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+52,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+2163,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready_merged", false,-1);
        tracep->declArray(c+2164,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2167,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2168,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+2169,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2172,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2173,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+2155,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+48,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1343,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4768,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2174,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4879,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2175,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2174,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4879,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2175,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4880,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2178,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4881,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4880,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2178,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4881,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+2153,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+2179+i*3,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+2185,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+2158,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+2159,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+50,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+2186,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+2187,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+2188,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+323,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+2189,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+2190,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_0 M", false,-1, 31,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqPass", false,-1, 1,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspPass", false,-1, 1,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspPass", false,-1);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_0 clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_0 rst_ni", false,-1);
        tracep->declArray(c+2191,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+2194,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+2197,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+2199,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+1346,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4770,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator main_swith TIMER_0 IDW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_0 STIDW", false,-1, 31,0);
        tracep->declArray(c+2201,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+2204,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+2207,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+2209,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+2211,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrequest", false,-1, 1,0);
        tracep->declBus(c+2212,"Azadi_top_verilator top_verilator main_swith TIMER_0 hgrant", false,-1, 1,0);
        tracep->declArray(c+2213,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+53,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+2216,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_valid", false,-1);
        tracep->declBit(c+55,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_ready", false,-1);
        tracep->declArray(c+2217,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data", false,-1, 85,0);
        tracep->declBus(c+56,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+2220,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+57,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+2221,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready_merged", false,-1);
        tracep->declArray(c+2222,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2225,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2226,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+2227,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2230,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2231,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+2213,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+53,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1346,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4770,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2232,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4883,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2233,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2232,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4883,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2233,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4884,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2236,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4885,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4884,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2236,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4885,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+2211,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+2237+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2212,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+2243,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+2216,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+2217,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+55,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+2244,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+2245,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+2246,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+324,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+2247,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+2248,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_1 M", false,-1, 31,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqPass", false,-1, 1,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspPass", false,-1, 1,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspPass", false,-1);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_1 clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_1 rst_ni", false,-1);
        tracep->declArray(c+2249,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+2252,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+2255,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+2257,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+1349,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4772,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator main_swith TIMER_1 IDW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_1 STIDW", false,-1, 31,0);
        tracep->declArray(c+2259,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+2262,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+2265,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+2267,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+2269,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrequest", false,-1, 1,0);
        tracep->declBus(c+2270,"Azadi_top_verilator top_verilator main_swith TIMER_1 hgrant", false,-1, 1,0);
        tracep->declArray(c+2271,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+58,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+2274,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_valid", false,-1);
        tracep->declBit(c+60,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_ready", false,-1);
        tracep->declArray(c+2275,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data", false,-1, 85,0);
        tracep->declBus(c+61,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+2278,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+62,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+2279,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready_merged", false,-1);
        tracep->declArray(c+2280,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2283,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2284,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+2285,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2288,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2289,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+2271,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+58,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1349,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4772,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2290,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4887,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2291,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2290,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4887,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2291,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4888,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2294,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4889,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4888,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2294,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4889,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+2269,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+2295+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2270,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+2301,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+2274,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+2275,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+60,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+325,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+2306,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_2 M", false,-1, 31,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqPass", false,-1, 1,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspPass", false,-1, 1,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspPass", false,-1);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_2 clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_2 rst_ni", false,-1);
        tracep->declArray(c+2307,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+2310,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+2313,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+2315,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+1352,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4774,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator main_swith TIMER_2 IDW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_2 STIDW", false,-1, 31,0);
        tracep->declArray(c+2317,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+2320,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+2323,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+2325,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+2327,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrequest", false,-1, 1,0);
        tracep->declBus(c+2328,"Azadi_top_verilator top_verilator main_swith TIMER_2 hgrant", false,-1, 1,0);
        tracep->declArray(c+2329,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+63,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_valid", false,-1);
        tracep->declBit(c+65,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_ready", false,-1);
        tracep->declArray(c+2333,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data", false,-1, 85,0);
        tracep->declBus(c+66,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+2336,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+67,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+2337,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready_merged", false,-1);
        tracep->declArray(c+2338,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2341,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2342,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+2343,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2346,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2347,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+2329,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+63,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1352,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4774,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2348,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4891,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2349,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2348,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4891,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2349,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4892,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2352,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4893,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4892,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2352,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4893,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+2327,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+2353+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2328,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+2359,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+2333,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+65,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+2360,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+2361,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+2362,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+326,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+2363,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+2364,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_3 M", false,-1, 31,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqPass", false,-1, 1,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspPass", false,-1, 1,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspPass", false,-1);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_3 clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_3 rst_ni", false,-1);
        tracep->declArray(c+2365,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+2368,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+2371,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+2373,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+1355,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4776,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator main_swith TIMER_3 IDW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_3 STIDW", false,-1, 31,0);
        tracep->declArray(c+2375,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+2378,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+2381,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+2383,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+2385,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrequest", false,-1, 1,0);
        tracep->declBus(c+2386,"Azadi_top_verilator top_verilator main_swith TIMER_3 hgrant", false,-1, 1,0);
        tracep->declArray(c+2387,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+68,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+2390,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_valid", false,-1);
        tracep->declBit(c+70,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_ready", false,-1);
        tracep->declArray(c+2391,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data", false,-1, 85,0);
        tracep->declBus(c+71,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+2394,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+72,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+2395,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready_merged", false,-1);
        tracep->declArray(c+2396,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2399,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2400,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+2401,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2404,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2405,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+2387,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+68,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1355,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4776,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2406,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4895,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2407,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2406,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4895,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2407,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4896,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2410,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4897,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4896,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2410,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4897,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+2385,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+2411+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2386,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+2417,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+2390,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+2391,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+70,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+2418,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+2419,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+2420,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+327,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+2421,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+2422,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_4 M", false,-1, 31,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqPass", false,-1, 1,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspPass", false,-1, 1,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspPass", false,-1);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_4 clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_4 rst_ni", false,-1);
        tracep->declArray(c+2423,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+2426,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+2429,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+2431,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+1358,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4778,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator main_swith TIMER_4 IDW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_4 STIDW", false,-1, 31,0);
        tracep->declArray(c+2433,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+2436,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+2439,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+2441,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+2443,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrequest", false,-1, 1,0);
        tracep->declBus(c+2444,"Azadi_top_verilator top_verilator main_swith TIMER_4 hgrant", false,-1, 1,0);
        tracep->declArray(c+2445,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+73,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+2448,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_valid", false,-1);
        tracep->declBit(c+75,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_ready", false,-1);
        tracep->declArray(c+2449,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data", false,-1, 85,0);
        tracep->declBus(c+76,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+2452,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+77,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+2453,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready_merged", false,-1);
        tracep->declArray(c+2454,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2458,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+2459,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2462,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2463,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+2445,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+73,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1358,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4778,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2464,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4899,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2465,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2464,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4899,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2465,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4900,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2468,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4901,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4900,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2468,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4901,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+2443,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+2469+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2444,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+2475,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+2448,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+2449,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+75,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+2476,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+2477,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+2478,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+328,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+2479,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+2480,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith PLIC M", false,-1, 31,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith PLIC HReqPass", false,-1, 1,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith PLIC HRspPass", false,-1, 1,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith PLIC HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith PLIC HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC DReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC DRspPass", false,-1);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith PLIC DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith PLIC DRspDepth", false,-1, 3,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith PLIC clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith PLIC rst_ni", false,-1);
        tracep->declArray(c+2481,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+2484,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+2487,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+2489,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+1361,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4780,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator main_swith PLIC IDW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith PLIC STIDW", false,-1, 31,0);
        tracep->declArray(c+2491,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+2494,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+2497,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+2499,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+2501,"Azadi_top_verilator top_verilator main_swith PLIC hrequest", false,-1, 1,0);
        tracep->declBus(c+2502,"Azadi_top_verilator top_verilator main_swith PLIC hgrant", false,-1, 1,0);
        tracep->declArray(c+2503,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+78,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+2506,"Azadi_top_verilator top_verilator main_swith PLIC arb_valid", false,-1);
        tracep->declBit(c+80,"Azadi_top_verilator top_verilator main_swith PLIC arb_ready", false,-1);
        tracep->declArray(c+2507,"Azadi_top_verilator top_verilator main_swith PLIC arb_data", false,-1, 85,0);
        tracep->declBus(c+81,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+2510,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+82,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+2511,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready_merged", false,-1);
        tracep->declArray(c+2512,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2515,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2516,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+2517,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2520,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2521,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+2503,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+78,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1361,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4780,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2522,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4903,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2523,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2522,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4903,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2523,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4904,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2526,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4905,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4904,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2526,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4905,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+2501,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+2527+i*3,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2502,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+2533,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+2506,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+2507,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+80,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+2534,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+2535,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+2536,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+329,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+2537,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+2538,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith XBAR_PERI M", false,-1, 31,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqPass", false,-1, 1,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspPass", false,-1, 1,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspPass", false,-1);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspDepth", false,-1, 3,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith XBAR_PERI clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI rst_ni", false,-1);
        tracep->declArray(c+2539,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+2542,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+2545,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+2547,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+957,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+960,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator main_swith XBAR_PERI IDW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith XBAR_PERI STIDW", false,-1, 31,0);
        tracep->declArray(c+2549,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+2552,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+2555,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+2557,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+2559,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrequest", false,-1, 1,0);
        tracep->declBus(c+2560,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hgrant", false,-1, 1,0);
        tracep->declArray(c+2561,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+2564,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+2566,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_valid", false,-1);
        tracep->declBit(c+2567,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_ready", false,-1);
        tracep->declArray(c+2568,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data", false,-1, 85,0);
        tracep->declBus(c+2571,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+2572,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+2573,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+2574,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready_merged", false,-1);
        tracep->declArray(c+2575,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2578,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2579,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+2580,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2584,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+2561,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2564,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+957,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+960,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2585,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2586,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2587,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2585,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2586,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2587,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2590,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2591,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2592,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2590,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2591,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2592,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+2559,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+2594+i*3,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2560,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+2566,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+2568,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+2567,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+2602,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+2603,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+330,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+2604,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+2605,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4667,"gpio_reg_pkg GPIO_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4907,"gpio_reg_pkg GPIO_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4908,"gpio_reg_pkg GPIO_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4909,"gpio_reg_pkg GPIO_DATA_IN_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4910,"gpio_reg_pkg GPIO_DIRECT_OUT_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4911,"gpio_reg_pkg GPIO_MASKED_OUT_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4912,"gpio_reg_pkg GPIO_MASKED_OUT_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4913,"gpio_reg_pkg GPIO_DIRECT_OE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4914,"gpio_reg_pkg GPIO_MASKED_OE_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4915,"gpio_reg_pkg GPIO_MASKED_OE_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4916,"gpio_reg_pkg GPIO_INTR_CTRL_EN_RISING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4917,"gpio_reg_pkg GPIO_INTR_CTRL_EN_FALLING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4918,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4919,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLLOW_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4920,"gpio_reg_pkg GPIO_CTRL_EN_INPUT_FILTER_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<15; i++) {
                tracep->declBus(c+83+i*1,"gpio_reg_pkg GPIO_PERMIT", true,(i+0), 3,0);}}
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2106,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2606,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2608,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2611,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2613,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2614,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2615,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2613,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2614,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2615,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2618,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2619,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2620,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2618,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2619,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2620,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2111,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2622,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2624,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2627,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2629,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2630,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2631,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2629,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2630,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2631,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2634,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2635,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2636,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2634,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2635,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2636,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2164,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2638,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2640,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2645,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2645,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2650,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2651,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2652,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2650,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2651,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2652,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2169,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2654,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2656,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2659,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2661,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2662,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2663,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2661,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2662,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2663,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2666,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2667,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2668,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2666,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2667,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2668,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2222,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2670,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2672,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2675,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2677,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2678,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2679,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2677,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2678,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2679,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2682,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2683,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2684,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2682,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2683,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2684,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2227,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2686,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2688,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2691,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2693,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2694,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2695,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2693,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2694,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2695,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2698,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2699,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2700,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2698,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2699,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2700,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2280,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2702,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2704,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2707,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2709,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2710,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2711,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2709,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2710,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2711,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2714,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2715,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2716,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2714,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2715,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2716,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2285,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2718,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2720,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2723,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2725,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2726,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2727,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2725,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2726,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2727,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2730,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2731,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2732,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2730,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2731,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2732,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2338,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2734,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2736,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2739,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2741,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2742,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2743,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2741,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2742,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2743,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2746,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2747,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2748,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2746,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2747,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2748,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2343,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2750,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2752,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2755,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2757,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2758,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2759,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2757,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2758,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2759,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2762,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2763,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2764,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2762,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2763,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2764,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2396,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2766,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2768,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2771,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2773,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2774,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2775,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2773,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2774,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2775,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2778,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2779,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2780,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2778,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2779,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2780,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2401,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2782,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2784,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2787,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2789,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2790,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2791,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2789,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2790,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2791,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2794,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2795,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2796,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2794,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2795,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2796,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2454,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2798,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2800,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2803,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2805,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2806,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2807,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2805,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2806,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2807,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2810,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2811,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2812,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2810,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2811,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2812,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2459,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2814,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2816,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2819,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2821,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2822,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2823,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2821,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2822,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2823,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2826,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2827,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2828,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2826,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2827,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2828,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2512,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2830,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2832,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2835,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2837,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2838,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2839,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2837,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2838,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2839,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2842,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2843,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2844,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2842,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2843,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2844,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2517,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2846,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2848,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2851,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2853,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2854,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2853,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2854,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2858,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2860,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2858,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2860,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2575,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2862,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2864,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2867,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2869,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2870,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2871,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2869,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2870,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2871,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2874,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2875,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2876,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2874,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2875,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2876,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+2580,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2878,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2880,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2883,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2885,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2886,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2887,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2885,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2886,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2887,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2890,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2891,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2892,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2890,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2891,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2892,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2894,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2897,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2899,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2902,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2904,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2905,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2906,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2904,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2905,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2906,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2909,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2910,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2911,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2909,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2910,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2911,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2913,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2916,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2918,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2921,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2923,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2924,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2925,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2923,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2924,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2925,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2928,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2929,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2930,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2928,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2929,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2930,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2932,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2935,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2937,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2940,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2942,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2943,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2944,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2942,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2943,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2944,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2947,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2948,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2949,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2947,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2948,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2949,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2951,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2954,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2956,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2959,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2961,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2962,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2963,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2961,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2962,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2963,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2966,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2967,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2968,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2966,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2967,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2968,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2970,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2973,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2975,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2978,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2980,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2981,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2982,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2980,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2981,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2982,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2985,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2987,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2985,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2987,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2989,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2992,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2994,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2999,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3000,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3001,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2999,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3000,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3001,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3004,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3005,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3006,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3004,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3005,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3006,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3008,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3011,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3013,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3016,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3018,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3019,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3020,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3018,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3019,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3020,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3024,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3025,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3024,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3025,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3027,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3030,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3032,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3035,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3037,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3038,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3039,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3037,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3038,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3039,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3042,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3043,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3044,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3042,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3043,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3044,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3046,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3049,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3051,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3054,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3056,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3057,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3058,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3056,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3057,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3058,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3061,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3062,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3063,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3061,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3062,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3063,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3065,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3068,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3070,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3073,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3075,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3076,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3077,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3075,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3076,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3077,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3080,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3081,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3082,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3080,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3081,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3082,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3084,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3087,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3089,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3092,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3094,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3095,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3096,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3094,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3095,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3096,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3099,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3100,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3101,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3099,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3100,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3101,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declArray(c+802,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3103,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3603,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+805,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3107,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+806,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+805,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3107,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+806,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3108,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+809,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3109,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3108,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+809,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3109,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declArray(c+810,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3111,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3606,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3113,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+813,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3115,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+814,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+813,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3115,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+814,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3116,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+817,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3117,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3116,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+817,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3117,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declArray(c+818,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3119,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3609,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3121,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+821,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3123,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+822,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+821,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3123,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+822,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3124,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+825,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3125,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3124,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+825,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3125,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declArray(c+826,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3127,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3612,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3129,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+829,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3131,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+830,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+829,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3131,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+830,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+833,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3133,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+833,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3133,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declArray(c+834,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3135,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3615,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3137,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+837,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3139,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+838,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+837,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3139,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+838,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3140,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+841,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3141,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3140,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+841,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3141,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declArray(c+842,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3143,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3618,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3145,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+845,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3147,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+846,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+845,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3147,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+846,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3148,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+849,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3149,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3148,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+849,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3149,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declArray(c+850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3151,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3621,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3153,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+853,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3155,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+854,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+853,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3155,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+854,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3156,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+857,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3156,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+857,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declArray(c+858,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3159,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3624,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3161,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+861,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+862,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+861,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+862,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3164,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+865,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3164,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+865,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declArray(c+866,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3167,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3627,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3169,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+869,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3171,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+870,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+869,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3171,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+870,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3172,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+873,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3173,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3172,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+873,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3173,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3175,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+331,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3178,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+333,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3181,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+335,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3182,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3181,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+335,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3182,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+336,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3185,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+337,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+336,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3185,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+337,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3186,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+339,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3189,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+341,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3192,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+343,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3193,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3192,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+343,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3193,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+344,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3196,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+345,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+344,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3196,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+345,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3197,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+347,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3200,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+349,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3203,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+351,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3204,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3203,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+351,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3204,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+352,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3207,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+353,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+352,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3207,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+353,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3208,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+355,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3211,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+357,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3214,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+359,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3215,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3214,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+359,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3215,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+360,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+361,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+360,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+361,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3219,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+363,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3222,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+365,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3225,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3226,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3225,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3226,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+368,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3229,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+369,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+368,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3229,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+369,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3230,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+371,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3233,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+373,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3236,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3237,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3236,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3237,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+376,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3240,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+377,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+376,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3240,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+377,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3241,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+379,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3244,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+381,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3247,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+383,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3248,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3247,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+383,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3248,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+384,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3251,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+385,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+384,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3251,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+385,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3252,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+387,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3255,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3258,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+391,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3259,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3258,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+391,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3259,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+392,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3262,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+393,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+392,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3262,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+393,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3263,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+395,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3266,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+397,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3269,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+399,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3270,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3269,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+399,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3270,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+400,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3273,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+401,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+400,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3273,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+401,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3274,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+403,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3277,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+405,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3280,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+407,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3281,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3280,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+407,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3281,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+408,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3284,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+409,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+408,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3284,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+409,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3285,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+411,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3288,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+413,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3291,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+415,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3292,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3291,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+415,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3292,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+416,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3295,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+417,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+416,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3295,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+417,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3296,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+419,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3299,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+421,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3302,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+423,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3303,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3302,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+423,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3303,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+424,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3306,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+425,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+424,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3306,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+425,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspPass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3307,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+427,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3310,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+429,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3313,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+431,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3314,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3313,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+431,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3314,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+432,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3317,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+433,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+432,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3317,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+433,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4648,"brq_pkg PMP_MAX_REGIONS", false,-1, 31,0);
        tracep->declBus(c+4876,"brq_pkg PMP_CFG_W", false,-1, 31,0);
        tracep->declBus(c+4647,"brq_pkg PMP_I", false,-1, 31,0);
        tracep->declBus(c+4669,"brq_pkg PMP_D", false,-1, 31,0);
        tracep->declBus(c+4921,"brq_pkg CSR_OFF_PMP_CFG", false,-1, 11,0);
        tracep->declBus(c+4922,"brq_pkg CSR_OFF_PMP_ADDR", false,-1, 11,0);
        tracep->declBus(c+4658,"brq_pkg CSR_MSTATUS_MIE_BIT", false,-1, 31,0);
        tracep->declBus(c+4923,"brq_pkg CSR_MSTATUS_MPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+4924,"brq_pkg CSR_MSTATUS_MPP_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+4699,"brq_pkg CSR_MSTATUS_MPP_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+4925,"brq_pkg CSR_MSTATUS_MPRV_BIT", false,-1, 31,0);
        tracep->declBus(c+4926,"brq_pkg CSR_MSTATUS_TW_BIT", false,-1, 31,0);
        tracep->declBus(c+4831,"brq_pkg CSR_MISA_MXL", false,-1, 1,0);
        tracep->declBus(c+4658,"brq_pkg CSR_MSIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4923,"brq_pkg CSR_MTIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4924,"brq_pkg CSR_MEIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4648,"brq_pkg CSR_MFIX_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+4695,"brq_pkg CSR_MFIX_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+4927,"tlul_pkg ArbiterImpl", false,-1, 23,0);
        tracep->declBus(c+4686,"tlul_pkg TL_AW", false,-1, 31,0);
        tracep->declBus(c+4686,"tlul_pkg TL_DW", false,-1, 31,0);
        tracep->declBus(c+4765,"tlul_pkg TL_AIW", false,-1, 31,0);
        tracep->declBus(c+4692,"tlul_pkg TL_DIW", false,-1, 31,0);
        tracep->declBus(c+4760,"tlul_pkg TL_DBW", false,-1, 31,0);
        tracep->declBus(c+4691,"tlul_pkg TL_SZW", false,-1, 31,0);
        tracep->declArray(c+4928,"tlul_pkg TL_H2D_DEFAULT", false,-1, 85,0);
        tracep->declQuad(c+4931,"tlul_pkg TL_D2H_DEFAULT", false,-1, 51,0);
    }
}

void VAzadi_top_verilator::traceRegister(VerilatedVcd* tracep) {
    // Body
    {
        tracep->addFullCb(&traceFullTop0, __VlSymsp);
        tracep->addChgCb(&traceChgTop0, __VlSymsp);
        tracep->addCleanupCb(&traceCleanup, __VlSymsp);
    }
}

void VAzadi_top_verilator::traceFullTop0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceFullSub0(userp, tracep);
    }
}

void VAzadi_top_verilator::traceFullSub0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    WData/*95:0*/ __Vtemp512[3];
    WData/*95:0*/ __Vtemp513[3];
    WData/*95:0*/ __Vtemp514[3];
    WData/*95:0*/ __Vtemp515[3];
    WData/*95:0*/ __Vtemp516[3];
    WData/*95:0*/ __Vtemp517[3];
    WData/*95:0*/ __Vtemp518[3];
    WData/*95:0*/ __Vtemp519[3];
    WData/*95:0*/ __Vtemp520[3];
    WData/*95:0*/ __Vtemp521[3];
    WData/*95:0*/ __Vtemp522[3];
    WData/*95:0*/ __Vtemp523[3];
    WData/*95:0*/ __Vtemp529[3];
    WData/*95:0*/ __Vtemp531[3];
    WData/*95:0*/ __Vtemp537[3];
    WData/*95:0*/ __Vtemp539[3];
    WData/*95:0*/ __Vtemp545[3];
    WData/*95:0*/ __Vtemp547[3];
    WData/*95:0*/ __Vtemp553[3];
    WData/*95:0*/ __Vtemp555[3];
    WData/*95:0*/ __Vtemp561[3];
    WData/*95:0*/ __Vtemp563[3];
    WData/*95:0*/ __Vtemp569[3];
    WData/*95:0*/ __Vtemp571[3];
    WData/*95:0*/ __Vtemp577[3];
    WData/*95:0*/ __Vtemp579[3];
    WData/*95:0*/ __Vtemp585[3];
    WData/*95:0*/ __Vtemp587[3];
    WData/*95:0*/ __Vtemp593[3];
    WData/*95:0*/ __Vtemp595[3];
    WData/*95:0*/ __Vtemp596[3];
    WData/*95:0*/ __Vtemp597[3];
    WData/*95:0*/ __Vtemp621[3];
    WData/*95:0*/ __Vtemp622[3];
    WData/*95:0*/ __Vtemp623[3];
    WData/*95:0*/ __Vtemp624[3];
    WData/*95:0*/ __Vtemp625[3];
    WData/*95:0*/ __Vtemp626[3];
    WData/*95:0*/ __Vtemp627[3];
    WData/*95:0*/ __Vtemp628[3];
    WData/*95:0*/ __Vtemp629[3];
    WData/*95:0*/ __Vtemp630[3];
    WData/*95:0*/ __Vtemp631[3];
    WData/*95:0*/ __Vtemp632[3];
    WData/*95:0*/ __Vtemp633[3];
    WData/*95:0*/ __Vtemp634[3];
    WData/*95:0*/ __Vtemp635[3];
    WData/*95:0*/ __Vtemp636[3];
    WData/*95:0*/ __Vtemp637[3];
    WData/*95:0*/ __Vtemp638[3];
    WData/*95:0*/ __Vtemp639[3];
    WData/*95:0*/ __Vtemp640[3];
    WData/*95:0*/ __Vtemp641[3];
    WData/*95:0*/ __Vtemp642[3];
    WData/*95:0*/ __Vtemp643[3];
    WData/*95:0*/ __Vtemp644[3];
    WData/*95:0*/ __Vtemp645[3];
    WData/*95:0*/ __Vtemp646[3];
    WData/*95:0*/ __Vtemp647[3];
    WData/*95:0*/ __Vtemp648[3];
    WData/*95:0*/ __Vtemp649[3];
    WData/*95:0*/ __Vtemp650[3];
    WData/*95:0*/ __Vtemp651[3];
    WData/*95:0*/ __Vtemp652[3];
    WData/*95:0*/ __Vtemp653[3];
    WData/*95:0*/ __Vtemp654[3];
    WData/*95:0*/ __Vtemp655[3];
    WData/*95:0*/ __Vtemp656[3];
    WData/*95:0*/ __Vtemp657[3];
    WData/*95:0*/ __Vtemp658[3];
    WData/*95:0*/ __Vtemp659[3];
    WData/*95:0*/ __Vtemp660[3];
    WData/*95:0*/ __Vtemp661[3];
    WData/*95:0*/ __Vtemp662[3];
    WData/*95:0*/ __Vtemp663[3];
    WData/*95:0*/ __Vtemp664[3];
    WData/*95:0*/ __Vtemp665[3];
    WData/*95:0*/ __Vtemp666[3];
    WData/*95:0*/ __Vtemp667[3];
    WData/*95:0*/ __Vtemp668[3];
    WData/*95:0*/ __Vtemp669[3];
    WData/*95:0*/ __Vtemp670[3];
    WData/*95:0*/ __Vtemp671[3];
    WData/*95:0*/ __Vtemp672[3];
    WData/*95:0*/ __Vtemp673[3];
    WData/*95:0*/ __Vtemp674[3];
    WData/*95:0*/ __Vtemp675[3];
    WData/*95:0*/ __Vtemp676[3];
    WData/*95:0*/ __Vtemp677[3];
    WData/*95:0*/ __Vtemp678[3];
    WData/*95:0*/ __Vtemp679[3];
    WData/*95:0*/ __Vtemp680[3];
    WData/*95:0*/ __Vtemp681[3];
    WData/*95:0*/ __Vtemp682[3];
    WData/*95:0*/ __Vtemp683[3];
    WData/*95:0*/ __Vtemp684[3];
    WData/*95:0*/ __Vtemp685[3];
    WData/*95:0*/ __Vtemp686[3];
    WData/*95:0*/ __Vtemp687[3];
    WData/*95:0*/ __Vtemp688[3];
    WData/*95:0*/ __Vtemp689[3];
    WData/*95:0*/ __Vtemp690[3];
    WData/*95:0*/ __Vtemp691[3];
    WData/*95:0*/ __Vtemp692[3];
    WData/*95:0*/ __Vtemp693[3];
    WData/*95:0*/ __Vtemp694[3];
    WData/*95:0*/ __Vtemp695[3];
    WData/*95:0*/ __Vtemp696[3];
    WData/*95:0*/ __Vtemp697[3];
    WData/*95:0*/ __Vtemp698[3];
    WData/*95:0*/ __Vtemp699[3];
    WData/*95:0*/ __Vtemp700[3];
    WData/*95:0*/ __Vtemp701[3];
    WData/*95:0*/ __Vtemp702[3];
    WData/*95:0*/ __Vtemp703[3];
    WData/*95:0*/ __Vtemp704[3];
    WData/*95:0*/ __Vtemp705[3];
    WData/*95:0*/ __Vtemp706[3];
    WData/*95:0*/ __Vtemp707[3];
    WData/*95:0*/ __Vtemp708[3];
    WData/*95:0*/ __Vtemp709[3];
    WData/*95:0*/ __Vtemp710[3];
    WData/*95:0*/ __Vtemp753[3];
    WData/*95:0*/ __Vtemp754[3];
    WData/*95:0*/ __Vtemp755[3];
    WData/*95:0*/ __Vtemp756[3];
    WData/*95:0*/ __Vtemp764[3];
    WData/*95:0*/ __Vtemp765[3];
    WData/*95:0*/ __Vtemp766[3];
    WData/*95:0*/ __Vtemp767[3];
    WData/*95:0*/ __Vtemp768[3];
    WData/*95:0*/ __Vtemp776[3];
    WData/*95:0*/ __Vtemp777[3];
    WData/*95:0*/ __Vtemp778[3];
    WData/*95:0*/ __Vtemp779[3];
    WData/*95:0*/ __Vtemp780[3];
    WData/*95:0*/ __Vtemp788[3];
    WData/*95:0*/ __Vtemp789[3];
    WData/*95:0*/ __Vtemp790[3];
    WData/*95:0*/ __Vtemp791[3];
    WData/*95:0*/ __Vtemp792[3];
    WData/*95:0*/ __Vtemp800[3];
    WData/*95:0*/ __Vtemp801[3];
    WData/*95:0*/ __Vtemp802[3];
    WData/*95:0*/ __Vtemp803[3];
    WData/*95:0*/ __Vtemp804[3];
    WData/*95:0*/ __Vtemp812[3];
    WData/*95:0*/ __Vtemp813[3];
    WData/*95:0*/ __Vtemp814[3];
    WData/*95:0*/ __Vtemp815[3];
    WData/*95:0*/ __Vtemp816[3];
    WData/*95:0*/ __Vtemp824[3];
    WData/*95:0*/ __Vtemp825[3];
    WData/*95:0*/ __Vtemp826[3];
    WData/*95:0*/ __Vtemp827[3];
    WData/*95:0*/ __Vtemp828[3];
    WData/*95:0*/ __Vtemp836[3];
    WData/*95:0*/ __Vtemp837[3];
    WData/*95:0*/ __Vtemp838[3];
    WData/*95:0*/ __Vtemp839[3];
    WData/*95:0*/ __Vtemp840[3];
    WData/*95:0*/ __Vtemp848[3];
    WData/*95:0*/ __Vtemp849[3];
    WData/*95:0*/ __Vtemp850[3];
    WData/*95:0*/ __Vtemp851[3];
    WData/*95:0*/ __Vtemp852[3];
    WData/*95:0*/ __Vtemp860[3];
    WData/*95:0*/ __Vtemp864[3];
    WData/*95:0*/ __Vtemp868[3];
    WData/*95:0*/ __Vtemp872[3];
    WData/*95:0*/ __Vtemp876[3];
    WData/*95:0*/ __Vtemp880[3];
    WData/*95:0*/ __Vtemp884[3];
    WData/*95:0*/ __Vtemp888[3];
    WData/*95:0*/ __Vtemp892[3];
    WData/*95:0*/ __Vtemp896[3];
    WData/*95:0*/ __Vtemp900[3];
    WData/*95:0*/ __Vtemp904[3];
    WData/*95:0*/ __Vtemp908[3];
    WData/*95:0*/ __Vtemp912[3];
    WData/*95:0*/ __Vtemp916[3];
    WData/*95:0*/ __Vtemp920[3];
    WData/*95:0*/ __Vtemp924[3];
    WData/*95:0*/ __Vtemp928[3];
    WData/*95:0*/ __Vtemp932[3];
    WData/*95:0*/ __Vtemp933[3];
    WData/*95:0*/ __Vtemp939[3];
    WData/*95:0*/ __Vtemp941[3];
    WData/*95:0*/ __Vtemp947[3];
    WData/*95:0*/ __Vtemp949[3];
    WData/*95:0*/ __Vtemp955[3];
    WData/*95:0*/ __Vtemp957[3];
    WData/*95:0*/ __Vtemp963[3];
    WData/*95:0*/ __Vtemp965[3];
    WData/*95:0*/ __Vtemp971[3];
    WData/*95:0*/ __Vtemp973[3];
    WData/*95:0*/ __Vtemp979[3];
    WData/*95:0*/ __Vtemp981[3];
    WData/*95:0*/ __Vtemp987[3];
    WData/*95:0*/ __Vtemp989[3];
    WData/*95:0*/ __Vtemp995[3];
    WData/*95:0*/ __Vtemp997[3];
    WData/*95:0*/ __Vtemp1003[3];
    WData/*95:0*/ __Vtemp1005[3];
    WData/*95:0*/ __Vtemp1011[3];
    WData/*95:0*/ __Vtemp1013[3];
    WData/*95:0*/ __Vtemp1019[3];
    WData/*95:0*/ __Vtemp1021[3];
    WData/*95:0*/ __Vtemp1027[3];
    WData/*95:0*/ __Vtemp1029[3];
    WData/*95:0*/ __Vtemp1035[3];
    WData/*95:0*/ __Vtemp1037[3];
    WData/*95:0*/ __Vtemp1043[3];
    WData/*95:0*/ __Vtemp1045[3];
    WData/*95:0*/ __Vtemp1051[3];
    WData/*95:0*/ __Vtemp1053[3];
    WData/*95:0*/ __Vtemp1059[3];
    WData/*95:0*/ __Vtemp1061[3];
    WData/*95:0*/ __Vtemp1067[3];
    WData/*95:0*/ __Vtemp1069[3];
    WData/*95:0*/ __Vtemp1075[3];
    WData/*95:0*/ __Vtemp1077[3];
    WData/*95:0*/ __Vtemp1083[3];
    WData/*95:0*/ __Vtemp1085[3];
    WData/*95:0*/ __Vtemp1091[3];
    WData/*95:0*/ __Vtemp1093[3];
    WData/*95:0*/ __Vtemp1099[3];
    WData/*95:0*/ __Vtemp1101[3];
    WData/*95:0*/ __Vtemp1107[3];
    WData/*95:0*/ __Vtemp1109[3];
    WData/*95:0*/ __Vtemp1115[3];
    WData/*95:0*/ __Vtemp1117[3];
    WData/*95:0*/ __Vtemp1123[3];
    WData/*95:0*/ __Vtemp1125[3];
    WData/*95:0*/ __Vtemp1126[3];
    WData/*95:0*/ __Vtemp1127[3];
    WData/*95:0*/ __Vtemp1128[3];
    WData/*95:0*/ __Vtemp1129[3];
    WData/*95:0*/ __Vtemp1130[3];
    WData/*95:0*/ __Vtemp1131[3];
    WData/*95:0*/ __Vtemp1132[3];
    WData/*95:0*/ __Vtemp1133[3];
    WData/*95:0*/ __Vtemp1134[3];
    WData/*95:0*/ __Vtemp1135[3];
    WData/*95:0*/ __Vtemp1136[3];
    WData/*95:0*/ __Vtemp1137[3];
    WData/*95:0*/ __Vtemp1138[3];
    WData/*95:0*/ __Vtemp1139[3];
    WData/*95:0*/ __Vtemp1140[3];
    WData/*95:0*/ __Vtemp1141[3];
    WData/*95:0*/ __Vtemp1142[3];
    WData/*95:0*/ __Vtemp1143[3];
    WData/*95:0*/ __Vtemp1144[3];
    WData/*95:0*/ __Vtemp1145[3];
    WData/*95:0*/ __Vtemp1146[3];
    WData/*95:0*/ __Vtemp1147[3];
    WData/*95:0*/ __Vtemp1148[3];
    WData/*95:0*/ __Vtemp1149[3];
    WData/*95:0*/ __Vtemp1150[3];
    WData/*95:0*/ __Vtemp1151[3];
    WData/*95:0*/ __Vtemp1152[3];
    WData/*95:0*/ __Vtemp1153[3];
    WData/*95:0*/ __Vtemp1154[3];
    WData/*95:0*/ __Vtemp1155[3];
    WData/*95:0*/ __Vtemp1156[3];
    WData/*95:0*/ __Vtemp1157[3];
    WData/*95:0*/ __Vtemp1158[3];
    WData/*95:0*/ __Vtemp1159[3];
    WData/*95:0*/ __Vtemp1160[3];
    WData/*1215:0*/ __Vtemp1161[38];
    WData/*95:0*/ __Vtemp1162[3];
    // Body
    {
        tracep->fullBit(oldp+1,(((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_err)) 
                                 | (0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_err)))));
        tracep->fullBit(oldp+2,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_alu));
        tracep->fullIData(oldp+3,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_d[0]),32);
        tracep->fullIData(oldp+4,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_d[1]),32);
        tracep->fullIData(oldp+5,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[0]),32);
        tracep->fullIData(oldp+6,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[1]),32);
        tracep->fullIData(oldp+7,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__bfp_mask_rev),32);
        tracep->fullIData(oldp+8,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[0]),32);
        tracep->fullIData(oldp+9,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[1]),32);
        tracep->fullIData(oldp+10,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[2]),32);
        tracep->fullIData(oldp+11,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[3]),32);
        tracep->fullIData(oldp+12,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[4]),32);
        tracep->fullIData(oldp+13,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[5]),32);
        tracep->fullIData(oldp+14,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[6]),32);
        tracep->fullIData(oldp+15,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[7]),32);
        tracep->fullIData(oldp+16,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[8]),32);
        tracep->fullIData(oldp+17,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[9]),32);
        tracep->fullIData(oldp+18,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[10]),32);
        tracep->fullIData(oldp+19,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[11]),32);
        tracep->fullIData(oldp+20,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[12]),32);
        tracep->fullIData(oldp+21,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[13]),32);
        tracep->fullIData(oldp+22,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[14]),32);
        tracep->fullIData(oldp+23,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[15]),32);
        tracep->fullIData(oldp+24,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[16]),32);
        tracep->fullIData(oldp+25,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[17]),32);
        tracep->fullIData(oldp+26,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[18]),32);
        tracep->fullIData(oldp+27,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[19]),32);
        tracep->fullIData(oldp+28,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[20]),32);
        tracep->fullIData(oldp+29,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[21]),32);
        tracep->fullIData(oldp+30,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[22]),32);
        tracep->fullIData(oldp+31,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[23]),32);
        tracep->fullIData(oldp+32,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[24]),32);
        tracep->fullIData(oldp+33,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[25]),32);
        tracep->fullIData(oldp+34,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[26]),32);
        tracep->fullIData(oldp+35,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[27]),32);
        tracep->fullIData(oldp+36,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[28]),32);
        tracep->fullIData(oldp+37,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[29]),32);
        tracep->fullIData(oldp+38,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[30]),32);
        tracep->fullIData(oldp+39,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[31]),32);
        tracep->fullCData(oldp+40,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d),6);
        tracep->fullSData(oldp+41,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_err),16);
        tracep->fullSData(oldp+42,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_err),16);
        tracep->fullCData(oldp+43,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d),6);
        tracep->fullQData(oldp+44,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned),64);
        tracep->fullQData(oldp+46,(vlTOPp->Azadi_top_verilator__DOT__u_jtagdpi__DOT__ctx),64);
        tracep->fullQData(oldp+48,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+50,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+51,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+52,((0x7fU & (IData)(
                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__drsp_fifo_o 
                                                     >> 0x24U)))),8);
        tracep->fullQData(oldp+53,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+55,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+56,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+57,((0x7fU & (IData)(
                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                     >> 0x24U)))),8);
        tracep->fullQData(oldp+58,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+60,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+61,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+62,((0x7fU & (IData)(
                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                     >> 0x24U)))),8);
        tracep->fullQData(oldp+63,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+65,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+66,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+67,((0x7fU & (IData)(
                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                     >> 0x24U)))),8);
        tracep->fullQData(oldp+68,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+70,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+71,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+72,((0x7fU & (IData)(
                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                     >> 0x24U)))),8);
        tracep->fullQData(oldp+73,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+75,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+76,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+77,((0x7fU & (IData)(
                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                     >> 0x24U)))),8);
        tracep->fullQData(oldp+78,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+80,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+81,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+82,((0x7fU & (IData)(
                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                     >> 0x24U)))),8);
        tracep->fullCData(oldp+83,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[0]),4);
        tracep->fullCData(oldp+84,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[1]),4);
        tracep->fullCData(oldp+85,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[2]),4);
        tracep->fullCData(oldp+86,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[3]),4);
        tracep->fullCData(oldp+87,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[4]),4);
        tracep->fullCData(oldp+88,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[5]),4);
        tracep->fullCData(oldp+89,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[6]),4);
        tracep->fullCData(oldp+90,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[7]),4);
        tracep->fullCData(oldp+91,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[8]),4);
        tracep->fullCData(oldp+92,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[9]),4);
        tracep->fullCData(oldp+93,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[10]),4);
        tracep->fullCData(oldp+94,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[11]),4);
        tracep->fullCData(oldp+95,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[12]),4);
        tracep->fullCData(oldp+96,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[13]),4);
        tracep->fullCData(oldp+97,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[14]),4);
        tracep->fullIData(oldp+98,((0xfffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__cio_gpio_q)),20);
        tracep->fullQData(oldp+99,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h),52);
        tracep->fullIData(oldp+101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__gpio_intr),32);
        tracep->fullBit(oldp+102,((0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__gpio_intr)));
        tracep->fullIData(oldp+103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip),18);
        tracep->fullIData(oldp+104,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__num_req_outstanding),17);
        tracep->fullCData(oldp+105,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__dev_select_outstanding),2);
        tracep->fullCData(oldp+106,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+107,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+109,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+110,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_rsp_pending));
        tracep->fullIData(oldp+111,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__num_req_outstanding),17);
        tracep->fullCData(oldp+112,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+113,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+114,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+115,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+116,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+117,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_rsp_pending));
        tracep->fullIData(oldp+118,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__num_req_outstanding),17);
        tracep->fullCData(oldp+119,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+120,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+121,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+122,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+123,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+124,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_rsp_pending));
        tracep->fullCData(oldp+125,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+126,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+127,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+128,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+129,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+130,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+131,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+132,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+133,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullQData(oldp+134,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [0U]),52);
        tracep->fullQData(oldp+136,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [1U]),52);
        tracep->fullQData(oldp+138,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [2U]),52);
        tracep->fullQData(oldp+140,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [3U]),52);
        tracep->fullQData(oldp+142,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [4U]),52);
        tracep->fullQData(oldp+144,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [5U]),52);
        tracep->fullQData(oldp+146,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [6U]),52);
        tracep->fullQData(oldp+148,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [7U]),52);
        tracep->fullQData(oldp+150,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [8U]),52);
        tracep->fullQData(oldp+152,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [9U]),52);
        tracep->fullQData(oldp+154,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [0xaU]),52);
        tracep->fullQData(oldp+156,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [0xbU]),52);
        tracep->fullQData(oldp+158,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                    [0xcU]),52);
        tracep->fullQData(oldp+160,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [0U]),52);
        tracep->fullQData(oldp+162,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [1U]),52);
        tracep->fullQData(oldp+164,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [2U]),52);
        tracep->fullQData(oldp+166,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [3U]),52);
        tracep->fullQData(oldp+168,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [4U]),52);
        tracep->fullQData(oldp+170,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [5U]),52);
        tracep->fullQData(oldp+172,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [6U]),52);
        tracep->fullQData(oldp+174,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [7U]),52);
        tracep->fullQData(oldp+176,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [8U]),52);
        tracep->fullQData(oldp+178,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [9U]),52);
        tracep->fullQData(oldp+180,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [0xaU]),52);
        tracep->fullQData(oldp+182,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [0xbU]),52);
        tracep->fullQData(oldp+184,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [0xcU]),52);
        tracep->fullIData(oldp+186,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__num_req_outstanding),17);
        tracep->fullCData(oldp+187,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+188,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+189,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+190,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+191,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+192,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_rsp_pending));
        tracep->fullIData(oldp+193,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__cio_gpio_q),32);
        tracep->fullIData(oldp+194,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__cio_gpio_en_q),32);
        tracep->fullIData(oldp+195,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_state__q),32);
        tracep->fullIData(oldp+196,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_enable__q),32);
        tracep->fullIData(oldp+197,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_data_in__DOT__q),32);
        tracep->fullIData(oldp+198,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_rising__q),32);
        tracep->fullIData(oldp+199,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_falling__q),32);
        tracep->fullIData(oldp+200,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvlhigh__q),32);
        tracep->fullIData(oldp+201,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvllow__q),32);
        tracep->fullIData(oldp+202,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_ctrl_en_input_filter__q),32);
        tracep->fullBit(oldp+203,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+204,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+205,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+206,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+207,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+208,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+209,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_state__DOT__qe));
        tracep->fullBit(oldp+210,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_enable__DOT__qe));
        tracep->fullBit(oldp+211,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_data_in__DOT__qe));
        tracep->fullBit(oldp+212,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_ctrl_en_rising__DOT__qe));
        tracep->fullBit(oldp+213,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_ctrl_en_falling__DOT__qe));
        tracep->fullBit(oldp+214,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_ctrl_en_lvlhigh__DOT__qe));
        tracep->fullBit(oldp+215,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_ctrl_en_lvllow__DOT__qe));
        tracep->fullBit(oldp+216,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_ctrl_en_input_filter__DOT__qe));
        tracep->fullCData(oldp+217,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+218,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+219,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+220,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+221,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+222,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+223,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+224,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+225,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+226,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+227,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+228,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+229,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+230,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+231,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+232,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+233,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+234,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+235,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+236,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+237,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+238,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+239,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+240,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+241,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+242,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+243,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+244,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+245,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+246,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+247,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+248,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+249,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+250,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+251,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+252,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+253,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+254,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+255,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+256,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+257,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+258,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+259,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+260,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+261,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+262,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+263,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+264,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+265,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+266,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+267,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+268,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+269,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+270,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+271,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+272,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+273,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+274,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+275,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+276,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+277,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+278,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+279,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+280,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+281,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+282,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+283,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+284,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+285,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+286,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+287,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+288,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+289,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+290,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+291,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+292,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+293,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+294,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+295,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+296,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+297,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+298,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+299,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+300,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+301,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+302,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+303,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+304,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+305,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+306,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+307,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+308,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+309,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+310,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+311,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+312,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+313,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+314,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+315,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+316,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+317,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+318,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+319,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+320,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+321,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+322,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+323,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+324,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+325,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+326,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+327,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+328,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+329,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+330,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullQData(oldp+331,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+333,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [0U]),52);
        tracep->fullBit(oldp+335,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [0U]))));
        tracep->fullBit(oldp+336,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+337,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [0U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+339,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+341,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [1U]),52);
        tracep->fullBit(oldp+343,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [1U]))));
        tracep->fullBit(oldp+344,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+345,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [1U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [1U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [1U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [1U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+347,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+349,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [2U]),52);
        tracep->fullBit(oldp+351,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [2U]))));
        tracep->fullBit(oldp+352,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [2U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+353,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [2U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [2U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [2U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [2U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+355,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+357,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [3U]),52);
        tracep->fullBit(oldp+359,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [3U]))));
        tracep->fullBit(oldp+360,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [3U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+361,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [3U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [3U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [3U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [3U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+363,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+365,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [4U]),52);
        tracep->fullBit(oldp+367,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [4U]))));
        tracep->fullBit(oldp+368,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [4U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+369,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [4U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [4U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [4U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [4U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+371,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+373,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [5U]),52);
        tracep->fullBit(oldp+375,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [5U]))));
        tracep->fullBit(oldp+376,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [5U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+377,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [5U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [5U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [5U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [5U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+379,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+381,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [6U]),52);
        tracep->fullBit(oldp+383,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [6U]))));
        tracep->fullBit(oldp+384,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [6U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+385,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [6U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [6U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [6U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [6U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+387,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+389,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [7U]),52);
        tracep->fullBit(oldp+391,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [7U]))));
        tracep->fullBit(oldp+392,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [7U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+393,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [7U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [7U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [7U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [7U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+395,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+397,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [8U]),52);
        tracep->fullBit(oldp+399,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [8U]))));
        tracep->fullBit(oldp+400,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [8U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+401,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [8U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [8U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [8U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [8U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+403,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+405,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [9U]),52);
        tracep->fullBit(oldp+407,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [9U]))));
        tracep->fullBit(oldp+408,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [9U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+409,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [9U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [9U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [9U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [9U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+411,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+413,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [0xaU]),52);
        tracep->fullBit(oldp+415,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [0xaU]))));
        tracep->fullBit(oldp+416,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xaU] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+417,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [0xaU] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0xaU] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0xaU] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0xaU] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+419,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+421,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [0xbU]),52);
        tracep->fullBit(oldp+423,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [0xbU]))));
        tracep->fullBit(oldp+424,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xbU] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+425,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [0xbU] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0xbU] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0xbU] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0xbU] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+427,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+429,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                    [0xcU]),52);
        tracep->fullBit(oldp+431,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                [0xcU]))));
        tracep->fullBit(oldp+432,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xcU] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+433,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                  [0xcU] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0xcU] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0xcU] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                                [0xcU] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullSData(oldp+435,(((0x33U >= (0x3fU 
                                                & ((IData)(0xdU) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1fffU & (IData)(
                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                            >> 
                                                            (0x3fU 
                                                             & ((IData)(0xdU) 
                                                                * 
                                                                (3U 
                                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))))
                                      : 0U)),13);
        tracep->fullCData(oldp+436,(((0x13U >= (0x1fU 
                                                & ((IData)(5U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(5U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                      : 0U)),5);
        tracep->fullQData(oldp+437,(((0x83U >= (0xffU 
                                                & ((IData)(0x21U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1ffffffffULL 
                                         & (((0U == 
                                              (0x1fU 
                                               & ((IData)(0x21U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                              ? 0ULL
                                              : ((QData)((IData)(
                                                                 vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                 ((IData)(2U) 
                                                                  + 
                                                                  (7U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (3U 
                                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U)))])) 
                                                 << 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                            | (((QData)((IData)(
                                                                vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                ((IData)(1U) 
                                                                 + 
                                                                 (7U 
                                                                  & (((IData)(0x21U) 
                                                                      * 
                                                                      (3U 
                                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                     >> 5U)))])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                  (7U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (3U 
                                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U))])) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))))
                                      : 0ULL)),33);
        tracep->fullSData(oldp+439,(((0x19U >= (0x1fU 
                                                & ((IData)(0xdU) 
                                                   * 
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1fffU & 
                                         (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                          >> (0x1fU 
                                              & ((IData)(0xdU) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                      : 0U)),13);
        tracep->fullCData(oldp+440,(((9U >= (0xfU & 
                                             ((IData)(5U) 
                                              * (1U 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1fU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage) 
                                                  >> 
                                                  (0xfU 
                                                   & ((IData)(5U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                      : 0U)),5);
        tracep->fullQData(oldp+441,(((0x41U >= (0x7fU 
                                                & ((IData)(0x21U) 
                                                   * 
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1ffffffffULL 
                                         & (((0U == 
                                              (0x1fU 
                                               & ((IData)(0x21U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                              ? 0ULL
                                              : ((QData)((IData)(
                                                                 vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                 ((IData)(2U) 
                                                                  + 
                                                                  (3U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (1U 
                                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U)))])) 
                                                 << 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                            | (((QData)((IData)(
                                                                vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                ((IData)(1U) 
                                                                 + 
                                                                 (3U 
                                                                  & (((IData)(0x21U) 
                                                                      * 
                                                                      (1U 
                                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                     >> 5U)))])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                  (3U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (1U 
                                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U))])) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))))
                                      : 0ULL)),33);
        tracep->fullQData(oldp+443,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o),52);
        tracep->fullQData(oldp+445,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o),52);
        tracep->fullQData(oldp+447,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [0U]),52);
        tracep->fullQData(oldp+449,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [1U]),52);
        tracep->fullQData(oldp+451,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [2U]),52);
        tracep->fullQData(oldp+453,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [3U]),52);
        tracep->fullQData(oldp+455,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [4U]),52);
        tracep->fullQData(oldp+457,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [5U]),52);
        tracep->fullQData(oldp+459,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [6U]),52);
        tracep->fullQData(oldp+461,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [7U]),52);
        tracep->fullQData(oldp+463,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [8U]),52);
        tracep->fullQData(oldp+465,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [9U]),52);
        tracep->fullQData(oldp+467,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [0xaU]),52);
        tracep->fullQData(oldp+469,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [0xbU]),52);
        tracep->fullQData(oldp+471,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [0xcU]),52);
        tracep->fullQData(oldp+473,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                    [0xdU]),52);
        tracep->fullQData(oldp+475,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o),52);
        tracep->fullWData(oldp+477,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg),246);
        tracep->fullIData(oldp+485,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[5U] 
                                      << 0xcU) | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[4U] 
                                                  >> 0x14U))),32);
        tracep->fullSData(oldp+486,((0x3ffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[5U] 
                                                << 0x16U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[4U] 
                                                  >> 0xaU)))),10);
        tracep->fullSData(oldp+487,((0xffffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[4U] 
                                                 << 0x10U) 
                                                | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[3U] 
                                                   >> 0x10U)))),16);
        tracep->fullIData(oldp+488,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[2U]),32);
        tracep->fullSData(oldp+489,((0xffffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[2U] 
                                                 << 0x10U) 
                                                | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[1U] 
                                                   >> 0x10U)))),16);
        tracep->fullSData(oldp+490,((0xffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[1U])),16);
        tracep->fullSData(oldp+491,((0xffffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[1U] 
                                                 << 0x10U) 
                                                | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[0U] 
                                                   >> 0x10U)))),16);
        tracep->fullSData(oldp+492,((0xffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[0U])),16);
        tracep->fullBit(oldp+493,((1U & ((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)) 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                         [6U][0U]))));
        tracep->fullBit(oldp+494,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U] 
                                         >> 0x15U))));
        tracep->fullIData(oldp+495,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[7U] 
                                      << 0xaU) | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U] 
                                                  >> 0x16U))),32);
        tracep->fullBit(oldp+496,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_state_we) 
                                         | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U] 
                                            >> 0x15U)))));
        tracep->fullIData(oldp+497,((((0x200000U & 
                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U])
                                       ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[7U] 
                                           << 0xaU) 
                                          | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U] 
                                             >> 0x16U))
                                       : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_state__q) 
                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_state_we)
                                         ? (~ ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                [6U][1U] 
                                                << 0x1fU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                  [6U][0U] 
                                                  >> 1U)))
                                         : 0xffffffffU))),32);
        tracep->fullBit(oldp+498,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[5U] 
                                         >> 0x14U))));
        tracep->fullIData(oldp+499,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U] 
                                      << 0xbU) | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[5U] 
                                                  >> 0x15U))),32);
        tracep->fullSData(oldp+500,((0x3ffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[5U] 
                                                << 0x16U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[4U] 
                                                  >> 0xaU)))),16);
        tracep->fullSData(oldp+501,((0x3ffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[4U])),16);
        tracep->fullSData(oldp+502,((0xffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[3U])),16);
        tracep->fullCData(oldp+503,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)
                                      ? 4U : (7U & 
                                              (((1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                    >> 2U)) 
                                                == 
                                                (1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                    >> 2U)))
                                                ? (
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                   - 
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                : (
                                                   ((IData)(4U) 
                                                    - 
                                                    (3U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                   + 
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),3);
        tracep->fullCData(oldp+504,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)
                                      ? 4U : (7U & 
                                              (((1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                    >> 2U)) 
                                                == 
                                                (1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                    >> 2U)))
                                                ? (
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                   - 
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                : (
                                                   ((IData)(4U) 
                                                    - 
                                                    (3U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                   + 
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),3);
        tracep->fullCData(oldp+505,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)
                                      ? 4U : (7U & 
                                              (((1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                    >> 2U)) 
                                                == 
                                                (1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                    >> 2U)))
                                                ? (
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                   - 
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                : (
                                                   ((IData)(4U) 
                                                    - 
                                                    (3U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                   + 
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),3);
        tracep->fullCData(oldp+506,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)
                                      ? 2U : (3U & 
                                              (((1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                    >> 1U)) 
                                                == 
                                                (1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                    >> 1U)))
                                                ? (
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                   - 
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                : (
                                                   ((IData)(2U) 
                                                    - 
                                                    (1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),2);
        tracep->fullCData(oldp+507,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)
                                      ? 2U : (3U & 
                                              (((1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                    >> 1U)) 
                                                == 
                                                (1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                    >> 1U)))
                                                ? (
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                   - 
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                : (
                                                   ((IData)(2U) 
                                                    - 
                                                    (1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),2);
        tracep->fullCData(oldp+508,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)
                                      ? 2U : (3U & 
                                              (((1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                    >> 1U)) 
                                                == 
                                                (1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                    >> 1U)))
                                                ? (
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                   - 
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                : (
                                                   ((IData)(2U) 
                                                    - 
                                                    (1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),2);
        tracep->fullBit(oldp+509,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__instr_valid));
        tracep->fullIData(oldp+510,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__tlul_data),32);
        tracep->fullCData(oldp+511,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_q),8);
        tracep->fullBit(oldp+512,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_q));
        tracep->fullCData(oldp+513,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_q),8);
        tracep->fullBit(oldp+514,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_q));
        tracep->fullQData(oldp+515,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__storage),64);
        tracep->fullQData(oldp+517,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__rom_rdata),64);
        tracep->fullCData(oldp+519,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT__addr_q),5);
        tracep->fullQData(oldp+520,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[0]),34);
        tracep->fullQData(oldp+522,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[1]),34);
        tracep->fullQData(oldp+524,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[2]),34);
        tracep->fullQData(oldp+526,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[3]),34);
        tracep->fullSData(oldp+528,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage),13);
        tracep->fullSData(oldp+529,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage),13);
        tracep->fullCData(oldp+530,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage),5);
        tracep->fullCData(oldp+531,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage),5);
        tracep->fullQData(oldp+532,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage),33);
        tracep->fullQData(oldp+534,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage),33);
        tracep->fullBit(oldp+536,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rvalid_o));
        tracep->fullIData(oldp+537,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rdata_o),32);
        tracep->fullQData(oldp+538,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage),52);
        tracep->fullIData(oldp+540,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage),20);
        tracep->fullWData(oldp+541,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage),132);
        tracep->fullIData(oldp+546,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q),32);
        tracep->fullIData(oldp+547,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage),26);
        tracep->fullSData(oldp+548,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage),10);
        tracep->fullWData(oldp+549,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage),66);
        tracep->fullBit(oldp+552,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_DV));
        tracep->fullCData(oldp+553,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_Byte),8);
        tracep->fullBit(oldp+554,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__reset_q));
        tracep->fullSData(oldp+555,((0xfffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__addr_q))),12);
        tracep->fullIData(oldp+556,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_cntrl_data),32);
        tracep->fullBit(oldp+557,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__we_q));
        tracep->fullSData(oldp+558,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__addr_q),14);
        tracep->fullCData(oldp+559,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__ctrl_fsm_cs),2);
        tracep->fullCData(oldp+560,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__ctrl_fsm_ns),2);
        tracep->fullCData(oldp+561,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q0),8);
        tracep->fullCData(oldp+562,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q1),8);
        tracep->fullCData(oldp+563,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q2),8);
        tracep->fullCData(oldp+564,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q3),8);
        tracep->fullBit(oldp+565,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__we_d));
        tracep->fullBit(oldp+566,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__reset_d));
        tracep->fullCData(oldp+567,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__byte_count),2);
        tracep->fullSData(oldp+568,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Clock_Count),16);
        tracep->fullCData(oldp+569,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Bit_Index),3);
        tracep->fullCData(oldp+570,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_SM_Main),3);
        tracep->fullBit(oldp+571,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_tck));
        tracep->fullBit(oldp+572,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_tdi));
        tracep->fullBit(oldp+573,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_tms));
        tracep->fullBit(oldp+574,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_trst_n));
        tracep->fullBit(oldp+575,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_srst_n));
        tracep->fullWData(oldp+576,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar),86);
        tracep->fullQData(oldp+579,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom),52);
        tracep->fullCData(oldp+581,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req),4);
        tracep->fullBit(oldp+582,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq));
        tracep->fullBit(oldp+583,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dbg_rst));
        tracep->fullBit(oldp+584,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q)));
        tracep->fullBit(oldp+585,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_q));
        tracep->fullBit(oldp+586,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_q));
        tracep->fullBit(oldp+587,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__resumereq));
        tracep->fullBit(oldp+588,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmd_valid_q));
        tracep->fullIData(oldp+589,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q),32);
        tracep->fullBit(oldp+590,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__cmdbusy));
        tracep->fullWData(oldp+591,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q),256);
        tracep->fullQData(oldp+599,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__data_q),64);
        tracep->fullIData(oldp+601,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__hartsel),20);
        tracep->fullIData(oldp+602,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q)),32);
        tracep->fullBit(oldp+603,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x14U))));
        tracep->fullBit(oldp+604,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x10U))));
        tracep->fullCData(oldp+605,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                           >> 0x11U))),3);
        tracep->fullBit(oldp+606,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0xfU))));
        tracep->fullIData(oldp+607,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q)),32);
        tracep->fullBit(oldp+608,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_q))));
        tracep->fullBit(oldp+609,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sberror_valid));
        tracep->fullCData(oldp+610,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sberror),3);
        tracep->fullQData(oldp+611,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dmi_rsp),34);
        tracep->fullBit(oldp+613,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+614,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+615,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__req));
        tracep->fullBit(oldp+616,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__we));
        tracep->fullCData(oldp+617,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be),4);
        tracep->fullIData(oldp+618,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_enable32_q)
                                      ? (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_mux 
                                                 >> 0x20U))
                                      : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_mux))),32);
        tracep->fullBit(oldp+619,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__rvalid));
        tracep->fullIData(oldp+620,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum0),32);
        tracep->fullIData(oldp+621,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum1),32);
        tracep->fullIData(oldp+622,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum2),32);
        tracep->fullIData(oldp+623,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum3),32);
        tracep->fullIData(oldp+624,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted),32);
        tracep->fullIData(oldp+625,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped0),32);
        tracep->fullIData(oldp+626,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped1),32);
        tracep->fullIData(oldp+627,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped2),32);
        tracep->fullIData(oldp+628,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat1),32);
        tracep->fullIData(oldp+629,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat2),32);
        tracep->fullIData(oldp+630,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat3),32);
        tracep->fullSData(oldp+631,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx0),15);
        tracep->fullSData(oldp+632,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx1),10);
        tracep->fullCData(oldp+633,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx2),5);
        tracep->fullIData(oldp+634,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q),32);
        tracep->fullCData(oldp+635,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmderr_q),3);
        tracep->fullIData(oldp+636,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q),32);
        tracep->fullIData(oldp+637,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q),32);
        tracep->fullQData(oldp+638,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q),64);
        tracep->fullQData(oldp+640,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q),64);
        tracep->fullBit(oldp+642,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_q));
        tracep->fullBit(oldp+643,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__selected_hart));
        tracep->fullCData(oldp+644,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_q),2);
        tracep->fullCData(oldp+645,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_q),2);
        tracep->fullCData(oldp+646,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_q),2);
        tracep->fullCData(oldp+647,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__full)
                                      ? 2U : (3U & 
                                              (((1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                    >> 1U)) 
                                                == 
                                                (1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                    >> 1U)))
                                                ? (
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                   - 
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                : (
                                                   ((IData)(2U) 
                                                    - 
                                                    (1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                   + 
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),2);
        tracep->fullCData(oldp+648,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+649,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+650,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+651,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+652,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+653,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+654,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+655,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+656,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_q),3);
        tracep->fullCData(oldp+657,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be_idx),2);
        tracep->fullCData(oldp+658,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__we)
                                      ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be)
                                      : 0xfU)),4);
        tracep->fullWData(oldp+659,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd),512);
        tracep->fullBit(oldp+675,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resume));
        tracep->fullBit(oldp+676,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__go));
        tracep->fullBit(oldp+677,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__unsupported_command));
        tracep->fullQData(oldp+678,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__rdata_q),64);
        tracep->fullBit(oldp+680,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_enable32_q));
        tracep->fullBit(oldp+681,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__hartsel)));
        tracep->fullCData(oldp+682,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__resumereq),2);
        tracep->fullCData(oldp+683,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq),2);
        tracep->fullBit(oldp+684,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__fwd_rom_q));
        tracep->fullIData(oldp+685,((0xffffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q)),24);
        tracep->fullCData(oldp+686,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__state_q),2);
        tracep->fullQData(oldp+687,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_mux),64);
        tracep->fullBit(oldp+689,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellinp__dap__tck_i));
        tracep->fullBit(oldp+690,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req) 
                                         >> 2U))));
        tracep->fullBit(oldp+691,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req))));
        tracep->fullBit(oldp+692,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellinp__dap__tck_i)))));
        tracep->fullCData(oldp+693,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi),3);
        tracep->fullCData(oldp+694,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_gray_sync),3);
        tracep->fullBit(oldp+695,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi) 
                                         >> 2U))));
        tracep->fullCData(oldp+696,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi))),2);
        tracep->fullCData(oldp+697,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__sync_wptr__DOT__intq),3);
        tracep->fullCData(oldp+698,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync),3);
        tracep->fullCData(oldp+699,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_gray_sync),3);
        tracep->fullBit(oldp+700,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync) 
                                         >> 2U))));
        tracep->fullCData(oldp+701,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync))),2);
        tracep->fullCData(oldp+702,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__sync_rptr__DOT__intq),3);
        tracep->fullBit(oldp+703,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+704,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullSData(oldp+705,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullBit(oldp+706,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+707,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+708,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+709,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+710,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullQData(oldp+711,(((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rdata_tlword)) 
                                     << 1U)),33);
        tracep->fullQData(oldp+713,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+715,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__d_valid));
        tracep->fullBit(oldp+716,((1U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                         & ((1U == 
                                             (3U & 
                                              ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                               >> 0xbU)))
                                             ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_rspfifo__rdata_o) 
                                                | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                   >> 0xaU))
                                             : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                >> 0xaU))))));
        tracep->fullIData(oldp+717,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_enable32_q)
                                       ? (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_mux 
                                                  >> 0x20U))
                                       : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_mux)) 
                                     & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rmask)),32);
        tracep->fullIData(oldp+718,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rmask),32);
        tracep->fullIData(oldp+719,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rdata_tlword),32);
        tracep->fullBit(oldp+720,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full) 
                                         | (((1U & 
                                              ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                               >> 1U)) 
                                             == (1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                    >> 1U)))
                                             ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))
                                             : (((IData)(1U) 
                                                 - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)) 
                                                + (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)))))));
        tracep->fullCData(oldp+721,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+722,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+723,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+724,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+725,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+726,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+727,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+728,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullBit(oldp+729,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+730,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full) 
                                         | (((1U & 
                                              ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                               >> 1U)) 
                                             == (1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                    >> 1U)))
                                             ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))
                                             : (((IData)(1U) 
                                                 - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)) 
                                                + (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)))))));
        tracep->fullCData(oldp+731,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+732,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+733,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rspfifo_wvalid))));
        tracep->fullBit(oldp+734,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+735,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+736,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+737,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+738,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+739,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullBit(oldp+740,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full) 
                                         | (((1U & 
                                              ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                               >> 1U)) 
                                             == (1U 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                    >> 1U)))
                                             ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))
                                             : (((IData)(1U) 
                                                 - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)) 
                                                + (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)))))));
        tracep->fullCData(oldp+741,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+742,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+743,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+744,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+745,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+746,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+747,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+748,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+749,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+750,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+751,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__device_sel_h3),4);
        tracep->fullCData(oldp+752,((0xfU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullWData(oldp+753,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o),86);
        tracep->fullBit(oldp+756,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                         >> 0x15U))));
        tracep->fullWData(oldp+757,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+760,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[0U])));
        tracep->fullBit(oldp+761,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                          [1U][2U] 
                                          >> 0x15U) 
                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom)))));
        tracep->fullBit(oldp+762,((((1U == (3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                  >> 0xbU))) 
                                    & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                          >> 0xaU))) 
                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__d_ack))));
        tracep->fullBit(oldp+763,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__d_ack))));
        tracep->fullBit(oldp+764,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)) 
                                   & (((1U == (3U & 
                                               ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                >> 0xbU))) 
                                       & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                             >> 0xaU))) 
                                      & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__d_ack)))));
        tracep->fullQData(oldp+765,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__dv_to_s1n
                                    [0U]),52);
        tracep->fullQData(oldp+767,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__dv_to_s1n
                                    [1U]),52);
        __Vtemp512[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][0U];
        __Vtemp512[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][1U];
        __Vtemp512[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+769,(__Vtemp512),86);
        __Vtemp513[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][0U];
        __Vtemp513[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][1U];
        __Vtemp513[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+772,(__Vtemp513),86);
        __Vtemp514[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][0U];
        __Vtemp514[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][1U];
        __Vtemp514[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+775,(__Vtemp514),86);
        __Vtemp515[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][0U];
        __Vtemp515[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][1U];
        __Vtemp515[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+778,(__Vtemp515),86);
        __Vtemp516[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][0U];
        __Vtemp516[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][1U];
        __Vtemp516[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+781,(__Vtemp516),86);
        __Vtemp517[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][0U];
        __Vtemp517[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][1U];
        __Vtemp517[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+784,(__Vtemp517),86);
        __Vtemp518[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][0U];
        __Vtemp518[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][1U];
        __Vtemp518[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+787,(__Vtemp518),86);
        __Vtemp519[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][0U];
        __Vtemp519[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][1U];
        __Vtemp519[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+790,(__Vtemp519),86);
        __Vtemp520[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][0U];
        __Vtemp520[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][1U];
        __Vtemp520[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+793,(__Vtemp520),86);
        __Vtemp521[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][0U];
        __Vtemp521[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][1U];
        __Vtemp521[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+796,(__Vtemp521),86);
        __Vtemp522[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][0U];
        __Vtemp522[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][1U];
        __Vtemp522[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+799,(__Vtemp522),86);
        __Vtemp523[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][0U];
        __Vtemp523[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][1U];
        __Vtemp523[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+802,(__Vtemp523),86);
        tracep->fullBit(oldp+805,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][2U] >> 0x15U))));
        __Vtemp529[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [0U][0U]);
        __Vtemp529[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [0U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [0U][1U]));
        __Vtemp529[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [0U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [0U][2U]));
        tracep->fullWData(oldp+806,(__Vtemp529),85);
        tracep->fullBit(oldp+809,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                   [0U][0U])));
        __Vtemp531[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][0U];
        __Vtemp531[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][1U];
        __Vtemp531[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+810,(__Vtemp531),86);
        tracep->fullBit(oldp+813,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][2U] >> 0x15U))));
        __Vtemp537[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [1U][0U]);
        __Vtemp537[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [1U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [1U][1U]));
        __Vtemp537[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [1U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [1U][2U]));
        tracep->fullWData(oldp+814,(__Vtemp537),85);
        tracep->fullBit(oldp+817,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                   [1U][0U])));
        __Vtemp539[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][0U];
        __Vtemp539[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][1U];
        __Vtemp539[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+818,(__Vtemp539),86);
        tracep->fullBit(oldp+821,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][2U] >> 0x15U))));
        __Vtemp545[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [2U][0U]);
        __Vtemp545[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [2U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [2U][1U]));
        __Vtemp545[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [2U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [2U][2U]));
        tracep->fullWData(oldp+822,(__Vtemp545),85);
        tracep->fullBit(oldp+825,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                   [2U][0U])));
        __Vtemp547[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][0U];
        __Vtemp547[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][1U];
        __Vtemp547[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+826,(__Vtemp547),86);
        tracep->fullBit(oldp+829,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][2U] >> 0x15U))));
        __Vtemp553[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [3U][0U]);
        __Vtemp553[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [3U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [3U][1U]));
        __Vtemp553[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [3U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [3U][2U]));
        tracep->fullWData(oldp+830,(__Vtemp553),85);
        tracep->fullBit(oldp+833,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                   [3U][0U])));
        __Vtemp555[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][0U];
        __Vtemp555[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][1U];
        __Vtemp555[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+834,(__Vtemp555),86);
        tracep->fullBit(oldp+837,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][2U] >> 0x15U))));
        __Vtemp561[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [4U][0U]);
        __Vtemp561[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [4U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [4U][1U]));
        __Vtemp561[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [4U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [4U][2U]));
        tracep->fullWData(oldp+838,(__Vtemp561),85);
        tracep->fullBit(oldp+841,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                   [4U][0U])));
        __Vtemp563[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][0U];
        __Vtemp563[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][1U];
        __Vtemp563[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+842,(__Vtemp563),86);
        tracep->fullBit(oldp+845,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][2U] >> 0x15U))));
        __Vtemp569[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [5U][0U]);
        __Vtemp569[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [5U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [5U][1U]));
        __Vtemp569[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [5U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [5U][2U]));
        tracep->fullWData(oldp+846,(__Vtemp569),85);
        tracep->fullBit(oldp+849,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                   [5U][0U])));
        __Vtemp571[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][0U];
        __Vtemp571[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][1U];
        __Vtemp571[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+850,(__Vtemp571),86);
        tracep->fullBit(oldp+853,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][2U] >> 0x15U))));
        __Vtemp577[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [6U][0U]);
        __Vtemp577[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [6U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [6U][1U]));
        __Vtemp577[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [6U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [6U][2U]));
        tracep->fullWData(oldp+854,(__Vtemp577),85);
        tracep->fullBit(oldp+857,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                   [6U][0U])));
        __Vtemp579[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][0U];
        __Vtemp579[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][1U];
        __Vtemp579[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+858,(__Vtemp579),86);
        tracep->fullBit(oldp+861,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][2U] >> 0x15U))));
        __Vtemp585[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [7U][0U]);
        __Vtemp585[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [7U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [7U][1U]));
        __Vtemp585[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [7U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [7U][2U]));
        tracep->fullWData(oldp+862,(__Vtemp585),85);
        tracep->fullBit(oldp+865,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                   [7U][0U])));
        __Vtemp587[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][0U];
        __Vtemp587[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][1U];
        __Vtemp587[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+866,(__Vtemp587),86);
        tracep->fullBit(oldp+869,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][2U] >> 0x15U))));
        __Vtemp593[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [8U][0U]);
        __Vtemp593[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [8U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [8U][1U]));
        __Vtemp593[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [8U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [8U][2U]));
        tracep->fullWData(oldp+870,(__Vtemp593),85);
        tracep->fullBit(oldp+873,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                   [8U][0U])));
        tracep->fullBit(oldp+874,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_busy_q));
        tracep->fullBit(oldp+875,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fetch_enable_q));
        tracep->fullWData(oldp+876,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg),1024);
        tracep->fullWData(oldp+908,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q),992);
        tracep->fullWData(oldp+939,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__ifu_to_xbar),86);
        tracep->fullQData(oldp+942,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu),52);
        __Vtemp595[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][0U];
        __Vtemp595[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][1U];
        __Vtemp595[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][2U];
        tracep->fullWData(oldp+944,(__Vtemp595),86);
        tracep->fullQData(oldp+947,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar),52);
        tracep->fullWData(oldp+949,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar),86);
        tracep->fullQData(oldp+952,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu),52);
        tracep->fullWData(oldp+954,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o),86);
        tracep->fullWData(oldp+957,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_d_o),86);
        tracep->fullQData(oldp+960,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h),52);
        __Vtemp596[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][0U];
        __Vtemp596[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][1U];
        __Vtemp596[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][2U];
        tracep->fullWData(oldp+962,(__Vtemp596),86);
        tracep->fullQData(oldp+965,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dm),52);
        __Vtemp597[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][0U];
        __Vtemp597[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][1U];
        __Vtemp597[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][2U];
        tracep->fullWData(oldp+967,(__Vtemp597),86);
        tracep->fullSData(oldp+970,(((0x200000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                      [0U][2U]) ? (0xfffU 
                                                   & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                       [0U][2U] 
                                                       << 0x19U) 
                                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                         [0U][1U] 
                                                         >> 7U)))
                                      : 0U)),12);
        tracep->fullBit(oldp+971,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__req_i));
        tracep->fullBit(oldp+972,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT____Vcellinp__u_top__reset));
        tracep->fullBit(oldp+973,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__instr_req));
        tracep->fullBit(oldp+974,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu))));
        tracep->fullBit(oldp+975,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu 
                                                 >> 0x33U)))));
        tracep->fullIData(oldp+976,((0xfffffffcU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_addr)),32);
        tracep->fullIData(oldp+977,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu 
                                             >> 2U))),32);
        tracep->fullBit(oldp+978,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu 
                                                 >> 1U)))));
        tracep->fullBit(oldp+979,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__data_req));
        tracep->fullBit(oldp+980,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu))));
        tracep->fullBit(oldp+981,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                 >> 0x33U)))));
        tracep->fullIData(oldp+982,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                             >> 2U))),32);
        tracep->fullBit(oldp+983,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                 >> 1U)))));
        tracep->fullCData(oldp+984,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_we_ex),2);
        tracep->fullBit(oldp+985,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set));
        tracep->fullBit(oldp+986,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set_spec));
        tracep->fullBit(oldp+987,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_load_err));
        tracep->fullBit(oldp+988,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_store_err));
        tracep->fullIData(oldp+989,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_wdata_wb),32);
        tracep->fullIData(oldp+990,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_rdata_ext),32);
        tracep->fullBit(oldp+991,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_we_raw) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_executing)) 
                                   & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_csr_insn_id)))));
        tracep->fullIData(oldp+992,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__result_ex),32);
        tracep->fullBit(oldp+993,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__div_en_id));
        tracep->fullBit(oldp+994,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ready_wb));
        tracep->fullBit(oldp+995,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_op_en));
        tracep->fullBit(oldp+996,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_csr_insn_id));
        tracep->fullBit(oldp+997,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req));
        tracep->fullBit(oldp+998,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_req_done));
        tracep->fullBit(oldp+999,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_in_ready));
        tracep->fullBit(oldp+1000,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_resp_valid));
        tracep->fullBit(oldp+1001,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_load_err) 
                                    | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_store_err))));
        tracep->fullBit(oldp+1002,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_done));
        tracep->fullBit(oldp+1003,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err[0]));
        tracep->fullBit(oldp+1004,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err[1]));
        tracep->fullBit(oldp+1005,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req));
        tracep->fullBit(oldp+1006,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__data_req_out));
        tracep->fullBit(oldp+1007,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_mtvec_init));
        tracep->fullBit(oldp+1008,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_done) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ready_wb))));
        tracep->fullBit(oldp+1009,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_instr_ret_wb));
        tracep->fullBit(oldp+1010,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_jump));
        tracep->fullBit(oldp+1011,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_branch));
        tracep->fullBit(oldp+1012,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_tbranch));
        tracep->fullBit(oldp+1013,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_load));
        tracep->fullBit(oldp+1014,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_store));
        tracep->fullBit(oldp+1015,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__clk));
        tracep->fullBit(oldp+1016,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_clock_gate_i__DOT__gen_generic__DOT__u_impl_generic__DOT__en_latch));
        tracep->fullBit(oldp+1017,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err
                                   [0U]));
        tracep->fullBit(oldp+1018,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_new_id_d));
        tracep->fullBit(oldp+1019,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_raw));
        tracep->fullIData(oldp+1020,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_rdata),32);
        tracep->fullBit(oldp+1021,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_err));
        tracep->fullIData(oldp+1022,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_decompressed),32);
        tracep->fullBit(oldp+1023,((3U != (3U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_rdata))));
        tracep->fullBit(oldp+1024,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__illegal_c_insn));
        tracep->fullBit(oldp+1025,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_raw) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_err)))));
        tracep->fullBit(oldp+1026,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set_spec) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set)))));
        tracep->fullBit(oldp+1027,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_new_req));
        tracep->fullBit(oldp+1028,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__gnt_or_pmp_err)))));
        tracep->fullBit(oldp+1029,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__discard_req_d));
        tracep->fullBit(oldp+1030,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__gnt_or_pmp_err));
        tracep->fullBit(oldp+1031,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rvalid_or_pmp_err));
        tracep->fullCData(oldp+1032,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_n),2);
        tracep->fullCData(oldp+1033,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                       ? (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_n) 
                                                >> 1U))
                                       : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_n))),2);
        tracep->fullCData(oldp+1034,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__branch_discard_n),2);
        tracep->fullCData(oldp+1035,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                       ? (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__branch_discard_n) 
                                                >> 1U))
                                       : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__branch_discard_n))),2);
        tracep->fullCData(oldp+1036,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_pmp_err_n),2);
        tracep->fullCData(oldp+1037,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                       ? (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_pmp_err_n) 
                                                >> 1U))
                                       : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_pmp_err_n))),2);
        tracep->fullIData(oldp+1038,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_addr),32);
        tracep->fullBit(oldp+1039,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_or_pmp_err));
        tracep->fullBit(oldp+1040,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_valid));
        tracep->fullWData(oldp+1041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata_d),96);
        tracep->fullCData(oldp+1044,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_d),3);
        tracep->fullCData(oldp+1045,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_d),3);
        tracep->fullCData(oldp+1046,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed),3);
        tracep->fullCData(oldp+1047,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped),3);
        tracep->fullCData(oldp+1048,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__entry_en),3);
        tracep->fullBit(oldp+1049,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo));
        tracep->fullIData(oldp+1050,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata),32);
        tracep->fullBit(oldp+1051,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err));
        tracep->fullBit(oldp+1052,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid));
        tracep->fullBit(oldp+1053,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__aligned_is_compressed));
        tracep->fullBit(oldp+1054,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed));
        tracep->fullBit(oldp+1055,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two));
        tracep->fullBit(oldp+1056,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set) 
                                    | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_in_ready) 
                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_raw)))));
        tracep->fullBit(oldp+1057,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__wb_exception));
        tracep->fullBit(oldp+1058,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__branch_spec));
        tracep->fullBit(oldp+1059,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__branch_set_d));
        tracep->fullBit(oldp+1060,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_set));
        tracep->fullBit(oldp+1061,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_executing));
        tracep->fullBit(oldp+1062,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_mem));
        tracep->fullBit(oldp+1063,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_multdiv));
        tracep->fullBit(oldp+1064,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_branch));
        tracep->fullBit(oldp+1065,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_jump));
        tracep->fullBit(oldp+1066,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_id));
        tracep->fullBit(oldp+1067,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_done) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ready_wb)))));
        tracep->fullBit(oldp+1068,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multicycle_done));
        tracep->fullBit(oldp+1069,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_we_raw));
        tracep->fullBit(oldp+1070,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__outstanding_memory_access)))));
        tracep->fullBit(oldp+1071,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__csr_pipe_flush));
        tracep->fullBit(oldp+1072,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__id_fsm_d));
        tracep->fullBit(oldp+1073,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__outstanding_memory_access));
        tracep->fullBit(oldp+1074,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__instr_kill));
        tracep->fullCData(oldp+1075,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns),4);
        tracep->fullBit(oldp+1076,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d));
        tracep->fullBit(oldp+1077,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_d));
        tracep->fullBit(oldp+1078,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__stall));
        tracep->fullBit(oldp+1079,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__halt_if));
        tracep->fullBit(oldp+1080,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__retain_id));
        tracep->fullBit(oldp+1081,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_store_err) 
                                    | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_load_err))));
        tracep->fullBit(oldp+1082,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__special_req_all));
        tracep->fullBit(oldp+1083,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__csr_pipe_flush));
        tracep->fullCData(oldp+1084,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_imd_val_we),2);
        tracep->fullBit(oldp+1085,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__multdiv_hold));
        tracep->fullBit(oldp+1086,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__multdiv_en));
        tracep->fullBit(oldp+1087,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err
                                   [1U]));
        tracep->fullBit(oldp+1088,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__addr_update));
        tracep->fullBit(oldp+1089,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ctrl_update));
        tracep->fullBit(oldp+1090,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_update));
        tracep->fullBit(oldp+1091,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__handle_misaligned_d));
        tracep->fullBit(oldp+1092,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__pmp_err_d));
        tracep->fullBit(oldp+1093,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__lsu_err_d));
        tracep->fullBit(oldp+1094,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_or_pmp_err));
        tracep->fullCData(oldp+1095,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_ns),3);
        tracep->fullBit(oldp+1096,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_done));
        tracep->fullCData(oldp+1097,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstatus_d),6);
        tracep->fullBit(oldp+1098,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstatus_en));
        tracep->fullBit(oldp+1099,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mie_en));
        tracep->fullBit(oldp+1100,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mscratch_en));
        tracep->fullBit(oldp+1101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mepc_en));
        tracep->fullBit(oldp+1102,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcause_en));
        tracep->fullBit(oldp+1103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mtval_en));
        tracep->fullBit(oldp+1104,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mtvec_en));
        tracep->fullIData(oldp+1105,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__dcsr_d),32);
        tracep->fullBit(oldp+1106,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__dcsr_en));
        tracep->fullBit(oldp+1107,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__depc_en));
        tracep->fullBit(oldp+1108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__dscratch0_en));
        tracep->fullBit(oldp+1109,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__dscratch1_en));
        tracep->fullBit(oldp+1110,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_we));
        tracep->fullIData(oldp+1111,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we),32);
        tracep->fullIData(oldp+1112,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we),32);
        tracep->fullIData(oldp+1113,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr),32);
        tracep->fullBit(oldp+1114,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 1U))));
        tracep->fullBit(oldp+1115,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 1U))));
        tracep->fullBit(oldp+1116,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                          >> 1U))));
        tracep->fullBit(oldp+1117,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_we));
        tracep->fullBit(oldp+1118,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_we_int));
        tracep->fullBit(oldp+1119,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wreq));
        tracep->fullSData(oldp+1120,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we),16);
        tracep->fullSData(oldp+1121,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we),16);
        tracep->fullIData(oldp+1122,((0x7ffffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                                  >> 0xdU))),19);
        tracep->fullIData(oldp+1123,((0x7ffffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                                  >> 0xdU))),19);
        tracep->fullIData(oldp+1124,((0x7ffffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                                  >> 0xdU))),19);
        tracep->fullCData(oldp+1125,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_we),2);
        tracep->fullCData(oldp+1126,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_we),2);
        tracep->fullCData(oldp+1127,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstatus_d),6);
        tracep->fullIData(oldp+1128,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__dcsr_d),32);
        tracep->fullBit(oldp+1129,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we)));
        tracep->fullBit(oldp+1130,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we)));
        tracep->fullQData(oldp+1131,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_upd),64);
        tracep->fullQData(oldp+1133,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1135,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__we));
        tracep->fullQData(oldp+1136,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_d),64);
        tracep->fullBit(oldp+1138,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 2U))));
        tracep->fullBit(oldp+1139,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 2U))));
        tracep->fullQData(oldp+1140,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_upd),64);
        tracep->fullQData(oldp+1142,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1144,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__we));
        tracep->fullQData(oldp+1145,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_d),64);
        tracep->fullBit(oldp+1147,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we))));
        tracep->fullBit(oldp+1148,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we))));
        tracep->fullBit(oldp+1149,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 1U))));
        tracep->fullBit(oldp+1150,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 1U))));
        tracep->fullBit(oldp+1151,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 2U))));
        tracep->fullBit(oldp+1152,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 2U))));
        tracep->fullBit(oldp+1153,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 3U))));
        tracep->fullBit(oldp+1154,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 3U))));
        tracep->fullBit(oldp+1155,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 4U))));
        tracep->fullBit(oldp+1156,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 4U))));
        tracep->fullBit(oldp+1157,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 5U))));
        tracep->fullBit(oldp+1158,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 5U))));
        tracep->fullBit(oldp+1159,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 6U))));
        tracep->fullBit(oldp+1160,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 6U))));
        tracep->fullBit(oldp+1161,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 7U))));
        tracep->fullBit(oldp+1162,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 7U))));
        tracep->fullBit(oldp+1163,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 8U))));
        tracep->fullBit(oldp+1164,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 8U))));
        tracep->fullBit(oldp+1165,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 9U))));
        tracep->fullBit(oldp+1166,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 9U))));
        tracep->fullBit(oldp+1167,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 0xaU))));
        tracep->fullBit(oldp+1168,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 0xaU))));
        tracep->fullBit(oldp+1169,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 0xbU))));
        tracep->fullBit(oldp+1170,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 0xbU))));
        tracep->fullBit(oldp+1171,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 0xcU))));
        tracep->fullBit(oldp+1172,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 0xcU))));
        tracep->fullBit(oldp+1173,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 0xdU))));
        tracep->fullBit(oldp+1174,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 0xdU))));
        tracep->fullBit(oldp+1175,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 0xeU))));
        tracep->fullBit(oldp+1176,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 0xeU))));
        tracep->fullBit(oldp+1177,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_we) 
                                          >> 0xfU))));
        tracep->fullBit(oldp+1178,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr_we) 
                                          >> 0xfU))));
        tracep->fullBit(oldp+1179,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 3U))));
        tracep->fullBit(oldp+1180,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 3U))));
        tracep->fullIData(oldp+1181,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_upd),32);
        tracep->fullQData(oldp+1182,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1184,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we));
        tracep->fullIData(oldp+1185,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d),32);
        tracep->fullIData(oldp+1186,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load 
                                              >> 0x20U))),32);
        tracep->fullBit(oldp+1187,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 4U))));
        tracep->fullBit(oldp+1188,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 4U))));
        tracep->fullIData(oldp+1189,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_upd),32);
        tracep->fullQData(oldp+1190,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1192,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we));
        tracep->fullIData(oldp+1193,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d),32);
        tracep->fullIData(oldp+1194,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load 
                                              >> 0x20U))),32);
        tracep->fullBit(oldp+1195,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 5U))));
        tracep->fullBit(oldp+1196,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 5U))));
        tracep->fullIData(oldp+1197,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_upd),32);
        tracep->fullQData(oldp+1198,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1200,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we));
        tracep->fullIData(oldp+1201,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d),32);
        tracep->fullIData(oldp+1202,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load 
                                              >> 0x20U))),32);
        tracep->fullBit(oldp+1203,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 6U))));
        tracep->fullBit(oldp+1204,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 6U))));
        tracep->fullIData(oldp+1205,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_upd),32);
        tracep->fullQData(oldp+1206,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1208,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we));
        tracep->fullIData(oldp+1209,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d),32);
        tracep->fullIData(oldp+1210,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load 
                                              >> 0x20U))),32);
        tracep->fullBit(oldp+1211,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 7U))));
        tracep->fullBit(oldp+1212,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 7U))));
        tracep->fullIData(oldp+1213,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_upd),32);
        tracep->fullQData(oldp+1214,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1216,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we));
        tracep->fullIData(oldp+1217,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d),32);
        tracep->fullIData(oldp+1218,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load 
                                              >> 0x20U))),32);
        tracep->fullBit(oldp+1219,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 8U))));
        tracep->fullBit(oldp+1220,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 8U))));
        tracep->fullIData(oldp+1221,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_upd),32);
        tracep->fullQData(oldp+1222,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1224,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we));
        tracep->fullIData(oldp+1225,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d),32);
        tracep->fullIData(oldp+1226,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load 
                                              >> 0x20U))),32);
        tracep->fullBit(oldp+1227,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 9U))));
        tracep->fullBit(oldp+1228,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 9U))));
        tracep->fullIData(oldp+1229,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_upd),32);
        tracep->fullQData(oldp+1230,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1232,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we));
        tracep->fullIData(oldp+1233,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d),32);
        tracep->fullIData(oldp+1234,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load 
                                              >> 0x20U))),32);
        tracep->fullBit(oldp+1235,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 0xaU))));
        tracep->fullBit(oldp+1236,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 0xaU))));
        tracep->fullIData(oldp+1237,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_upd),32);
        tracep->fullQData(oldp+1238,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1240,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we));
        tracep->fullIData(oldp+1241,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d),32);
        tracep->fullIData(oldp+1242,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load 
                                              >> 0x20U))),32);
        tracep->fullBit(oldp+1243,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 0xbU))));
        tracep->fullBit(oldp+1244,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 0xbU))));
        tracep->fullIData(oldp+1245,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_upd),32);
        tracep->fullQData(oldp+1246,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1248,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we));
        tracep->fullIData(oldp+1249,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d),32);
        tracep->fullIData(oldp+1250,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load 
                                              >> 0x20U))),32);
        tracep->fullBit(oldp+1251,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 0xcU))));
        tracep->fullBit(oldp+1252,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 0xcU))));
        tracep->fullIData(oldp+1253,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_upd),32);
        tracep->fullQData(oldp+1254,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load),64);
        tracep->fullBit(oldp+1256,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we));
        tracep->fullIData(oldp+1257,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d),32);
        tracep->fullIData(oldp+1258,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load 
                                              >> 0x20U))),32);
        tracep->fullBit(oldp+1259,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_we))));
        tracep->fullBit(oldp+1260,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_we))));
        tracep->fullBit(oldp+1261,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_we) 
                                          >> 1U))));
        tracep->fullBit(oldp+1262,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_we) 
                                          >> 1U))));
        tracep->fullIData(oldp+1263,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__we_a_dec),31);
        tracep->fullQData(oldp+1264,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__pmp_req_addr_i[0]),34);
        tracep->fullQData(oldp+1266,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__pmp_req_addr_i[1]),34);
        tracep->fullBit(oldp+1268,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__g_pmp__DOT__pmp_i__pmp_req_err_o[0]));
        tracep->fullBit(oldp+1269,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__g_pmp__DOT__pmp_i__pmp_req_err_o[1]));
        tracep->fullIData(oldp+1270,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_match_gt),32);
        tracep->fullIData(oldp+1271,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_match_lt),32);
        tracep->fullIData(oldp+1272,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_match_eq),32);
        tracep->fullIData(oldp+1273,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_match_all),32);
        tracep->fullCData(oldp+1274,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__access_fault),2);
        tracep->fullBit(oldp+1275,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_d));
        tracep->fullBit(oldp+1276,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_d));
        tracep->fullBit(oldp+1277,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__cmderror_valid));
        tracep->fullCData(oldp+1278,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__cmderror),3);
        tracep->fullQData(oldp+1279,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellout__i_dm_mem__data_o),64);
        tracep->fullBit(oldp+1281,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__data_valid));
        tracep->fullIData(oldp+1282,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sbaddress_sba_csrs),32);
        tracep->fullIData(oldp+1283,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dm 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1284,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dm 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1285,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dm))));
        tracep->fullBit(oldp+1286,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dm 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1287,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__req));
        tracep->fullBit(oldp+1288,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__we));
        tracep->fullIData(oldp+1289,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+1290,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__addr_w 
                                      << 2U)),32);
        tracep->fullIData(oldp+1291,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__addr_w),30);
        tracep->fullCData(oldp+1292,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmderr_d),3);
        tracep->fullQData(oldp+1293,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_d),64);
        tracep->fullQData(oldp+1295,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_d),64);
        tracep->fullBit(oldp+1297,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_d_aligned))));
        tracep->fullQData(oldp+1298,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__data_d),64);
        tracep->fullCData(oldp+1300,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_d_aligned),2);
        tracep->fullIData(oldp+1301,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol),32);
        tracep->fullIData(oldp+1302,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__a_abstractcs),32);
        tracep->fullCData(oldp+1303,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_d),3);
        tracep->fullBit(oldp+1304,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_d_aligned))));
        tracep->fullBit(oldp+1305,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_d_aligned))));
        tracep->fullBit(oldp+1306,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__going));
        tracep->fullBit(oldp+1307,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__exception));
        tracep->fullQData(oldp+1308,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__rdata_d),64);
        tracep->fullBit(oldp+1310,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__wdata_int)));
        tracep->fullCData(oldp+1311,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_d_aligned),2);
        tracep->fullCData(oldp+1312,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_aligned),2);
        tracep->fullCData(oldp+1313,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_d_aligned),2);
        tracep->fullBit(oldp+1314,((0x800U <= (0xffcU 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__addr_w 
                                                  << 2U)))));
        tracep->fullCData(oldp+1315,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__state_d),2);
        tracep->fullQData(oldp+1316,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__data_bits),64);
        tracep->fullQData(oldp+1318,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__rdata),64);
        tracep->fullQData(oldp+1320,((QData)((IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__addr_w 
                                                      << 2U)))),64);
        tracep->fullIData(oldp+1322,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__p_rw_logic__DOT__unnamedblk1__DOT__i),32);
        tracep->fullIData(oldp+1323,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__wmask_int),32);
        tracep->fullBit(oldp+1324,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__d_ack));
        tracep->fullSData(oldp+1325,(((((4U != (7U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [1U][2U] 
                                                   >> 0x12U)))
                                         ? 0U : 1U) 
                                       << 0xbU) | (
                                                   ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__error_internal) 
                                                    << 0xaU) 
                                                   | (0x3ffU 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                         [1U][2U] 
                                                         >> 5U))))),13);
        tracep->fullBit(oldp+1326,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__req) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__we)))));
        tracep->fullCData(oldp+1327,((0x1eU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                      [1U][1U])),5);
        tracep->fullBit(oldp+1328,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__error_internal));
        tracep->fullBit(oldp+1329,((((0U == (7U & (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [1U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                [1U][2U] 
                                                >> 0x12U)))) 
                                    & ((0xfU != (0xfU 
                                                 & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                     [1U][2U] 
                                                     << 0x1fU) 
                                                    | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                       [1U][1U] 
                                                       >> 1U)))) 
                                       | (2U != (3U 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                    [1U][2U] 
                                                    >> 0xdU)))))));
        tracep->fullBit(oldp+1330,((1U & (~ ((((0U 
                                                == 
                                                (7U 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                    [1U][2U] 
                                                    >> 0x12U))) 
                                               | (1U 
                                                  == 
                                                  (7U 
                                                   & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                      [1U][2U] 
                                                      >> 0x12U)))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                     [1U][2U] 
                                                     >> 0x12U)))) 
                                             & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__addr_sz_chk) 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__mask_chk)) 
                                                & (((4U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                         [1U][2U] 
                                                         >> 0x12U))) 
                                                    | (1U 
                                                       == 
                                                       (7U 
                                                        & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                           [1U][2U] 
                                                           >> 0x12U)))) 
                                                   | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__fulldata_chk))))))));
        tracep->fullIData(oldp+1331,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+1332,((((0U == (7U & (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [1U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                [1U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                               [1U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+1333,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [1U][2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                     [1U][2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+1334,((0U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+1335,((1U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+1336,((4U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+1337,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+1338,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+1339,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__fulldata_chk));
        tracep->fullCData(oldp+1340,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                      [1U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                        [1U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullBit(oldp+1341,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+1342,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullWData(oldp+1343,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_d_o),86);
        tracep->fullWData(oldp+1346,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_d_o),86);
        tracep->fullWData(oldp+1349,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_d_o),86);
        tracep->fullWData(oldp+1352,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_d_o),86);
        tracep->fullWData(oldp+1355,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_d_o),86);
        tracep->fullWData(oldp+1358,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_d_o),86);
        tracep->fullWData(oldp+1361,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_d_o),86);
        tracep->fullCData(oldp+1364,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__device_sel_h1),2);
        __Vtemp621[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][0U];
        __Vtemp621[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][1U];
        __Vtemp621[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][2U];
        tracep->fullWData(oldp+1365,(__Vtemp621),86);
        __Vtemp622[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][0U];
        __Vtemp622[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][1U];
        __Vtemp622[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][2U];
        tracep->fullWData(oldp+1368,(__Vtemp622),86);
        tracep->fullCData(oldp+1371,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__device_sel_h2),4);
        __Vtemp623[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [0U][0U];
        __Vtemp623[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [0U][1U];
        __Vtemp623[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [0U][2U];
        tracep->fullWData(oldp+1372,(__Vtemp623),86);
        __Vtemp624[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [1U][0U];
        __Vtemp624[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [1U][1U];
        __Vtemp624[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [1U][2U];
        tracep->fullWData(oldp+1375,(__Vtemp624),86);
        __Vtemp625[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [2U][0U];
        __Vtemp625[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [2U][1U];
        __Vtemp625[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [2U][2U];
        tracep->fullWData(oldp+1378,(__Vtemp625),86);
        __Vtemp626[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [3U][0U];
        __Vtemp626[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [3U][1U];
        __Vtemp626[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [3U][2U];
        tracep->fullWData(oldp+1381,(__Vtemp626),86);
        __Vtemp627[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [4U][0U];
        __Vtemp627[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [4U][1U];
        __Vtemp627[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [4U][2U];
        tracep->fullWData(oldp+1384,(__Vtemp627),86);
        __Vtemp628[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [5U][0U];
        __Vtemp628[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [5U][1U];
        __Vtemp628[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [5U][2U];
        tracep->fullWData(oldp+1387,(__Vtemp628),86);
        __Vtemp629[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [6U][0U];
        __Vtemp629[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [6U][1U];
        __Vtemp629[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [6U][2U];
        tracep->fullWData(oldp+1390,(__Vtemp629),86);
        __Vtemp630[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [7U][0U];
        __Vtemp630[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [7U][1U];
        __Vtemp630[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [7U][2U];
        tracep->fullWData(oldp+1393,(__Vtemp630),86);
        __Vtemp631[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [8U][0U];
        __Vtemp631[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [8U][1U];
        __Vtemp631[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [8U][2U];
        tracep->fullWData(oldp+1396,(__Vtemp631),86);
        tracep->fullQData(oldp+1399,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                     [0U]),52);
        tracep->fullQData(oldp+1401,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                     [1U]),52);
        tracep->fullQData(oldp+1403,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                     [2U]),52);
        tracep->fullQData(oldp+1405,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                     [3U]),52);
        tracep->fullQData(oldp+1407,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                     [4U]),52);
        tracep->fullQData(oldp+1409,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                     [5U]),52);
        tracep->fullQData(oldp+1411,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                     [6U]),52);
        tracep->fullQData(oldp+1413,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                     [7U]),52);
        tracep->fullQData(oldp+1415,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                     [8U]),52);
        tracep->fullQData(oldp+1417,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                     [0U]),52);
        tracep->fullQData(oldp+1419,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                     [1U]),52);
        tracep->fullQData(oldp+1421,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                     [2U]),52);
        tracep->fullQData(oldp+1423,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                     [3U]),52);
        tracep->fullQData(oldp+1425,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                     [4U]),52);
        tracep->fullQData(oldp+1427,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                     [5U]),52);
        tracep->fullQData(oldp+1429,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                     [6U]),52);
        tracep->fullQData(oldp+1431,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                     [7U]),52);
        tracep->fullQData(oldp+1433,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                     [8U]),52);
        tracep->fullQData(oldp+1435,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_o
                                     [0U]),52);
        tracep->fullQData(oldp+1437,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_o
                                     [1U]),52);
        tracep->fullQData(oldp+1439,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_o
                                     [0U]),52);
        tracep->fullQData(oldp+1441,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_o
                                     [1U]),52);
        tracep->fullQData(oldp+1443,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_o
                                     [0U]),52);
        tracep->fullQData(oldp+1445,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_o
                                     [1U]),52);
        tracep->fullQData(oldp+1447,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_o
                                     [0U]),52);
        tracep->fullQData(oldp+1449,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_o
                                     [1U]),52);
        tracep->fullQData(oldp+1451,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_o
                                     [0U]),52);
        tracep->fullQData(oldp+1453,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_o
                                     [1U]),52);
        tracep->fullQData(oldp+1455,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_o
                                     [0U]),52);
        tracep->fullQData(oldp+1457,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_o
                                     [1U]),52);
        tracep->fullQData(oldp+1459,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_o
                                     [0U]),52);
        tracep->fullQData(oldp+1461,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_o
                                     [1U]),52);
        tracep->fullQData(oldp+1463,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_o
                                     [0U]),52);
        tracep->fullQData(oldp+1465,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_o
                                     [1U]),52);
        tracep->fullQData(oldp+1467,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_o
                                     [0U]),52);
        tracep->fullQData(oldp+1469,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_o
                                     [1U]),52);
        __Vtemp632[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [0U][0U];
        __Vtemp632[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [0U][1U];
        __Vtemp632[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [0U][2U];
        tracep->fullWData(oldp+1471,(__Vtemp632),86);
        __Vtemp633[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [1U][0U];
        __Vtemp633[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [1U][1U];
        __Vtemp633[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [1U][2U];
        tracep->fullWData(oldp+1474,(__Vtemp633),86);
        tracep->fullQData(oldp+1477,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                     [0U]),52);
        tracep->fullQData(oldp+1479,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                     [1U]),52);
        tracep->fullCData(oldp+1481,((3U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),2);
        tracep->fullWData(oldp+1482,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_o),86);
        tracep->fullQData(oldp+1485,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i),52);
        tracep->fullBit(oldp+1487,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__hold_all_requests));
        tracep->fullBit(oldp+1488,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__accept_t_req));
        tracep->fullBit(oldp+1489,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__accept_t_rsp));
        __Vtemp634[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][0U];
        __Vtemp634[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][1U];
        __Vtemp634[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+1490,(__Vtemp634),86);
        __Vtemp635[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][0U];
        __Vtemp635[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][1U];
        __Vtemp635[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+1493,(__Vtemp635),86);
        __Vtemp636[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][0U];
        __Vtemp636[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][1U];
        __Vtemp636[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+1496,(__Vtemp636),86);
        tracep->fullQData(oldp+1499,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_i
                                     [0U]),52);
        tracep->fullQData(oldp+1501,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_i
                                     [1U]),52);
        tracep->fullQData(oldp+1503,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_i
                                     [2U]),52);
        tracep->fullQData(oldp+1505,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_p),52);
        tracep->fullBit(oldp+1507,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__hfifo_reqready));
        tracep->fullBit(oldp+1508,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__ifu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1509,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i))));
        tracep->fullWData(oldp+1510,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),86);
        tracep->fullBit(oldp+1513,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1514,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__ifu_to_xbar[0U])));
        tracep->fullQData(oldp+1515,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp637[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][0U];
        __Vtemp637[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][1U];
        __Vtemp637[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+1517,(__Vtemp637),86);
        __Vtemp638[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [0U][0U];
        __Vtemp638[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [0U][1U];
        __Vtemp638[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [0U][2U];
        tracep->fullWData(oldp+1520,(__Vtemp638),86);
        __Vtemp639[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [1U][0U];
        __Vtemp639[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [1U][1U];
        __Vtemp639[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [1U][2U];
        tracep->fullWData(oldp+1523,(__Vtemp639),86);
        __Vtemp640[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [2U][0U];
        __Vtemp640[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [2U][1U];
        __Vtemp640[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [2U][2U];
        tracep->fullWData(oldp+1526,(__Vtemp640),86);
        __Vtemp641[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [3U][0U];
        __Vtemp641[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [3U][1U];
        __Vtemp641[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [3U][2U];
        tracep->fullWData(oldp+1529,(__Vtemp641),86);
        __Vtemp642[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [4U][0U];
        __Vtemp642[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [4U][1U];
        __Vtemp642[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [4U][2U];
        tracep->fullWData(oldp+1532,(__Vtemp642),86);
        __Vtemp643[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [5U][0U];
        __Vtemp643[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [5U][1U];
        __Vtemp643[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [5U][2U];
        tracep->fullWData(oldp+1535,(__Vtemp643),86);
        __Vtemp644[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [6U][0U];
        __Vtemp644[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [6U][1U];
        __Vtemp644[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [6U][2U];
        tracep->fullWData(oldp+1538,(__Vtemp644),86);
        __Vtemp645[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [7U][0U];
        __Vtemp645[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [7U][1U];
        __Vtemp645[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [7U][2U];
        tracep->fullWData(oldp+1541,(__Vtemp645),86);
        __Vtemp646[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [8U][0U];
        __Vtemp646[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [8U][1U];
        __Vtemp646[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [8U][2U];
        tracep->fullWData(oldp+1544,(__Vtemp646),86);
        tracep->fullQData(oldp+1547,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [0U]),52);
        tracep->fullQData(oldp+1549,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [1U]),52);
        tracep->fullQData(oldp+1551,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [2U]),52);
        tracep->fullQData(oldp+1553,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [3U]),52);
        tracep->fullQData(oldp+1555,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [4U]),52);
        tracep->fullQData(oldp+1557,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [5U]),52);
        tracep->fullQData(oldp+1559,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [6U]),52);
        tracep->fullQData(oldp+1561,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [7U]),52);
        tracep->fullQData(oldp+1563,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [8U]),52);
        tracep->fullCData(oldp+1565,((0xfU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullWData(oldp+1566,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o),86);
        tracep->fullQData(oldp+1569,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i),52);
        tracep->fullBit(oldp+1571,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__hold_all_requests));
        tracep->fullBit(oldp+1572,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__accept_t_req));
        tracep->fullBit(oldp+1573,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__accept_t_rsp));
        __Vtemp647[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][0U];
        __Vtemp647[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][1U];
        __Vtemp647[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+1574,(__Vtemp647),86);
        __Vtemp648[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][0U];
        __Vtemp648[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][1U];
        __Vtemp648[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+1577,(__Vtemp648),86);
        __Vtemp649[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][0U];
        __Vtemp649[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][1U];
        __Vtemp649[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+1580,(__Vtemp649),86);
        __Vtemp650[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][0U];
        __Vtemp650[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][1U];
        __Vtemp650[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+1583,(__Vtemp650),86);
        __Vtemp651[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][0U];
        __Vtemp651[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][1U];
        __Vtemp651[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+1586,(__Vtemp651),86);
        __Vtemp652[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][0U];
        __Vtemp652[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][1U];
        __Vtemp652[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+1589,(__Vtemp652),86);
        __Vtemp653[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][0U];
        __Vtemp653[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][1U];
        __Vtemp653[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+1592,(__Vtemp653),86);
        __Vtemp654[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][0U];
        __Vtemp654[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][1U];
        __Vtemp654[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+1595,(__Vtemp654),86);
        __Vtemp655[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][0U];
        __Vtemp655[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][1U];
        __Vtemp655[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+1598,(__Vtemp655),86);
        __Vtemp656[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][0U];
        __Vtemp656[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][1U];
        __Vtemp656[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+1601,(__Vtemp656),86);
        tracep->fullQData(oldp+1604,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [0U]),52);
        tracep->fullQData(oldp+1606,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [1U]),52);
        tracep->fullQData(oldp+1608,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [2U]),52);
        tracep->fullQData(oldp+1610,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [3U]),52);
        tracep->fullQData(oldp+1612,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [4U]),52);
        tracep->fullQData(oldp+1614,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [5U]),52);
        tracep->fullQData(oldp+1616,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [6U]),52);
        tracep->fullQData(oldp+1618,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [7U]),52);
        tracep->fullQData(oldp+1620,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [8U]),52);
        tracep->fullQData(oldp+1622,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [9U]),52);
        tracep->fullQData(oldp+1624,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_p),52);
        tracep->fullBit(oldp+1626,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__hfifo_reqready));
        tracep->fullBit(oldp+1627,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1628,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i))));
        tracep->fullWData(oldp+1629,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+1632,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1633,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[0U])));
        tracep->fullQData(oldp+1634,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp657[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][0U];
        __Vtemp657[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][1U];
        __Vtemp657[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+1636,(__Vtemp657),86);
        tracep->fullQData(oldp+1639,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [0U]),52);
        tracep->fullQData(oldp+1641,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [1U]),52);
        tracep->fullQData(oldp+1643,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [2U]),52);
        tracep->fullQData(oldp+1645,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [3U]),52);
        tracep->fullQData(oldp+1647,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [4U]),52);
        tracep->fullQData(oldp+1649,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [5U]),52);
        tracep->fullQData(oldp+1651,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [6U]),52);
        tracep->fullQData(oldp+1653,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [7U]),52);
        tracep->fullQData(oldp+1655,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [8U]),52);
        tracep->fullQData(oldp+1657,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i),52);
        tracep->fullBit(oldp+1659,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__accept_t_req));
        tracep->fullBit(oldp+1660,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__accept_t_rsp));
        tracep->fullQData(oldp+1661,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_p),52);
        tracep->fullBit(oldp+1663,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__hfifo_reqready));
        tracep->fullBit(oldp+1664,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i))));
        tracep->fullBit(oldp+1665,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1666,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1668,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__req_i));
        tracep->fullSData(oldp+1669,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__addr_i),12);
        tracep->fullIData(oldp+1670,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+1671,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__wmask_int),32);
        tracep->fullBit(oldp+1672,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__we_i));
        tracep->fullCData(oldp+1673,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_we),4);
        tracep->fullBit(oldp+1674,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_ack));
        tracep->fullSData(oldp+1675,(((((4U != (7U 
                                                & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                   >> 0x12U)))
                                         ? 0U : 1U) 
                                       << 0xbU) | (
                                                   ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__tlul_error) 
                                                    << 0xaU) 
                                                   | (0x3ffU 
                                                      & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                         >> 5U))))),13);
        tracep->fullBit(oldp+1676,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__req_i) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__we_i)))));
        tracep->fullCData(oldp+1677,((0x1eU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[1U])),5);
        tracep->fullBit(oldp+1678,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__tlul_error));
        tracep->fullIData(oldp+1679,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+1680,((((0U == (7U & (
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+1681,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+1682,((0U == (7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+1683,((1U == (7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+1684,((4U == (7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+1685,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+1686,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+1687,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__fulldata_chk));
        tracep->fullCData(oldp+1688,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                      << 0x1bU) 
                                                     | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[1U] 
                                                        >> 5U)))))),4);
        tracep->fullBit(oldp+1689,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+1690,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        __Vtemp658[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][0U];
        __Vtemp658[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][1U];
        __Vtemp658[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][2U];
        tracep->fullWData(oldp+1691,(__Vtemp658),86);
        __Vtemp659[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][0U];
        __Vtemp659[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][1U];
        __Vtemp659[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][2U];
        tracep->fullWData(oldp+1694,(__Vtemp659),86);
        __Vtemp660[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][0U];
        __Vtemp660[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][1U];
        __Vtemp660[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][2U];
        tracep->fullWData(oldp+1697,(__Vtemp660),86);
        __Vtemp661[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][0U];
        __Vtemp661[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][1U];
        __Vtemp661[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][2U];
        tracep->fullWData(oldp+1700,(__Vtemp661),86);
        __Vtemp662[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][0U];
        __Vtemp662[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][1U];
        __Vtemp662[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][2U];
        tracep->fullWData(oldp+1703,(__Vtemp662),86);
        __Vtemp663[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][0U];
        __Vtemp663[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][1U];
        __Vtemp663[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][2U];
        tracep->fullWData(oldp+1706,(__Vtemp663),86);
        __Vtemp664[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][0U];
        __Vtemp664[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][1U];
        __Vtemp664[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][2U];
        tracep->fullWData(oldp+1709,(__Vtemp664),86);
        __Vtemp665[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][0U];
        __Vtemp665[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][1U];
        __Vtemp665[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][2U];
        tracep->fullWData(oldp+1712,(__Vtemp665),86);
        __Vtemp666[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][0U];
        __Vtemp666[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][1U];
        __Vtemp666[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][2U];
        tracep->fullWData(oldp+1715,(__Vtemp666),86);
        __Vtemp667[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][0U];
        __Vtemp667[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][1U];
        __Vtemp667[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][2U];
        tracep->fullWData(oldp+1718,(__Vtemp667),86);
        __Vtemp668[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][0U];
        __Vtemp668[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][1U];
        __Vtemp668[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][2U];
        tracep->fullWData(oldp+1721,(__Vtemp668),86);
        __Vtemp669[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][0U];
        __Vtemp669[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][1U];
        __Vtemp669[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][2U];
        tracep->fullWData(oldp+1724,(__Vtemp669),86);
        __Vtemp670[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][0U];
        __Vtemp670[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][1U];
        __Vtemp670[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][2U];
        tracep->fullWData(oldp+1727,(__Vtemp670),86);
        __Vtemp671[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][0U];
        __Vtemp671[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][1U];
        __Vtemp671[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][2U];
        tracep->fullWData(oldp+1730,(__Vtemp671),86);
        __Vtemp672[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][0U];
        __Vtemp672[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][1U];
        __Vtemp672[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][2U];
        tracep->fullWData(oldp+1733,(__Vtemp672),86);
        __Vtemp673[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][0U];
        __Vtemp673[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][1U];
        __Vtemp673[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][2U];
        tracep->fullWData(oldp+1736,(__Vtemp673),86);
        __Vtemp674[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][0U];
        __Vtemp674[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][1U];
        __Vtemp674[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][2U];
        tracep->fullWData(oldp+1739,(__Vtemp674),86);
        __Vtemp675[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][0U];
        __Vtemp675[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][1U];
        __Vtemp675[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][2U];
        tracep->fullWData(oldp+1742,(__Vtemp675),86);
        __Vtemp676[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][0U];
        __Vtemp676[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][1U];
        __Vtemp676[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][2U];
        tracep->fullWData(oldp+1745,(__Vtemp676),86);
        __Vtemp677[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][0U];
        __Vtemp677[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][1U];
        __Vtemp677[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][2U];
        tracep->fullWData(oldp+1748,(__Vtemp677),86);
        __Vtemp678[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][0U];
        __Vtemp678[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][1U];
        __Vtemp678[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][2U];
        tracep->fullWData(oldp+1751,(__Vtemp678),86);
        __Vtemp679[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][0U];
        __Vtemp679[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][1U];
        __Vtemp679[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][2U];
        tracep->fullWData(oldp+1754,(__Vtemp679),86);
        __Vtemp680[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][0U];
        __Vtemp680[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][1U];
        __Vtemp680[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][2U];
        tracep->fullWData(oldp+1757,(__Vtemp680),86);
        __Vtemp681[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][0U];
        __Vtemp681[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][1U];
        __Vtemp681[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][2U];
        tracep->fullWData(oldp+1760,(__Vtemp681),86);
        __Vtemp682[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][0U];
        __Vtemp682[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][1U];
        __Vtemp682[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][2U];
        tracep->fullWData(oldp+1763,(__Vtemp682),86);
        tracep->fullCData(oldp+1766,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__dev_sel_s1n_14),4);
        __Vtemp683[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0U][0U];
        __Vtemp683[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0U][1U];
        __Vtemp683[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0U][2U];
        tracep->fullWData(oldp+1767,(__Vtemp683),86);
        __Vtemp684[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [1U][0U];
        __Vtemp684[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [1U][1U];
        __Vtemp684[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [1U][2U];
        tracep->fullWData(oldp+1770,(__Vtemp684),86);
        __Vtemp685[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [2U][0U];
        __Vtemp685[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [2U][1U];
        __Vtemp685[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [2U][2U];
        tracep->fullWData(oldp+1773,(__Vtemp685),86);
        __Vtemp686[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [3U][0U];
        __Vtemp686[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [3U][1U];
        __Vtemp686[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [3U][2U];
        tracep->fullWData(oldp+1776,(__Vtemp686),86);
        __Vtemp687[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [4U][0U];
        __Vtemp687[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [4U][1U];
        __Vtemp687[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [4U][2U];
        tracep->fullWData(oldp+1779,(__Vtemp687),86);
        __Vtemp688[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [5U][0U];
        __Vtemp688[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [5U][1U];
        __Vtemp688[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [5U][2U];
        tracep->fullWData(oldp+1782,(__Vtemp688),86);
        __Vtemp689[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [6U][0U];
        __Vtemp689[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [6U][1U];
        __Vtemp689[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [6U][2U];
        tracep->fullWData(oldp+1785,(__Vtemp689),86);
        __Vtemp690[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [7U][0U];
        __Vtemp690[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [7U][1U];
        __Vtemp690[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [7U][2U];
        tracep->fullWData(oldp+1788,(__Vtemp690),86);
        __Vtemp691[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [8U][0U];
        __Vtemp691[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [8U][1U];
        __Vtemp691[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [8U][2U];
        tracep->fullWData(oldp+1791,(__Vtemp691),86);
        __Vtemp692[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [9U][0U];
        __Vtemp692[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [9U][1U];
        __Vtemp692[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [9U][2U];
        tracep->fullWData(oldp+1794,(__Vtemp692),86);
        __Vtemp693[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xaU][0U];
        __Vtemp693[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xaU][1U];
        __Vtemp693[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xaU][2U];
        tracep->fullWData(oldp+1797,(__Vtemp693),86);
        __Vtemp694[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xbU][0U];
        __Vtemp694[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xbU][1U];
        __Vtemp694[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xbU][2U];
        tracep->fullWData(oldp+1800,(__Vtemp694),86);
        __Vtemp695[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xcU][0U];
        __Vtemp695[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xcU][1U];
        __Vtemp695[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xcU][2U];
        tracep->fullWData(oldp+1803,(__Vtemp695),86);
        tracep->fullCData(oldp+1806,((0xfU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullWData(oldp+1807,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_o),86);
        tracep->fullQData(oldp+1810,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i),52);
        tracep->fullBit(oldp+1812,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__hold_all_requests));
        tracep->fullBit(oldp+1813,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__accept_t_req));
        tracep->fullBit(oldp+1814,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__accept_t_rsp));
        __Vtemp696[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][0U];
        __Vtemp696[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][1U];
        __Vtemp696[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+1815,(__Vtemp696),86);
        __Vtemp697[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][0U];
        __Vtemp697[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][1U];
        __Vtemp697[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+1818,(__Vtemp697),86);
        __Vtemp698[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][0U];
        __Vtemp698[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][1U];
        __Vtemp698[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+1821,(__Vtemp698),86);
        __Vtemp699[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][0U];
        __Vtemp699[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][1U];
        __Vtemp699[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+1824,(__Vtemp699),86);
        __Vtemp700[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][0U];
        __Vtemp700[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][1U];
        __Vtemp700[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+1827,(__Vtemp700),86);
        __Vtemp701[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][0U];
        __Vtemp701[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][1U];
        __Vtemp701[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+1830,(__Vtemp701),86);
        __Vtemp702[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][0U];
        __Vtemp702[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][1U];
        __Vtemp702[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+1833,(__Vtemp702),86);
        __Vtemp703[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][0U];
        __Vtemp703[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][1U];
        __Vtemp703[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+1836,(__Vtemp703),86);
        __Vtemp704[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][0U];
        __Vtemp704[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][1U];
        __Vtemp704[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+1839,(__Vtemp704),86);
        __Vtemp705[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][0U];
        __Vtemp705[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][1U];
        __Vtemp705[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+1842,(__Vtemp705),86);
        __Vtemp706[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][0U];
        __Vtemp706[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][1U];
        __Vtemp706[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][2U];
        tracep->fullWData(oldp+1845,(__Vtemp706),86);
        __Vtemp707[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][0U];
        __Vtemp707[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][1U];
        __Vtemp707[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][2U];
        tracep->fullWData(oldp+1848,(__Vtemp707),86);
        __Vtemp708[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][0U];
        __Vtemp708[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][1U];
        __Vtemp708[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][2U];
        tracep->fullWData(oldp+1851,(__Vtemp708),86);
        __Vtemp709[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][0U];
        __Vtemp709[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][1U];
        __Vtemp709[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][2U];
        tracep->fullWData(oldp+1854,(__Vtemp709),86);
        tracep->fullQData(oldp+1857,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_p),52);
        tracep->fullBit(oldp+1859,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__hfifo_reqready));
        tracep->fullBit(oldp+1860,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1861,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i))));
        tracep->fullWData(oldp+1862,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+1865,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1866,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_d_o[0U])));
        tracep->fullQData(oldp+1867,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp710[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][0U];
        __Vtemp710[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][1U];
        __Vtemp710[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][2U];
        tracep->fullWData(oldp+1869,(__Vtemp710),86);
        tracep->fullWData(oldp+1872,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw),459);
        tracep->fullIData(oldp+1887,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d),32);
        tracep->fullIData(oldp+1888,(((~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d) 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[1U])),32);
        tracep->fullIData(oldp+1889,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[2U])),32);
        tracep->fullIData(oldp+1890,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xdU] 
                                       << 0x15U) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xcU] 
                                       >> 0xbU))),32);
        tracep->fullIData(oldp+1891,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xcU] 
                                       << 0x15U) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xbU] 
                                       >> 0xbU))),32);
        tracep->fullBit(oldp+1892,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xbU] 
                                          >> 0xaU))));
        tracep->fullIData(oldp+1893,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xeU] 
                                       << 0x15U) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xdU] 
                                       >> 0xbU))),32);
        tracep->fullBit(oldp+1894,((0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__intr_hw__DOT__new_event)));
        tracep->fullIData(oldp+1895,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__intr_hw__DOT__new_event 
                                      | ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xeU] 
                                          << 0x15U) 
                                         | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xdU] 
                                            >> 0xbU)))),32);
        tracep->fullIData(oldp+1896,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__intr_hw__DOT__new_event),32);
        tracep->fullBit(oldp+1897,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we));
        tracep->fullBit(oldp+1898,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re));
        tracep->fullCData(oldp+1899,((0x3cU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                [6U][2U] 
                                                << 0x1bU) 
                                               | (0x7fffffcU 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                     [6U][1U] 
                                                     >> 5U))))),6);
        tracep->fullIData(oldp+1900,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                         [6U][0U] >> 1U))),32);
        tracep->fullCData(oldp+1901,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1902,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_rdata_next),32);
        tracep->fullBit(oldp+1903,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re) 
                                      | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                     & (~ (IData)((0U 
                                                   != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit))))) 
                                    | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err))));
        tracep->fullBit(oldp+1904,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re) 
                                     | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)((0U 
                                                  != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit)))))));
        tracep->fullBit(oldp+1905,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err));
        tracep->fullBit(oldp+1906,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_state_we));
        tracep->fullBit(oldp+1907,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_enable_we));
        tracep->fullBit(oldp+1908,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                      >> 2U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+1909,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                      >> 4U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+1910,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 4U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullSData(oldp+1911,((0x3ffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                 [6U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [6U][0U] 
                                                   >> 1U)))),10);
        tracep->fullBit(oldp+1912,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                      >> 5U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+1913,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 5U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullSData(oldp+1914,((0xfc00U | (0x3ffU 
                                                 & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                     [6U][1U] 
                                                     << 0x15U) 
                                                    | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                       [6U][0U] 
                                                       >> 0xbU))))),16);
        tracep->fullSData(oldp+1915,((0xffffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                  [6U][1U] 
                                                  << 0x1fU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                    [6U][0U] 
                                                    >> 1U)))),16);
        tracep->fullBit(oldp+1916,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                      >> 6U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+1917,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 6U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullSData(oldp+1918,((0xffffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                  [6U][1U] 
                                                  << 0xfU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                    [6U][0U] 
                                                    >> 0x11U)))),16);
        tracep->fullBit(oldp+1919,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                      >> 7U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+1920,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 7U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+1921,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                      >> 8U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+1922,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 8U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+1923,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                      >> 9U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+1924,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 9U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+1925,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_rising_we));
        tracep->fullBit(oldp+1926,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_falling_we));
        tracep->fullBit(oldp+1927,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_lvlhigh_we));
        tracep->fullBit(oldp+1928,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_lvllow_we));
        tracep->fullBit(oldp+1929,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__ctrl_en_input_filter_we));
        tracep->fullSData(oldp+1930,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit),15);
        tracep->fullBit(oldp+1931,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__a_ack));
        tracep->fullBit(oldp+1932,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__err_internal));
        tracep->fullBit(oldp+1933,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__wr_req) 
                                    & (0U != (3U & 
                                              ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                [6U][2U] 
                                                << 0x1bU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                  [6U][1U] 
                                                  >> 5U)))))));
        tracep->fullBit(oldp+1934,((1U & (~ ((((0U 
                                                == 
                                                (7U 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                    [6U][2U] 
                                                    >> 0x12U))) 
                                               | (1U 
                                                  == 
                                                  (7U 
                                                   & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                      [6U][2U] 
                                                      >> 0x12U)))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                     [6U][2U] 
                                                     >> 0x12U)))) 
                                             & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                                & (((4U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                         [6U][2U] 
                                                         >> 0x12U))) 
                                                    | (1U 
                                                       == 
                                                       (7U 
                                                        & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                           [6U][2U] 
                                                           >> 0x12U)))) 
                                                   | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk))))))));
        tracep->fullBit(oldp+1935,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rd_req));
        tracep->fullBit(oldp+1936,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__wr_req));
        tracep->fullBit(oldp+1937,((((0U == (7U & (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [6U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                [6U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                               [6U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+1938,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [6U][2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                     [6U][2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+1939,((0U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                 [6U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+1940,((1U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                 [6U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+1941,((4U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                 [6U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+1942,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+1943,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+1944,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk));
        tracep->fullCData(oldp+1945,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                      [6U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                        [6U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullIData(oldp+1946,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_enable_we)
                                       ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                           [6U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                             [6U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullSData(oldp+1947,((0x3ffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                 [6U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [6U][0U] 
                                                   >> 1U)))),16);
        tracep->fullIData(oldp+1948,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_rising_we)
                                       ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                           [6U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                             [6U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+1949,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_falling_we)
                                       ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                           [6U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                             [6U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+1950,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_lvlhigh_we)
                                       ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                           [6U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                             [6U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+1951,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_lvllow_we)
                                       ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                           [6U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                             [6U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+1952,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__ctrl_en_input_filter_we)
                                       ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                           [6U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                             [6U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullBit(oldp+1953,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])));
        tracep->fullCData(oldp+1954,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1955,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1956,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 1U))));
        tracep->fullCData(oldp+1957,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1958,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1959,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 2U))));
        tracep->fullCData(oldp+1960,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1961,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1962,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 3U))));
        tracep->fullCData(oldp+1963,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1964,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1965,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 4U))));
        tracep->fullCData(oldp+1966,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1967,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1968,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 5U))));
        tracep->fullCData(oldp+1969,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1970,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1971,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 6U))));
        tracep->fullCData(oldp+1972,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1973,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1974,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 7U))));
        tracep->fullCData(oldp+1975,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1976,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1977,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 8U))));
        tracep->fullCData(oldp+1978,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1979,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1980,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 9U))));
        tracep->fullCData(oldp+1981,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1982,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1983,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0xaU))));
        tracep->fullCData(oldp+1984,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1985,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1986,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+1987,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1988,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1989,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+1990,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1991,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1992,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0xdU))));
        tracep->fullCData(oldp+1993,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1994,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1995,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0xeU))));
        tracep->fullCData(oldp+1996,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+1997,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+1998,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0xfU))));
        tracep->fullCData(oldp+1999,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2000,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2001,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x10U))));
        tracep->fullCData(oldp+2002,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2003,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2004,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x11U))));
        tracep->fullCData(oldp+2005,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2006,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2007,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x12U))));
        tracep->fullCData(oldp+2008,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2009,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2010,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x13U))));
        tracep->fullCData(oldp+2011,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2012,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2013,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x14U))));
        tracep->fullCData(oldp+2014,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2015,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2016,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2017,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2018,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2019,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x16U))));
        tracep->fullCData(oldp+2020,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2021,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2022,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x17U))));
        tracep->fullCData(oldp+2023,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2024,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2025,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x18U))));
        tracep->fullCData(oldp+2026,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2027,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2028,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x19U))));
        tracep->fullCData(oldp+2029,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2030,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2031,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x1aU))));
        tracep->fullCData(oldp+2032,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2033,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2034,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x1bU))));
        tracep->fullCData(oldp+2035,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2036,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2037,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x1cU))));
        tracep->fullCData(oldp+2038,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2039,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2040,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x1dU))));
        tracep->fullCData(oldp+2041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2042,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2043,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x1eU))));
        tracep->fullCData(oldp+2044,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2045,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2046,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+2047,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2048,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2049,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__we_o));
        tracep->fullIData(oldp+2050,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+2051,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__wmask_int),32);
        tracep->fullBit(oldp+2052,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                           [0U][2U] 
                                           >> 0x15U) 
                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar)))));
        tracep->fullBit(oldp+2053,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__d_ack));
        tracep->fullSData(oldp+2054,(((((4U != (7U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [0U][2U] 
                                                   >> 0x12U)))
                                         ? 0U : 1U) 
                                       << 0xbU) | (
                                                   ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__tlul_error) 
                                                    << 0xaU) 
                                                   | (0x3ffU 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                         [0U][2U] 
                                                         >> 5U))))),13);
        tracep->fullBit(oldp+2055,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__req_i) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__we_o)))));
        tracep->fullCData(oldp+2056,((0x1eU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                      [0U][1U])),5);
        tracep->fullQData(oldp+2057,(((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rdata_tlword)) 
                                      << 1U)),33);
        tracep->fullQData(oldp+2059,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+2061,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__tlul_error));
        tracep->fullIData(oldp+2062,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rdata_tlword),32);
        tracep->fullIData(oldp+2063,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+2064,((((0U == (7U & (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [0U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                [0U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                               [0U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+2065,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [0U][2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                     [0U][2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+2066,((0U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2067,((1U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2068,((4U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2069,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+2070,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+2071,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__fulldata_chk));
        tracep->fullCData(oldp+2072,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                      [0U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                        [0U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullBit(oldp+2073,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+2074,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        __Vtemp753[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [0U][0U];
        __Vtemp753[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [0U][1U];
        __Vtemp753[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+2075,(__Vtemp753),86);
        __Vtemp754[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [1U][0U];
        __Vtemp754[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [1U][1U];
        __Vtemp754[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+2078,(__Vtemp754),86);
        tracep->fullQData(oldp+2081,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+2083,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_o
                                     [1U]),52);
        __Vtemp755[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp755[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp755[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+2085,(__Vtemp755),86);
        __Vtemp756[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp756[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp756[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+2088,(__Vtemp756),86);
        tracep->fullQData(oldp+2091,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+2093,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+2095,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrequest),2);
        tracep->fullCData(oldp+2096,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hgrant),2);
        tracep->fullWData(oldp+2097,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+2100,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrequest))));
        tracep->fullWData(oldp+2101,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+2104,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+2105,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+2106,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2109,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2110,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullWData(oldp+2111,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2114,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2115,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2116,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp764[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[0U]);
        __Vtemp764[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[1U]));
        __Vtemp764[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+2117,(__Vtemp764),85);
        tracep->fullBit(oldp+2120,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+2121,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+2124,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+2127,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+2128,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+2129,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+2130,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+2131,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+2132,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        __Vtemp765[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [0U][0U];
        __Vtemp765[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [0U][1U];
        __Vtemp765[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+2133,(__Vtemp765),86);
        __Vtemp766[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [1U][0U];
        __Vtemp766[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [1U][1U];
        __Vtemp766[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+2136,(__Vtemp766),86);
        tracep->fullQData(oldp+2139,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+2141,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_o
                                     [1U]),52);
        __Vtemp767[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp767[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp767[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+2143,(__Vtemp767),86);
        __Vtemp768[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp768[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp768[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+2146,(__Vtemp768),86);
        tracep->fullQData(oldp+2149,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+2151,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+2153,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrequest),2);
        tracep->fullCData(oldp+2154,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hgrant),2);
        tracep->fullWData(oldp+2155,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+2158,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrequest))));
        tracep->fullWData(oldp+2159,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+2162,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+2163,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+2164,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2167,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2168,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullWData(oldp+2169,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2172,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2173,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2174,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp776[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[0U]);
        __Vtemp776[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[1U]));
        __Vtemp776[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+2175,(__Vtemp776),85);
        tracep->fullBit(oldp+2178,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+2179,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+2182,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+2185,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+2186,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+2187,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+2188,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+2189,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+2190,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        __Vtemp777[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [0U][0U];
        __Vtemp777[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [0U][1U];
        __Vtemp777[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+2191,(__Vtemp777),86);
        __Vtemp778[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [1U][0U];
        __Vtemp778[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [1U][1U];
        __Vtemp778[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+2194,(__Vtemp778),86);
        tracep->fullQData(oldp+2197,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+2199,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_o
                                     [1U]),52);
        __Vtemp779[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp779[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp779[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+2201,(__Vtemp779),86);
        __Vtemp780[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp780[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp780[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+2204,(__Vtemp780),86);
        tracep->fullQData(oldp+2207,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+2209,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+2211,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrequest),2);
        tracep->fullCData(oldp+2212,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hgrant),2);
        tracep->fullWData(oldp+2213,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+2216,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrequest))));
        tracep->fullWData(oldp+2217,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+2220,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+2221,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+2222,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2225,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2226,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullWData(oldp+2227,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2230,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2231,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2232,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp788[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[0U]);
        __Vtemp788[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[1U]));
        __Vtemp788[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+2233,(__Vtemp788),85);
        tracep->fullBit(oldp+2236,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+2237,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+2240,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+2243,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+2244,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+2245,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+2246,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+2247,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+2248,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        __Vtemp789[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [0U][0U];
        __Vtemp789[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [0U][1U];
        __Vtemp789[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+2249,(__Vtemp789),86);
        __Vtemp790[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [1U][0U];
        __Vtemp790[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [1U][1U];
        __Vtemp790[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+2252,(__Vtemp790),86);
        tracep->fullQData(oldp+2255,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+2257,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_o
                                     [1U]),52);
        __Vtemp791[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp791[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp791[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+2259,(__Vtemp791),86);
        __Vtemp792[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp792[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp792[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+2262,(__Vtemp792),86);
        tracep->fullQData(oldp+2265,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+2267,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+2269,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrequest),2);
        tracep->fullCData(oldp+2270,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hgrant),2);
        tracep->fullWData(oldp+2271,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+2274,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrequest))));
        tracep->fullWData(oldp+2275,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+2278,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+2279,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+2280,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2283,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2284,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullWData(oldp+2285,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2288,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2289,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2290,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp800[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[0U]);
        __Vtemp800[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[1U]));
        __Vtemp800[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+2291,(__Vtemp800),85);
        tracep->fullBit(oldp+2294,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+2295,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+2298,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+2301,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+2302,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+2303,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+2304,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+2305,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+2306,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        __Vtemp801[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [0U][0U];
        __Vtemp801[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [0U][1U];
        __Vtemp801[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+2307,(__Vtemp801),86);
        __Vtemp802[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [1U][0U];
        __Vtemp802[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [1U][1U];
        __Vtemp802[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+2310,(__Vtemp802),86);
        tracep->fullQData(oldp+2313,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+2315,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_o
                                     [1U]),52);
        __Vtemp803[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp803[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp803[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+2317,(__Vtemp803),86);
        __Vtemp804[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp804[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp804[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+2320,(__Vtemp804),86);
        tracep->fullQData(oldp+2323,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+2325,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+2327,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrequest),2);
        tracep->fullCData(oldp+2328,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hgrant),2);
        tracep->fullWData(oldp+2329,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+2332,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrequest))));
        tracep->fullWData(oldp+2333,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+2336,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+2337,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+2338,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2341,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2342,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullWData(oldp+2343,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2346,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2347,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2348,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp812[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[0U]);
        __Vtemp812[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[1U]));
        __Vtemp812[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+2349,(__Vtemp812),85);
        tracep->fullBit(oldp+2352,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+2353,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+2356,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+2359,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+2360,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+2361,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+2362,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+2363,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+2364,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        __Vtemp813[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [0U][0U];
        __Vtemp813[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [0U][1U];
        __Vtemp813[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+2365,(__Vtemp813),86);
        __Vtemp814[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [1U][0U];
        __Vtemp814[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [1U][1U];
        __Vtemp814[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+2368,(__Vtemp814),86);
        tracep->fullQData(oldp+2371,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+2373,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                     [1U]),52);
        __Vtemp815[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp815[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp815[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+2375,(__Vtemp815),86);
        __Vtemp816[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp816[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp816[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+2378,(__Vtemp816),86);
        tracep->fullQData(oldp+2381,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+2383,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+2385,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrequest),2);
        tracep->fullCData(oldp+2386,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hgrant),2);
        tracep->fullWData(oldp+2387,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+2390,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrequest))));
        tracep->fullWData(oldp+2391,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+2394,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+2395,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+2396,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2399,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2400,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullWData(oldp+2401,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2404,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2405,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2406,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp824[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[0U]);
        __Vtemp824[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[1U]));
        __Vtemp824[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+2407,(__Vtemp824),85);
        tracep->fullBit(oldp+2410,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+2411,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+2414,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+2417,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+2418,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+2419,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+2420,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+2421,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+2422,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        __Vtemp825[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [0U][0U];
        __Vtemp825[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [0U][1U];
        __Vtemp825[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+2423,(__Vtemp825),86);
        __Vtemp826[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [1U][0U];
        __Vtemp826[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [1U][1U];
        __Vtemp826[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+2426,(__Vtemp826),86);
        tracep->fullQData(oldp+2429,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+2431,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_o
                                     [1U]),52);
        __Vtemp827[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp827[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp827[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+2433,(__Vtemp827),86);
        __Vtemp828[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp828[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp828[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+2436,(__Vtemp828),86);
        tracep->fullQData(oldp+2439,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+2441,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+2443,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrequest),2);
        tracep->fullCData(oldp+2444,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hgrant),2);
        tracep->fullWData(oldp+2445,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+2448,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrequest))));
        tracep->fullWData(oldp+2449,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+2452,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+2453,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+2454,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2457,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2458,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullWData(oldp+2459,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2462,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2463,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2464,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp836[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[0U]);
        __Vtemp836[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[1U]));
        __Vtemp836[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+2465,(__Vtemp836),85);
        tracep->fullBit(oldp+2468,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+2469,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+2472,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+2475,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+2476,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+2477,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+2478,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+2479,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+2480,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        __Vtemp837[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [0U][0U];
        __Vtemp837[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [0U][1U];
        __Vtemp837[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+2481,(__Vtemp837),86);
        __Vtemp838[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [1U][0U];
        __Vtemp838[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [1U][1U];
        __Vtemp838[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+2484,(__Vtemp838),86);
        tracep->fullQData(oldp+2487,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+2489,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_o
                                     [1U]),52);
        __Vtemp839[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp839[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp839[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+2491,(__Vtemp839),86);
        __Vtemp840[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp840[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp840[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+2494,(__Vtemp840),86);
        tracep->fullQData(oldp+2497,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+2499,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+2501,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrequest),2);
        tracep->fullCData(oldp+2502,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hgrant),2);
        tracep->fullWData(oldp+2503,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+2506,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrequest))));
        tracep->fullWData(oldp+2507,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+2510,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+2511,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+2512,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2515,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2516,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullWData(oldp+2517,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2520,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2521,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2522,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp848[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[0U]);
        __Vtemp848[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[1U]));
        __Vtemp848[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+2523,(__Vtemp848),85);
        tracep->fullBit(oldp+2526,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+2527,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+2530,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+2533,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+2534,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+2535,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+2536,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+2537,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+2538,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        __Vtemp849[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [0U][0U];
        __Vtemp849[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [0U][1U];
        __Vtemp849[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+2539,(__Vtemp849),86);
        __Vtemp850[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [1U][0U];
        __Vtemp850[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [1U][1U];
        __Vtemp850[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+2542,(__Vtemp850),86);
        tracep->fullQData(oldp+2545,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+2547,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_o
                                     [1U]),52);
        __Vtemp851[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp851[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp851[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+2549,(__Vtemp851),86);
        __Vtemp852[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp852[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp852[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+2552,(__Vtemp852),86);
        tracep->fullQData(oldp+2555,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+2557,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+2559,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrequest),2);
        tracep->fullCData(oldp+2560,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hgrant),2);
        tracep->fullWData(oldp+2561,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i),86);
        tracep->fullQData(oldp+2564,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+2566,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrequest))));
        tracep->fullBit(oldp+2567,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__drsp_fifo_o))));
        tracep->fullWData(oldp+2568,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+2571,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+2572,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dfifo_rspready),2);
        tracep->fullCData(oldp+2573,((0x7fU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__drsp_fifo_o 
                                                       >> 0x24U)))),8);
        tracep->fullBit(oldp+2574,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+2575,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2578,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2579,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullWData(oldp+2580,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullCData(oldp+2583,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2584,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2585,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2586,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h))));
        __Vtemp860[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[0U]);
        __Vtemp860[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[1U]));
        __Vtemp860[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+2587,(__Vtemp860),85);
        tracep->fullBit(oldp+2590,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2591,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[0U])));
        tracep->fullQData(oldp+2592,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullWData(oldp+2594,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+2597,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+2600,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+2601,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+2602,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+2603,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+2604,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+2605,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullQData(oldp+2606,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2608,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2611,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+2613,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2614,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp864[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp864[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp864[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2615,(__Vtemp864),85);
        tracep->fullBit(oldp+2618,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2619,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2620,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2622,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2624,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2627,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+2629,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2630,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp868[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp868[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp868[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2631,(__Vtemp868),85);
        tracep->fullBit(oldp+2634,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2635,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2636,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2638,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2640,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2643,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+2645,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2646,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp872[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp872[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp872[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2647,(__Vtemp872),85);
        tracep->fullBit(oldp+2650,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2651,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2652,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2654,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2656,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2659,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+2661,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2662,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp876[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp876[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp876[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2663,(__Vtemp876),85);
        tracep->fullBit(oldp+2666,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2667,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2668,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2670,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2672,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2675,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+2677,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2678,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp880[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp880[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp880[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2679,(__Vtemp880),85);
        tracep->fullBit(oldp+2682,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2683,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2684,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2686,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2688,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2691,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+2693,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2694,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp884[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp884[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp884[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2695,(__Vtemp884),85);
        tracep->fullBit(oldp+2698,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2699,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2700,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2702,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2704,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2707,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+2709,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2710,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp888[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp888[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp888[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2711,(__Vtemp888),85);
        tracep->fullBit(oldp+2714,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2715,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2716,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2718,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2720,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2723,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+2725,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2726,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp892[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp892[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp892[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2727,(__Vtemp892),85);
        tracep->fullBit(oldp+2730,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2731,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2732,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2734,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2736,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2739,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+2741,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2742,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp896[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp896[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp896[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2743,(__Vtemp896),85);
        tracep->fullBit(oldp+2746,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2747,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2748,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2750,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2752,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2755,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+2757,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2758,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp900[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp900[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp900[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2759,(__Vtemp900),85);
        tracep->fullBit(oldp+2762,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2763,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2764,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2766,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2768,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2771,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+2773,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2774,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp904[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp904[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp904[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2775,(__Vtemp904),85);
        tracep->fullBit(oldp+2778,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2779,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2780,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2782,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2784,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2787,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+2789,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2790,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp908[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp908[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp908[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2791,(__Vtemp908),85);
        tracep->fullBit(oldp+2794,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2795,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2796,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2798,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2800,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2803,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+2805,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2806,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp912[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp912[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp912[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2807,(__Vtemp912),85);
        tracep->fullBit(oldp+2810,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2811,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2812,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2814,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2816,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2819,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+2821,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2822,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp916[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp916[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp916[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2823,(__Vtemp916),85);
        tracep->fullBit(oldp+2826,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2827,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2828,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2830,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2832,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2835,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+2837,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2838,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp920[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp920[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp920[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2839,(__Vtemp920),85);
        tracep->fullBit(oldp+2842,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2843,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2844,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2846,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2848,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2851,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+2853,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2854,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp924[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp924[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp924[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2855,(__Vtemp924),85);
        tracep->fullBit(oldp+2858,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2859,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2860,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2862,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2864,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2867,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+2869,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2870,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp928[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp928[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp928[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2871,(__Vtemp928),85);
        tracep->fullBit(oldp+2874,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2875,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2876,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2878,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+2880,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+2883,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+2885,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2886,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp932[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp932[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp932[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2887,(__Vtemp932),85);
        tracep->fullBit(oldp+2890,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2891,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2892,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp933[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][0U];
        __Vtemp933[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][1U];
        __Vtemp933[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+2894,(__Vtemp933),86);
        tracep->fullQData(oldp+2897,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullWData(oldp+2899,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullQData(oldp+2902,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                     [0U]),52);
        tracep->fullBit(oldp+2904,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2905,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                 [0U]))));
        __Vtemp939[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                          [0U][0U]);
        __Vtemp939[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                           [0U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                        [0U][1U]));
        __Vtemp939[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                           [0U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                        [0U][2U]));
        tracep->fullWData(oldp+2906,(__Vtemp939),85);
        tracep->fullBit(oldp+2909,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2910,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullQData(oldp+2911,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp941[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][0U];
        __Vtemp941[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][1U];
        __Vtemp941[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+2913,(__Vtemp941),86);
        tracep->fullQData(oldp+2916,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullWData(oldp+2918,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullQData(oldp+2921,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                     [1U]),52);
        tracep->fullBit(oldp+2923,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2924,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                 [1U]))));
        __Vtemp947[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                          [1U][0U]);
        __Vtemp947[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                           [1U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                        [1U][1U]));
        __Vtemp947[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                           [1U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                        [1U][2U]));
        tracep->fullWData(oldp+2925,(__Vtemp947),85);
        tracep->fullBit(oldp+2928,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2929,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullQData(oldp+2930,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp949[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][0U];
        __Vtemp949[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][1U];
        __Vtemp949[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+2932,(__Vtemp949),86);
        tracep->fullQData(oldp+2935,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullWData(oldp+2937,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullQData(oldp+2940,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [0U]),52);
        tracep->fullBit(oldp+2942,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2943,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [0U]))));
        __Vtemp955[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                          [0U][0U]);
        __Vtemp955[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [0U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [0U][1U]));
        __Vtemp955[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [0U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [0U][2U]));
        tracep->fullWData(oldp+2944,(__Vtemp955),85);
        tracep->fullBit(oldp+2947,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2948,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullQData(oldp+2949,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp957[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][0U];
        __Vtemp957[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][1U];
        __Vtemp957[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+2951,(__Vtemp957),86);
        tracep->fullQData(oldp+2954,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullWData(oldp+2956,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullQData(oldp+2959,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [1U]),52);
        tracep->fullBit(oldp+2961,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2962,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [1U]))));
        __Vtemp963[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                          [1U][0U]);
        __Vtemp963[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [1U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [1U][1U]));
        __Vtemp963[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [1U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [1U][2U]));
        tracep->fullWData(oldp+2963,(__Vtemp963),85);
        tracep->fullBit(oldp+2966,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2967,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullQData(oldp+2968,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp965[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][0U];
        __Vtemp965[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][1U];
        __Vtemp965[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+2970,(__Vtemp965),86);
        tracep->fullQData(oldp+2973,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullWData(oldp+2975,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullQData(oldp+2978,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [2U]),52);
        tracep->fullBit(oldp+2980,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2981,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [2U]))));
        __Vtemp971[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                          [2U][0U]);
        __Vtemp971[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [2U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [2U][1U]));
        __Vtemp971[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [2U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [2U][2U]));
        tracep->fullWData(oldp+2982,(__Vtemp971),85);
        tracep->fullBit(oldp+2985,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2986,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullQData(oldp+2987,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp973[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][0U];
        __Vtemp973[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][1U];
        __Vtemp973[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+2989,(__Vtemp973),86);
        tracep->fullQData(oldp+2992,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullWData(oldp+2994,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullQData(oldp+2997,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [3U]),52);
        tracep->fullBit(oldp+2999,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3000,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [3U]))));
        __Vtemp979[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                          [3U][0U]);
        __Vtemp979[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [3U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [3U][1U]));
        __Vtemp979[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [3U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [3U][2U]));
        tracep->fullWData(oldp+3001,(__Vtemp979),85);
        tracep->fullBit(oldp+3004,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3005,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullQData(oldp+3006,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [3U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [3U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [3U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [3U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp981[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][0U];
        __Vtemp981[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][1U];
        __Vtemp981[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+3008,(__Vtemp981),86);
        tracep->fullQData(oldp+3011,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullWData(oldp+3013,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullQData(oldp+3016,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [4U]),52);
        tracep->fullBit(oldp+3018,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3019,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [4U]))));
        __Vtemp987[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                          [4U][0U]);
        __Vtemp987[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [4U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [4U][1U]));
        __Vtemp987[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [4U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [4U][2U]));
        tracep->fullWData(oldp+3020,(__Vtemp987),85);
        tracep->fullBit(oldp+3023,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3024,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullQData(oldp+3025,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [4U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [4U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [4U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [4U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp989[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][0U];
        __Vtemp989[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][1U];
        __Vtemp989[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+3027,(__Vtemp989),86);
        tracep->fullQData(oldp+3030,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullWData(oldp+3032,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullQData(oldp+3035,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [5U]),52);
        tracep->fullBit(oldp+3037,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3038,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [5U]))));
        __Vtemp995[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                          [5U][0U]);
        __Vtemp995[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [5U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [5U][1U]));
        __Vtemp995[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [5U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                        [5U][2U]));
        tracep->fullWData(oldp+3039,(__Vtemp995),85);
        tracep->fullBit(oldp+3042,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3043,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullQData(oldp+3044,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [5U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [5U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [5U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [5U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp997[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][0U];
        __Vtemp997[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][1U];
        __Vtemp997[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+3046,(__Vtemp997),86);
        tracep->fullQData(oldp+3049,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullWData(oldp+3051,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullQData(oldp+3054,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [6U]),52);
        tracep->fullBit(oldp+3056,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3057,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [6U]))));
        __Vtemp1003[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [6U][0U]);
        __Vtemp1003[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [6U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [6U][1U]));
        __Vtemp1003[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [6U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [6U][2U]));
        tracep->fullWData(oldp+3058,(__Vtemp1003),85);
        tracep->fullBit(oldp+3061,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3062,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullQData(oldp+3063,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [6U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [6U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [6U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [6U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp1005[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][0U];
        __Vtemp1005[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][1U];
        __Vtemp1005[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+3065,(__Vtemp1005),86);
        tracep->fullQData(oldp+3068,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullWData(oldp+3070,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullQData(oldp+3073,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [7U]),52);
        tracep->fullBit(oldp+3075,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3076,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [7U]))));
        __Vtemp1011[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [7U][0U]);
        __Vtemp1011[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [7U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [7U][1U]));
        __Vtemp1011[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [7U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [7U][2U]));
        tracep->fullWData(oldp+3077,(__Vtemp1011),85);
        tracep->fullBit(oldp+3080,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3081,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullQData(oldp+3082,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [7U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [7U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [7U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [7U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp1013[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][0U];
        __Vtemp1013[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][1U];
        __Vtemp1013[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+3084,(__Vtemp1013),86);
        tracep->fullQData(oldp+3087,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullWData(oldp+3089,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullQData(oldp+3092,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [8U]),52);
        tracep->fullBit(oldp+3094,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3095,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [8U]))));
        __Vtemp1019[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [8U][0U]);
        __Vtemp1019[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [8U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [8U][1U]));
        __Vtemp1019[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [8U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [8U][2U]));
        tracep->fullWData(oldp+3096,(__Vtemp1019),85);
        tracep->fullBit(oldp+3099,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3100,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullQData(oldp+3101,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [8U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [8U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [8U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [8U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+3103,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+3105,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [0U]),52);
        tracep->fullBit(oldp+3107,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+3108,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3109,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+3111,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+3113,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [1U]),52);
        tracep->fullBit(oldp+3115,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+3116,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3117,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+3119,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+3121,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [2U]),52);
        tracep->fullBit(oldp+3123,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+3124,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3125,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+3127,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+3129,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [3U]),52);
        tracep->fullBit(oldp+3131,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+3132,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3133,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [3U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [3U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [3U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [3U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+3135,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+3137,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [4U]),52);
        tracep->fullBit(oldp+3139,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+3140,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3141,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [4U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [4U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [4U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [4U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+3143,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+3145,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [5U]),52);
        tracep->fullBit(oldp+3147,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+3148,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3149,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [5U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [5U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [5U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [5U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+3151,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+3153,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [6U]),52);
        tracep->fullBit(oldp+3155,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+3156,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3157,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [6U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [6U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [6U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [6U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+3159,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+3161,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [7U]),52);
        tracep->fullBit(oldp+3163,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+3164,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3165,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [7U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [7U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [7U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [7U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+3167,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+3169,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [8U]),52);
        tracep->fullBit(oldp+3171,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+3172,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3173,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [8U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [8U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [8U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [8U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp1021[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][0U];
        __Vtemp1021[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][1U];
        __Vtemp1021[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+3175,(__Vtemp1021),86);
        tracep->fullWData(oldp+3178,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3181,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        __Vtemp1027[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0U][0U]);
        __Vtemp1027[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [0U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [0U][1U]));
        __Vtemp1027[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [0U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [0U][2U]));
        tracep->fullWData(oldp+3182,(__Vtemp1027),85);
        tracep->fullBit(oldp+3185,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [0U][0U])));
        __Vtemp1029[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][0U];
        __Vtemp1029[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][1U];
        __Vtemp1029[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+3186,(__Vtemp1029),86);
        tracep->fullWData(oldp+3189,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3192,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        __Vtemp1035[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [1U][0U]);
        __Vtemp1035[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [1U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [1U][1U]));
        __Vtemp1035[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [1U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [1U][2U]));
        tracep->fullWData(oldp+3193,(__Vtemp1035),85);
        tracep->fullBit(oldp+3196,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [1U][0U])));
        __Vtemp1037[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][0U];
        __Vtemp1037[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][1U];
        __Vtemp1037[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+3197,(__Vtemp1037),86);
        tracep->fullWData(oldp+3200,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3203,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        __Vtemp1043[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [2U][0U]);
        __Vtemp1043[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [2U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [2U][1U]));
        __Vtemp1043[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [2U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [2U][2U]));
        tracep->fullWData(oldp+3204,(__Vtemp1043),85);
        tracep->fullBit(oldp+3207,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [2U][0U])));
        __Vtemp1045[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][0U];
        __Vtemp1045[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][1U];
        __Vtemp1045[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+3208,(__Vtemp1045),86);
        tracep->fullWData(oldp+3211,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3214,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        __Vtemp1051[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [3U][0U]);
        __Vtemp1051[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [3U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [3U][1U]));
        __Vtemp1051[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [3U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [3U][2U]));
        tracep->fullWData(oldp+3215,(__Vtemp1051),85);
        tracep->fullBit(oldp+3218,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [3U][0U])));
        __Vtemp1053[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][0U];
        __Vtemp1053[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][1U];
        __Vtemp1053[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+3219,(__Vtemp1053),86);
        tracep->fullWData(oldp+3222,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3225,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        __Vtemp1059[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [4U][0U]);
        __Vtemp1059[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [4U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [4U][1U]));
        __Vtemp1059[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [4U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [4U][2U]));
        tracep->fullWData(oldp+3226,(__Vtemp1059),85);
        tracep->fullBit(oldp+3229,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [4U][0U])));
        __Vtemp1061[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][0U];
        __Vtemp1061[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][1U];
        __Vtemp1061[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+3230,(__Vtemp1061),86);
        tracep->fullWData(oldp+3233,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3236,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        __Vtemp1067[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [5U][0U]);
        __Vtemp1067[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [5U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [5U][1U]));
        __Vtemp1067[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [5U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [5U][2U]));
        tracep->fullWData(oldp+3237,(__Vtemp1067),85);
        tracep->fullBit(oldp+3240,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [5U][0U])));
        __Vtemp1069[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][0U];
        __Vtemp1069[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][1U];
        __Vtemp1069[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+3241,(__Vtemp1069),86);
        tracep->fullWData(oldp+3244,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3247,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        __Vtemp1075[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [6U][0U]);
        __Vtemp1075[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [6U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [6U][1U]));
        __Vtemp1075[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [6U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [6U][2U]));
        tracep->fullWData(oldp+3248,(__Vtemp1075),85);
        tracep->fullBit(oldp+3251,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [6U][0U])));
        __Vtemp1077[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][0U];
        __Vtemp1077[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][1U];
        __Vtemp1077[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+3252,(__Vtemp1077),86);
        tracep->fullWData(oldp+3255,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3258,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        __Vtemp1083[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [7U][0U]);
        __Vtemp1083[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [7U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [7U][1U]));
        __Vtemp1083[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [7U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [7U][2U]));
        tracep->fullWData(oldp+3259,(__Vtemp1083),85);
        tracep->fullBit(oldp+3262,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [7U][0U])));
        __Vtemp1085[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][0U];
        __Vtemp1085[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][1U];
        __Vtemp1085[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+3263,(__Vtemp1085),86);
        tracep->fullWData(oldp+3266,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3269,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        __Vtemp1091[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [8U][0U]);
        __Vtemp1091[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [8U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [8U][1U]));
        __Vtemp1091[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [8U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [8U][2U]));
        tracep->fullWData(oldp+3270,(__Vtemp1091),85);
        tracep->fullBit(oldp+3273,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [8U][0U])));
        __Vtemp1093[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][0U];
        __Vtemp1093[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][1U];
        __Vtemp1093[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+3274,(__Vtemp1093),86);
        tracep->fullWData(oldp+3277,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3280,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        __Vtemp1099[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [9U][0U]);
        __Vtemp1099[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [9U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [9U][1U]));
        __Vtemp1099[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [9U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                         [9U][2U]));
        tracep->fullWData(oldp+3281,(__Vtemp1099),85);
        tracep->fullBit(oldp+3284,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [9U][0U])));
        __Vtemp1101[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][0U];
        __Vtemp1101[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][1U];
        __Vtemp1101[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][2U];
        tracep->fullWData(oldp+3285,(__Vtemp1101),86);
        tracep->fullWData(oldp+3288,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3291,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        __Vtemp1107[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0xaU][0U]);
        __Vtemp1107[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [0xaU][1U]) | (0xfffffffeU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                           [0xaU][1U]));
        __Vtemp1107[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [0xaU][2U]) | (0x1ffffeU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                           [0xaU][2U]));
        tracep->fullWData(oldp+3292,(__Vtemp1107),85);
        tracep->fullBit(oldp+3295,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [0xaU][0U])));
        __Vtemp1109[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][0U];
        __Vtemp1109[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][1U];
        __Vtemp1109[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][2U];
        tracep->fullWData(oldp+3296,(__Vtemp1109),86);
        tracep->fullWData(oldp+3299,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3302,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xbU][2U] 
                                          >> 0x15U))));
        __Vtemp1115[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0xbU][0U]);
        __Vtemp1115[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [0xbU][1U]) | (0xfffffffeU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                           [0xbU][1U]));
        __Vtemp1115[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [0xbU][2U]) | (0x1ffffeU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                           [0xbU][2U]));
        tracep->fullWData(oldp+3303,(__Vtemp1115),85);
        tracep->fullBit(oldp+3306,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [0xbU][0U])));
        __Vtemp1117[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][0U];
        __Vtemp1117[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][1U];
        __Vtemp1117[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][2U];
        tracep->fullWData(oldp+3307,(__Vtemp1117),86);
        tracep->fullWData(oldp+3310,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3313,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xcU][2U] 
                                          >> 0x15U))));
        __Vtemp1123[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0xcU][0U]);
        __Vtemp1123[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [0xcU][1U]) | (0xfffffffeU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                           [0xcU][1U]));
        __Vtemp1123[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                            [0xcU][2U]) | (0x1ffffeU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                           [0xcU][2U]));
        tracep->fullWData(oldp+3314,(__Vtemp1123),85);
        tracep->fullBit(oldp+3317,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [0xcU][0U])));
        tracep->fullBit(oldp+3318,((1U & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                           >> 0x15U) 
                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar)))));
        tracep->fullBit(oldp+3319,((((1U == (3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                   >> 0xbU))) 
                                     & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 0xaU))) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_ack))));
        tracep->fullBit(oldp+3320,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_ack))));
        tracep->fullBit(oldp+3321,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)) 
                                    & (((1U == (3U 
                                                & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                   >> 0xbU))) 
                                        & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                              >> 0xaU))) 
                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_ack)))));
        tracep->fullBit(oldp+3322,((((1U == (3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                   >> 0xbU))) 
                                     & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 0xaU))) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__d_ack))));
        tracep->fullBit(oldp+3323,((1U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                          & ((1U == 
                                              (3U & 
                                               ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                >> 0xbU)))
                                              ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o) 
                                                 | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                    >> 0xaU))
                                              : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                 >> 0xaU))))));
        tracep->fullBit(oldp+3324,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__d_ack))));
        tracep->fullBit(oldp+3325,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)) 
                                    & (((1U == (3U 
                                                & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                   >> 0xbU))) 
                                        & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                              >> 0xaU))) 
                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__d_ack)))));
        __Vtemp1125[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [0U][0U];
        __Vtemp1125[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [0U][1U];
        __Vtemp1125[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [0U][2U];
        tracep->fullWData(oldp+3326,(__Vtemp1125),86);
        __Vtemp1126[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [1U][0U];
        __Vtemp1126[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [1U][1U];
        __Vtemp1126[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [1U][2U];
        tracep->fullWData(oldp+3329,(__Vtemp1126),86);
        __Vtemp1127[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [0U][0U];
        __Vtemp1127[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [0U][1U];
        __Vtemp1127[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [0U][2U];
        tracep->fullWData(oldp+3332,(__Vtemp1127),86);
        __Vtemp1128[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [1U][0U];
        __Vtemp1128[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [1U][1U];
        __Vtemp1128[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [1U][2U];
        tracep->fullWData(oldp+3335,(__Vtemp1128),86);
        __Vtemp1129[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [0U][0U];
        __Vtemp1129[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [0U][1U];
        __Vtemp1129[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [0U][2U];
        tracep->fullWData(oldp+3338,(__Vtemp1129),86);
        __Vtemp1130[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [1U][0U];
        __Vtemp1130[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [1U][1U];
        __Vtemp1130[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [1U][2U];
        tracep->fullWData(oldp+3341,(__Vtemp1130),86);
        __Vtemp1131[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [0U][0U];
        __Vtemp1131[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [0U][1U];
        __Vtemp1131[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [0U][2U];
        tracep->fullWData(oldp+3344,(__Vtemp1131),86);
        __Vtemp1132[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [1U][0U];
        __Vtemp1132[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [1U][1U];
        __Vtemp1132[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [1U][2U];
        tracep->fullWData(oldp+3347,(__Vtemp1132),86);
        __Vtemp1133[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [0U][0U];
        __Vtemp1133[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [0U][1U];
        __Vtemp1133[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [0U][2U];
        tracep->fullWData(oldp+3350,(__Vtemp1133),86);
        __Vtemp1134[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [1U][0U];
        __Vtemp1134[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [1U][1U];
        __Vtemp1134[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [1U][2U];
        tracep->fullWData(oldp+3353,(__Vtemp1134),86);
        __Vtemp1135[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [0U][0U];
        __Vtemp1135[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [0U][1U];
        __Vtemp1135[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [0U][2U];
        tracep->fullWData(oldp+3356,(__Vtemp1135),86);
        __Vtemp1136[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [1U][0U];
        __Vtemp1136[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [1U][1U];
        __Vtemp1136[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [1U][2U];
        tracep->fullWData(oldp+3359,(__Vtemp1136),86);
        __Vtemp1137[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [0U][0U];
        __Vtemp1137[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [0U][1U];
        __Vtemp1137[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [0U][2U];
        tracep->fullWData(oldp+3362,(__Vtemp1137),86);
        __Vtemp1138[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [1U][0U];
        __Vtemp1138[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [1U][1U];
        __Vtemp1138[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [1U][2U];
        tracep->fullWData(oldp+3365,(__Vtemp1138),86);
        __Vtemp1139[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [0U][0U];
        __Vtemp1139[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [0U][1U];
        __Vtemp1139[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [0U][2U];
        tracep->fullWData(oldp+3368,(__Vtemp1139),86);
        __Vtemp1140[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [1U][0U];
        __Vtemp1140[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [1U][1U];
        __Vtemp1140[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [1U][2U];
        tracep->fullWData(oldp+3371,(__Vtemp1140),86);
        __Vtemp1141[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [0U][0U];
        __Vtemp1141[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [0U][1U];
        __Vtemp1141[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [0U][2U];
        tracep->fullWData(oldp+3374,(__Vtemp1141),86);
        __Vtemp1142[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [1U][0U];
        __Vtemp1142[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [1U][1U];
        __Vtemp1142[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [1U][2U];
        tracep->fullWData(oldp+3377,(__Vtemp1142),86);
        tracep->fullQData(oldp+3380,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [0U]),52);
        tracep->fullQData(oldp+3382,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [1U]),52);
        tracep->fullQData(oldp+3384,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [2U]),52);
        tracep->fullQData(oldp+3386,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [3U]),52);
        tracep->fullQData(oldp+3388,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [4U]),52);
        tracep->fullQData(oldp+3390,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [5U]),52);
        tracep->fullQData(oldp+3392,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [6U]),52);
        tracep->fullQData(oldp+3394,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [7U]),52);
        tracep->fullQData(oldp+3396,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [8U]),52);
        tracep->fullQData(oldp+3398,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [9U]),52);
        tracep->fullBit(oldp+3400,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_instr_ret_wb) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_compressed_q))));
        tracep->fullIData(oldp+3401,((0xfffffffeU & 
                                      ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                        + ((2U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                  << 1U)) 
                                           | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two))) 
                                       << 1U))),32);
        tracep->fullIData(oldp+3402,((0x7fffffffU & 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                       + ((2U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                 << 1U)) 
                                          | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two))))),31);
        tracep->fullIData(oldp+3403,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux[0]),32);
        tracep->fullIData(oldp+3404,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux[1]),32);
        tracep->fullBit(oldp+3405,(((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_q)) 
                                    | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req))));
        tracep->fullBit(oldp+3406,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))));
        tracep->fullBit(oldp+3407,(((((0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs)) 
                                      & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                 >> 0x33U))) 
                                     & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_or_pmp_err))) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_we_q)))));
        tracep->fullBit(oldp+3408,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_valid_q) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_done))));
        tracep->fullBit(oldp+3409,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_new_req) 
                                     & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req_q))) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__gnt_or_pmp_err)))));
        tracep->fullBit(oldp+3410,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set) 
                                    | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_new_req) 
                                       & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req_q))))));
        tracep->fullBit(oldp+3411,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                           >> 1U) | 
                                          ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                           & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_valid))))));
        tracep->fullIData(oldp+3412,(((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((0xffffff00U 
                                               & ((IData)(
                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                           >> 2U)) 
                                                  << 8U)) 
                                              | (0xffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                    >> 0x10U)))
                                           : ((0xffff0000U 
                                               & ((IData)(
                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                           >> 2U)) 
                                                  << 0x10U)) 
                                              | (0xffffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                    >> 8U))))
                                       : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((0xff000000U 
                                               & ((IData)(
                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                           >> 2U)) 
                                                  << 0x18U)) 
                                              | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q)
                                           : (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                      >> 2U))))),32);
        tracep->fullIData(oldp+3413,(((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 9U))))) 
                                                      << 0x10U)) 
                                                  | ((0xff00U 
                                                      & ((IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                  >> 2U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                           >> 0x10U))))
                                               : ((0xff00U 
                                                   & ((IData)(
                                                              (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                               >> 2U)) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                        >> 0x10U))))
                                           : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x21U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 0x12U))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 0x12U)))))
                                       : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x19U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 0xaU))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 0xaU))))
                                           : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x11U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 2U))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 2U))))))),32);
        tracep->fullIData(oldp+3414,(((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x21U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 0x1aU))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 0x1aU))))
                                           : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x19U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 0x12U))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 0x12U)))))
                                       : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x11U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 0xaU))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 0xaU))))
                                           : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 9U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 2U))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 2U))))))),32);
        tracep->fullCData(oldp+3415,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we),2);
        tracep->fullBit(oldp+3416,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_done) 
                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ready_wb)) 
                                    | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_valid_q) 
                                       & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_done))))));
        tracep->fullBit(oldp+3417,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                          & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q))))));
        tracep->fullBit(oldp+3418,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 2U) & 
                                          (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                              >> 2U))))));
        tracep->fullBit(oldp+3419,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 3U) & 
                                          (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                              >> 3U))))));
        tracep->fullBit(oldp+3420,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 4U) & 
                                          (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                              >> 4U))))));
        tracep->fullBit(oldp+3421,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 5U) & 
                                          (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                              >> 5U))))));
        tracep->fullBit(oldp+3422,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 6U) & 
                                          (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                              >> 6U))))));
        tracep->fullBit(oldp+3423,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 7U) & 
                                          (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                              >> 7U))))));
        tracep->fullBit(oldp+3424,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 8U) & 
                                          (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                              >> 8U))))));
        tracep->fullBit(oldp+3425,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 9U) & 
                                          (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                              >> 9U))))));
        tracep->fullBit(oldp+3426,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 0xaU) 
                                          & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                                >> 0xaU))))));
        tracep->fullBit(oldp+3427,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 0xbU) 
                                          & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                                >> 0xbU))))));
        tracep->fullBit(oldp+3428,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 0xcU) 
                                          & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                                >> 0xcU))))));
        tracep->fullBit(oldp+3429,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_executing) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mult_en_dec))));
        tracep->fullBit(oldp+3430,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_in_ready) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q)))));
        tracep->fullBit(oldp+3431,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                     & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__instr_kill))) 
                                    & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__outstanding_memory_access) 
                                       | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_ld_hz)))));
        tracep->fullBit(oldp+3432,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_multdiv) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mult_en_dec))));
        tracep->fullBit(oldp+3433,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_multdiv) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__div_en_dec))));
        tracep->fullBit(oldp+3434,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                    & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn) 
                                       | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_csr_insn_id)))));
        tracep->fullQData(oldp+3435,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar),52);
        tracep->fullBit(oldp+3437,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3438,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullSData(oldp+3439,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullBit(oldp+3440,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3441,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+3442,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+3443,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3444,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullQData(oldp+3445,(((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword)) 
                                      << 1U)),33);
        tracep->fullQData(oldp+3447,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+3449,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_valid));
        tracep->fullBit(oldp+3450,((1U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                          & ((1U == 
                                              (3U & 
                                               ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                >> 0xbU)))
                                              ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o) 
                                                 | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                    >> 0xaU))
                                              : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                 >> 0xaU))))));
        tracep->fullIData(oldp+3451,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rmask),32);
        tracep->fullIData(oldp+3452,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword),32);
        tracep->fullCData(oldp+3453,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+3454,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3455,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3456,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+3457,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+3458,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullCData(oldp+3459,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+3460,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid))));
        tracep->fullBit(oldp+3461,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3462,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3463,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+3464,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+3465,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+3466,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3467,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3468,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3469,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+3470,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+3471,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+3472,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3473,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullSData(oldp+3474,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullBit(oldp+3475,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3476,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+3477,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+3478,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3479,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullBit(oldp+3480,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__d_valid));
        tracep->fullIData(oldp+3481,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rmask),32);
        tracep->fullCData(oldp+3482,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+3483,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3484,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3485,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3486,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+3487,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullCData(oldp+3488,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+3489,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rspfifo_wvalid))));
        tracep->fullBit(oldp+3490,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3491,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3492,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3493,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+3494,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+3495,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3496,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3497,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3498,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+3499,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3500,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullQData(oldp+3501,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+3503,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+3504,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+3505,((0x7fU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                       >> 0x24U)))),8);
        tracep->fullBit(oldp+3506,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+3507,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3508,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3510,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dmi_req_valid));
        tracep->fullBit(oldp+3511,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__empty)))));
        tracep->fullCData(oldp+3512,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__state_q),3);
        tracep->fullCData(oldp+3513,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__address_q),7);
        tracep->fullIData(oldp+3514,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__data_q),32);
        tracep->fullCData(oldp+3515,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__error_q),2);
        tracep->fullCData(oldp+3516,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__tap_state_q),4);
        tracep->fullCData(oldp+3517,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync),3);
        tracep->fullCData(oldp+3518,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_gray_sync),3);
        tracep->fullCData(oldp+3519,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_gray),3);
        tracep->fullBit(oldp+3520,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync) 
                                          >> 2U))));
        tracep->fullCData(oldp+3521,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync))),2);
        tracep->fullCData(oldp+3522,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__sync_rptr__DOT__intq),3);
        tracep->fullCData(oldp+3523,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi) 
                                       == (4U ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr)))
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi))))))),3);
        tracep->fullCData(oldp+3524,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr),3);
        tracep->fullCData(oldp+3525,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi),3);
        tracep->fullCData(oldp+3526,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_gray_sync),3);
        tracep->fullCData(oldp+3527,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_gray),3);
        tracep->fullBit(oldp+3528,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__empty));
        tracep->fullBit(oldp+3529,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi) 
                                    == (4U ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr)))));
        tracep->fullBit(oldp+3530,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullBit(oldp+3531,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi) 
                                          >> 2U))));
        tracep->fullCData(oldp+3532,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+3533,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi))),2);
        tracep->fullCData(oldp+3534,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__sync_wptr__DOT__intq),3);
        tracep->fullBit(oldp+3535,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_rsp) 
                                          >> 1U))));
        tracep->fullCData(oldp+3536,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_rsp),2);
        tracep->fullBit(oldp+3537,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_rsp))));
        tracep->fullBit(oldp+3538,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellout__dap__td_o));
        tracep->fullBit(oldp+3539,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellout__dap__tdo_oe_o));
        tracep->fullQData(oldp+3540,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[0]),41);
        tracep->fullQData(oldp+3542,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[1]),41);
        tracep->fullQData(oldp+3544,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[2]),41);
        tracep->fullQData(oldp+3546,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[3]),41);
        __Vtemp1143[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [0U][0U];
        __Vtemp1143[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [0U][1U];
        __Vtemp1143[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [0U][2U];
        tracep->fullWData(oldp+3548,(__Vtemp1143),86);
        __Vtemp1144[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [1U][0U];
        __Vtemp1144[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [1U][1U];
        __Vtemp1144[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [1U][2U];
        tracep->fullWData(oldp+3551,(__Vtemp1144),86);
        __Vtemp1145[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [2U][0U];
        __Vtemp1145[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [2U][1U];
        __Vtemp1145[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [2U][2U];
        tracep->fullWData(oldp+3554,(__Vtemp1145),86);
        __Vtemp1146[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [3U][0U];
        __Vtemp1146[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [3U][1U];
        __Vtemp1146[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [3U][2U];
        tracep->fullWData(oldp+3557,(__Vtemp1146),86);
        __Vtemp1147[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [4U][0U];
        __Vtemp1147[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [4U][1U];
        __Vtemp1147[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [4U][2U];
        tracep->fullWData(oldp+3560,(__Vtemp1147),86);
        __Vtemp1148[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [5U][0U];
        __Vtemp1148[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [5U][1U];
        __Vtemp1148[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [5U][2U];
        tracep->fullWData(oldp+3563,(__Vtemp1148),86);
        __Vtemp1149[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [6U][0U];
        __Vtemp1149[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [6U][1U];
        __Vtemp1149[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [6U][2U];
        tracep->fullWData(oldp+3566,(__Vtemp1149),86);
        __Vtemp1150[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [7U][0U];
        __Vtemp1150[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [7U][1U];
        __Vtemp1150[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [7U][2U];
        tracep->fullWData(oldp+3569,(__Vtemp1150),86);
        __Vtemp1151[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [8U][0U];
        __Vtemp1151[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [8U][1U];
        __Vtemp1151[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [8U][2U];
        tracep->fullWData(oldp+3572,(__Vtemp1151),86);
        __Vtemp1152[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [0U][0U];
        __Vtemp1152[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [0U][1U];
        __Vtemp1152[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [0U][2U];
        tracep->fullWData(oldp+3575,(__Vtemp1152),86);
        __Vtemp1153[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [1U][0U];
        __Vtemp1153[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [1U][1U];
        __Vtemp1153[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [1U][2U];
        tracep->fullWData(oldp+3578,(__Vtemp1153),86);
        __Vtemp1154[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [2U][0U];
        __Vtemp1154[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [2U][1U];
        __Vtemp1154[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [2U][2U];
        tracep->fullWData(oldp+3581,(__Vtemp1154),86);
        __Vtemp1155[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [3U][0U];
        __Vtemp1155[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [3U][1U];
        __Vtemp1155[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [3U][2U];
        tracep->fullWData(oldp+3584,(__Vtemp1155),86);
        __Vtemp1156[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [4U][0U];
        __Vtemp1156[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [4U][1U];
        __Vtemp1156[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [4U][2U];
        tracep->fullWData(oldp+3587,(__Vtemp1156),86);
        __Vtemp1157[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [5U][0U];
        __Vtemp1157[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [5U][1U];
        __Vtemp1157[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [5U][2U];
        tracep->fullWData(oldp+3590,(__Vtemp1157),86);
        __Vtemp1158[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [6U][0U];
        __Vtemp1158[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [6U][1U];
        __Vtemp1158[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [6U][2U];
        tracep->fullWData(oldp+3593,(__Vtemp1158),86);
        __Vtemp1159[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [7U][0U];
        __Vtemp1159[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [7U][1U];
        __Vtemp1159[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [7U][2U];
        tracep->fullWData(oldp+3596,(__Vtemp1159),86);
        __Vtemp1160[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [8U][0U];
        __Vtemp1160[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [8U][1U];
        __Vtemp1160[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [8U][2U];
        tracep->fullWData(oldp+3599,(__Vtemp1160),86);
        tracep->fullBit(oldp+3602,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__hold_all_requests));
        tracep->fullWData(oldp+3603,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3606,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3609,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3612,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3615,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3618,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3621,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3624,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3627,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullIData(oldp+3630,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id),32);
        tracep->fullIData(oldp+3631,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_alu_id),32);
        tracep->fullSData(oldp+3632,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_c_id),16);
        tracep->fullBit(oldp+3633,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_is_compressed_id));
        tracep->fullBit(oldp+3634,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_fetch_err));
        tracep->fullBit(oldp+3635,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_fetch_err_plus2));
        tracep->fullBit(oldp+3636,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_c_insn_id));
        tracep->fullIData(oldp+3637,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                      << 1U)),32);
        tracep->fullIData(oldp+3638,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_id),32);
        tracep->fullIData(oldp+3639,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_pc_q),32);
        tracep->fullCData(oldp+3640,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0xfU))),5);
        tracep->fullCData(oldp+3641,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0x14U))),5);
        tracep->fullCData(oldp+3642,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_waddr_wb_q),5);
        tracep->fullIData(oldp+3643,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_wdata_wb_q),32);
        tracep->fullCData(oldp+3644,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 7U))),5);
        tracep->fullBit(oldp+3645,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_a_wb_match));
        tracep->fullBit(oldp+3646,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_b_wb_match));
        tracep->fullIData(oldp+3647,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__stored_addr_q),32);
        tracep->fullIData(oldp+3648,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fetch_addr_q),32);
        tracep->fullWData(oldp+3649,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q),96);
        tracep->fullCData(oldp+3652,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q),3);
        tracep->fullIData(oldp+3653,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q),31);
        tracep->fullIData(oldp+3654,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_i_type),32);
        tracep->fullIData(oldp+3655,(((0xfffff000U 
                                       & ((- (IData)(
                                                     (1U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x1fU)))) 
                                          << 0xcU)) 
                                      | ((0xfe0U & 
                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           >> 0x14U)) 
                                         | (0x1fU & 
                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                             >> 7U))))),32);
        tracep->fullIData(oldp+3656,(((0xffffe000U 
                                       & ((- (IData)(
                                                     (1U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x1fU)))) 
                                          << 0xdU)) 
                                      | ((0x1000U & 
                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           >> 0x13U)) 
                                         | ((0x800U 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                << 4U)) 
                                            | ((0x7e0U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                   >> 0x14U)) 
                                               | (0x1eU 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                     >> 7U))))))),32);
        tracep->fullIData(oldp+3657,((0xfffff000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id)),32);
        tracep->fullIData(oldp+3658,(((0xfff00000U 
                                       & ((- (IData)(
                                                     (1U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x1fU)))) 
                                          << 0x14U)) 
                                      | ((0xff000U 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id) 
                                         | ((0x800U 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                >> 9U)) 
                                            | (0x7feU 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                  >> 0x14U)))))),32);
        tracep->fullIData(oldp+3659,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0xfU))),32);
        tracep->fullSData(oldp+3660,(((0x3e0U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_alu_id 
                                                 >> 0xaU)) 
                                      | (0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_alu_id 
                                                  >> 7U)))),10);
        tracep->fullCData(oldp+3661,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0x1bU))),5);
        tracep->fullBit(oldp+3662,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_we_wb_q));
        tracep->fullBit(oldp+3663,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_compressed_q));
        tracep->fullBit(oldp+3664,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_count_q));
        tracep->fullCData(oldp+3665,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_instr_type_q),2);
        tracep->fullIData(oldp+3666,(((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__bt_b_mux_sel))
                                       ? ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__bt_b_mux_sel))
                                           ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_is_compressed_id)
                                               ? 2U
                                               : 4U)
                                           : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__bt_b_mux_sel))
                                               ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_is_compressed_id)
                                                   ? 2U
                                                   : 4U)
                                               : ((0xfff00000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                                     >> 0x1fU)))) 
                                                      << 0x14U)) 
                                                  | ((0xff000U 
                                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id) 
                                                     | ((0x800U 
                                                         & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                            >> 9U)) 
                                                        | (0x7feU 
                                                           & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                              >> 0x14U)))))))
                                       : ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__bt_b_mux_sel))
                                           ? ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__bt_b_mux_sel))
                                               ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_is_compressed_id)
                                                   ? 2U
                                                   : 4U)
                                               : ((0xffffe000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                                     >> 0x1fU)))) 
                                                      << 0xdU)) 
                                                  | ((0x1000U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x13U)) 
                                                     | ((0x800U 
                                                         & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                            << 4U)) 
                                                        | ((0x7e0U 
                                                            & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                               >> 0x14U)) 
                                                           | (0x1eU 
                                                              & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                                 >> 7U)))))))
                                           : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__bt_b_mux_sel))
                                               ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_is_compressed_id)
                                                   ? 2U
                                                   : 4U)
                                               : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_i_type)))),32);
        tracep->fullIData(oldp+3667,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_a_mux_sel)
                                       ? 0U : (0x1fU 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                  >> 0xfU)))),32);
        tracep->fullIData(oldp+3668,(((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel))
                                       ? ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel))
                                           ? 4U : (
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel))
                                                    ? 
                                                   ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_is_compressed_id)
                                                     ? 2U
                                                     : 4U)
                                                    : 4U))
                                       : ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel))
                                           ? ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel))
                                               ? (0xfffff000U 
                                                  & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id)
                                               : 4U)
                                           : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel))
                                               ? ((0xfffff000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                                     >> 0x1fU)))) 
                                                      << 0xcU)) 
                                                  | ((0xfe0U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x14U)) 
                                                     | (0x1fU 
                                                        & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                           >> 7U))))
                                               : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_i_type)))),32);
        tracep->fullBit(oldp+3669,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_a_wb_match) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_a))));
        tracep->fullBit(oldp+3670,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_b_wb_match) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_b))));
        tracep->fullBit(oldp+3671,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_new_id_q));
        tracep->fullQData(oldp+3672,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_q_ex[0]),34);
        tracep->fullQData(oldp+3674,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_q_ex[1]),34);
        tracep->fullBit(oldp+3676,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+3677,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 2U))));
        tracep->fullCData(oldp+3678,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                            >> 3U))),3);
        tracep->fullBit(oldp+3679,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q))));
        tracep->fullBit(oldp+3680,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_addr_incr_req));
        tracep->fullIData(oldp+3681,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__addr_last_q),32);
        tracep->fullBit(oldp+3682,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs))));
        tracep->fullBit(oldp+3683,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_write_wb));
        tracep->fullBit(oldp+3684,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__outstanding_load_wb));
        tracep->fullBit(oldp+3685,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q));
        tracep->fullBit(oldp+3686,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          >> 5U))));
        tracep->fullIData(oldp+3687,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3688,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q),32);
        tracep->fullQData(oldp+3689,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[0]),34);
        tracep->fullQData(oldp+3691,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[1]),34);
        tracep->fullQData(oldp+3693,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[2]),34);
        tracep->fullQData(oldp+3695,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[3]),34);
        tracep->fullQData(oldp+3697,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[4]),34);
        tracep->fullQData(oldp+3699,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[5]),34);
        tracep->fullQData(oldp+3701,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[6]),34);
        tracep->fullQData(oldp+3703,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[7]),34);
        tracep->fullQData(oldp+3705,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[8]),34);
        tracep->fullQData(oldp+3707,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[9]),34);
        tracep->fullQData(oldp+3709,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[10]),34);
        tracep->fullQData(oldp+3711,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[11]),34);
        tracep->fullQData(oldp+3713,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[12]),34);
        tracep->fullQData(oldp+3715,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[13]),34);
        tracep->fullQData(oldp+3717,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[14]),34);
        tracep->fullQData(oldp+3719,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[15]),34);
        tracep->fullCData(oldp+3721,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [0U]),6);
        tracep->fullCData(oldp+3722,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [1U]),6);
        tracep->fullCData(oldp+3723,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [2U]),6);
        tracep->fullCData(oldp+3724,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [3U]),6);
        tracep->fullCData(oldp+3725,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [4U]),6);
        tracep->fullCData(oldp+3726,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [5U]),6);
        tracep->fullCData(oldp+3727,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [6U]),6);
        tracep->fullCData(oldp+3728,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [7U]),6);
        tracep->fullCData(oldp+3729,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [8U]),6);
        tracep->fullCData(oldp+3730,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [9U]),6);
        tracep->fullCData(oldp+3731,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [0xaU]),6);
        tracep->fullCData(oldp+3732,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [0xbU]),6);
        tracep->fullCData(oldp+3733,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [0xcU]),6);
        tracep->fullCData(oldp+3734,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [0xdU]),6);
        tracep->fullCData(oldp+3735,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [0xeU]),6);
        tracep->fullCData(oldp+3736,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                     [0xfU]),6);
        tracep->fullIData(oldp+3737,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+3738,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))));
        tracep->fullCData(oldp+3739,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q),2);
        tracep->fullCData(oldp+3740,((3U & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))
                                             ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                                >> 2U)
                                             : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q)))),2);
        tracep->fullBit(oldp+3741,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q));
        tracep->fullBit(oldp+3742,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 2U))));
        tracep->fullBit(oldp+3743,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xfU))));
        tracep->fullBit(oldp+3744,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3745,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__trigger_match))));
        tracep->fullCData(oldp+3746,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q)),8);
        tracep->fullBit(oldp+3747,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req_q));
        tracep->fullBit(oldp+3748,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__discard_req_q));
        tracep->fullCData(oldp+3749,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_q),2);
        tracep->fullCData(oldp+3750,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__branch_discard_q),2);
        tracep->fullCData(oldp+3751,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_pmp_err_q),2);
        tracep->fullCData(oldp+3752,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_rev),2);
        tracep->fullBit(oldp+3753,((1U & (~ (IData)(
                                                    (3U 
                                                     == 
                                                     (3U 
                                                      & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                                          >> 1U) 
                                                         | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_rev)))))))));
        tracep->fullCData(oldp+3754,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                            >> 1U))),2);
        tracep->fullCData(oldp+3755,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q),3);
        tracep->fullCData(oldp+3756,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry),3);
        tracep->fullQData(oldp+3757,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[0]),34);
        tracep->fullQData(oldp+3759,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[1]),34);
        tracep->fullQData(oldp+3761,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imd_val_q[0]),34);
        tracep->fullQData(oldp+3763,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imd_val_q[1]),34);
        tracep->fullBit(oldp+3765,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__id_fsm_q));
        tracep->fullBit(oldp+3766,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q));
        tracep->fullBit(oldp+3767,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q));
        tracep->fullBit(oldp+3768,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q));
        tracep->fullBit(oldp+3769,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q));
        tracep->fullBit(oldp+3770,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug));
        tracep->fullQData(oldp+3771,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__ex_block_i__imd_val_q_i[0]),34);
        tracep->fullQData(oldp+3773,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__ex_block_i__imd_val_q_i[1]),34);
        tracep->fullIData(oldp+3775,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_q[0]),32);
        tracep->fullIData(oldp+3776,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_q[1]),32);
        tracep->fullIData(oldp+3777,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[0]),32);
        tracep->fullIData(oldp+3778,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[1]),32);
        tracep->fullIData(oldp+3779,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__g_no_alu_rvb__DOT__unused_imd_val_q[0]),32);
        tracep->fullIData(oldp+3780,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__g_no_alu_rvb__DOT__unused_imd_val_q[1]),32);
        tracep->fullQData(oldp+3781,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_slow__DOT__multdiv_i__imd_val_q_i[0]),34);
        tracep->fullQData(oldp+3783,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_slow__DOT__multdiv_i__imd_val_q_i[1]),34);
        tracep->fullCData(oldp+3785,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__md_state_q),3);
        tracep->fullQData(oldp+3786,((0x1ffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_slow__DOT__multdiv_i__imd_val_q_i
                                      [0U])),33);
        tracep->fullBit(oldp+3788,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_slow__DOT__multdiv_i__imd_val_q_i
                                                  [0U] 
                                                  >> 0x21U)))));
        tracep->fullCData(oldp+3789,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_slow__DOT__multdiv_i__imd_val_q_i
                                                    [1U] 
                                                    >> 0x20U)))),2);
        tracep->fullCData(oldp+3790,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__multdiv_count_q),5);
        tracep->fullQData(oldp+3791,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_b_shift_q),33);
        tracep->fullQData(oldp+3793,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_a_shift_q),33);
        tracep->fullQData(oldp+3795,((0x1ffffffffULL 
                                      & (1ULL << (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__multdiv_count_q)))),33);
        tracep->fullQData(oldp+3797,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_a_bw_pp),33);
        tracep->fullQData(oldp+3799,((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(
                                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_a_shift_q 
                                                                    >> 0x20U)) 
                                                           & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_b_shift_q))))) 
                                       << 0x20U) | (QData)((IData)(
                                                                   (~ 
                                                                    ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_a_shift_q) 
                                                                     & (- (IData)(
                                                                                (1U 
                                                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_b_shift_q)))))))))),33);
        tracep->fullIData(oldp+3801,((- (IData)((1U 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_b_shift_q))))),32);
        tracep->fullIData(oldp+3802,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_slow__DOT__multdiv_i__imd_val_q_i
                                             [1U])),32);
        tracep->fullBit(oldp+3803,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__div_by_zero_q));
        tracep->fullIData(oldp+3804,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q),24);
        tracep->fullCData(oldp+3805,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q),2);
        tracep->fullCData(oldp+3806,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_type_q),2);
        tracep->fullBit(oldp+3807,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q));
        tracep->fullBit(oldp+3808,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_we_q));
        tracep->fullBit(oldp+3809,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__handle_misaligned_q));
        tracep->fullBit(oldp+3810,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__pmp_err_q));
        tracep->fullBit(oldp+3811,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__lsu_err_q));
        tracep->fullCData(oldp+3812,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs),3);
        tracep->fullBit(oldp+3813,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_valid_q));
        tracep->fullCData(oldp+3814,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [0U]),6);
        tracep->fullCData(oldp+3815,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [1U]),6);
        tracep->fullCData(oldp+3816,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [2U]),6);
        tracep->fullCData(oldp+3817,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [3U]),6);
        tracep->fullCData(oldp+3818,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [4U]),6);
        tracep->fullCData(oldp+3819,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [5U]),6);
        tracep->fullCData(oldp+3820,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [6U]),6);
        tracep->fullCData(oldp+3821,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [7U]),6);
        tracep->fullCData(oldp+3822,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [8U]),6);
        tracep->fullCData(oldp+3823,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [9U]),6);
        tracep->fullCData(oldp+3824,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [0xaU]),6);
        tracep->fullCData(oldp+3825,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [0xbU]),6);
        tracep->fullCData(oldp+3826,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [0xcU]),6);
        tracep->fullCData(oldp+3827,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [0xdU]),6);
        tracep->fullCData(oldp+3828,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [0xeU]),6);
        tracep->fullCData(oldp+3829,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                     [0xfU]),6);
        tracep->fullQData(oldp+3830,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[0]),34);
        tracep->fullQData(oldp+3832,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[1]),34);
        tracep->fullQData(oldp+3834,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[2]),34);
        tracep->fullQData(oldp+3836,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[3]),34);
        tracep->fullQData(oldp+3838,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[4]),34);
        tracep->fullQData(oldp+3840,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[5]),34);
        tracep->fullQData(oldp+3842,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[6]),34);
        tracep->fullQData(oldp+3844,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[7]),34);
        tracep->fullQData(oldp+3846,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[8]),34);
        tracep->fullQData(oldp+3848,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[9]),34);
        tracep->fullQData(oldp+3850,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[10]),34);
        tracep->fullQData(oldp+3852,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[11]),34);
        tracep->fullQData(oldp+3854,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[12]),34);
        tracep->fullQData(oldp+3856,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[13]),34);
        tracep->fullQData(oldp+3858,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[14]),34);
        tracep->fullQData(oldp+3860,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[15]),34);
        tracep->fullCData(oldp+3862,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+3863,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q),18);
        tracep->fullIData(oldp+3864,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+3865,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+3866,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3867,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3868,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3869,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+3870,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q),3);
        tracep->fullCData(oldp+3871,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_d),3);
        tracep->fullIData(oldp+3872,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+3873,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+3874,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[0]),32);
        tracep->fullIData(oldp+3875,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[1]),32);
        tracep->fullIData(oldp+3876,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[2]),32);
        tracep->fullIData(oldp+3877,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[3]),32);
        tracep->fullIData(oldp+3878,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[4]),32);
        tracep->fullIData(oldp+3879,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[5]),32);
        tracep->fullIData(oldp+3880,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[6]),32);
        tracep->fullIData(oldp+3881,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[7]),32);
        tracep->fullIData(oldp+3882,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[8]),32);
        tracep->fullIData(oldp+3883,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[9]),32);
        tracep->fullIData(oldp+3884,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[10]),32);
        tracep->fullIData(oldp+3885,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[11]),32);
        tracep->fullIData(oldp+3886,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[12]),32);
        tracep->fullIData(oldp+3887,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[13]),32);
        tracep->fullIData(oldp+3888,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[14]),32);
        tracep->fullIData(oldp+3889,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[15]),32);
        tracep->fullCData(oldp+3890,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[0]),8);
        tracep->fullCData(oldp+3891,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[1]),8);
        tracep->fullCData(oldp+3892,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[2]),8);
        tracep->fullCData(oldp+3893,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[3]),8);
        tracep->fullCData(oldp+3894,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[4]),8);
        tracep->fullCData(oldp+3895,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[5]),8);
        tracep->fullCData(oldp+3896,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[6]),8);
        tracep->fullCData(oldp+3897,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[7]),8);
        tracep->fullCData(oldp+3898,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[8]),8);
        tracep->fullCData(oldp+3899,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[9]),8);
        tracep->fullCData(oldp+3900,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[10]),8);
        tracep->fullCData(oldp+3901,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[11]),8);
        tracep->fullCData(oldp+3902,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[12]),8);
        tracep->fullCData(oldp+3903,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[13]),8);
        tracep->fullCData(oldp+3904,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[14]),8);
        tracep->fullCData(oldp+3905,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[15]),8);
        tracep->fullIData(oldp+3906,((0xffffe000U | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q))),32);
        tracep->fullSData(oldp+3907,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q),13);
        tracep->fullQData(oldp+3908,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[0]),64);
        tracep->fullQData(oldp+3910,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[1]),64);
        tracep->fullQData(oldp+3912,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[2]),64);
        tracep->fullQData(oldp+3914,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[3]),64);
        tracep->fullQData(oldp+3916,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[4]),64);
        tracep->fullQData(oldp+3918,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[5]),64);
        tracep->fullQData(oldp+3920,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[6]),64);
        tracep->fullQData(oldp+3922,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[7]),64);
        tracep->fullQData(oldp+3924,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[8]),64);
        tracep->fullQData(oldp+3926,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[9]),64);
        tracep->fullQData(oldp+3928,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[10]),64);
        tracep->fullQData(oldp+3930,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[11]),64);
        tracep->fullQData(oldp+3932,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[12]),64);
        tracep->fullQData(oldp+3934,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[13]),64);
        tracep->fullQData(oldp+3936,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[14]),64);
        tracep->fullQData(oldp+3938,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[15]),64);
        tracep->fullQData(oldp+3940,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[16]),64);
        tracep->fullQData(oldp+3942,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[17]),64);
        tracep->fullQData(oldp+3944,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[18]),64);
        tracep->fullQData(oldp+3946,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[19]),64);
        tracep->fullQData(oldp+3948,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[20]),64);
        tracep->fullQData(oldp+3950,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[21]),64);
        tracep->fullQData(oldp+3952,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[22]),64);
        tracep->fullQData(oldp+3954,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[23]),64);
        tracep->fullQData(oldp+3956,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[24]),64);
        tracep->fullQData(oldp+3958,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[25]),64);
        tracep->fullQData(oldp+3960,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[26]),64);
        tracep->fullQData(oldp+3962,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[27]),64);
        tracep->fullQData(oldp+3964,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[28]),64);
        tracep->fullQData(oldp+3966,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[29]),64);
        tracep->fullQData(oldp+3968,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[30]),64);
        tracep->fullQData(oldp+3970,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[31]),64);
        tracep->fullIData(oldp+3972,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__u_tselect_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3973,((0x28001048U | 
                                      (4U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_q) 
                                              >> (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__u_tselect_csr__DOT__rdata_q)) 
                                             << 2U)))),32);
        tracep->fullIData(oldp+3974,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_q
                                     [vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__u_tselect_csr__DOT__rdata_q]),32);
        tracep->fullCData(oldp+3975,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q),6);
        tracep->fullCData(oldp+3976,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [0U]),6);
        tracep->fullCData(oldp+3977,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [1U]),6);
        tracep->fullCData(oldp+3978,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [2U]),6);
        tracep->fullCData(oldp+3979,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [3U]),6);
        tracep->fullCData(oldp+3980,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [4U]),6);
        tracep->fullCData(oldp+3981,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [5U]),6);
        tracep->fullCData(oldp+3982,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [6U]),6);
        tracep->fullCData(oldp+3983,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [7U]),6);
        tracep->fullCData(oldp+3984,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [8U]),6);
        tracep->fullCData(oldp+3985,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [9U]),6);
        tracep->fullCData(oldp+3986,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [0xaU]),6);
        tracep->fullCData(oldp+3987,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [0xbU]),6);
        tracep->fullCData(oldp+3988,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [0xcU]),6);
        tracep->fullCData(oldp+3989,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [0xdU]),6);
        tracep->fullCData(oldp+3990,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [0xeU]),6);
        tracep->fullCData(oldp+3991,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg
                                     [0xfU]),6);
        tracep->fullIData(oldp+3992,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[0]),32);
        tracep->fullIData(oldp+3993,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[1]),32);
        tracep->fullIData(oldp+3994,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[2]),32);
        tracep->fullIData(oldp+3995,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[3]),32);
        tracep->fullIData(oldp+3996,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[4]),32);
        tracep->fullIData(oldp+3997,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[5]),32);
        tracep->fullIData(oldp+3998,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[6]),32);
        tracep->fullIData(oldp+3999,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[7]),32);
        tracep->fullIData(oldp+4000,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[8]),32);
        tracep->fullIData(oldp+4001,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[9]),32);
        tracep->fullIData(oldp+4002,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[10]),32);
        tracep->fullIData(oldp+4003,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[11]),32);
        tracep->fullIData(oldp+4004,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[12]),32);
        tracep->fullIData(oldp+4005,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[13]),32);
        tracep->fullIData(oldp+4006,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[14]),32);
        tracep->fullIData(oldp+4007,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_addr[15]),32);
        tracep->fullBit(oldp+4008,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__u_tselect_csr__DOT__rdata_q));
        tracep->fullCData(oldp+4009,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_q),2);
        tracep->fullIData(oldp+4010,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_q[0]),32);
        tracep->fullIData(oldp+4011,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_q[1]),32);
        tracep->fullCData(oldp+4012,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__trigger_match),2);
        tracep->fullCData(oldp+4013,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_d),3);
        tracep->fullQData(oldp+4014,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q),64);
        tracep->fullQData(oldp+4016,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q),64);
        tracep->fullCData(oldp+4018,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__0__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4019,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__0__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4020,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__1__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4021,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__1__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4022,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__2__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4023,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__2__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4024,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__3__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4025,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__3__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4026,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__4__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4027,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__4__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4028,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__5__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4029,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__5__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4030,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__6__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4031,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__6__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4032,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__7__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4033,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__7__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4034,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__8__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4035,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__8__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4036,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__9__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4037,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__9__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4038,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__10__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4039,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__10__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4040,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__11__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__11__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4042,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__12__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4043,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__12__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4044,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__13__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4045,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__13__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4046,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__14__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4047,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__14__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4048,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__15__KET____DOT__u_pmp_cfg_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+4049,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__g_pmp_csrs__BRA__15__KET____DOT__u_pmp_addr_csr__DOT__rdata_q),32);
        tracep->fullQData(oldp+4050,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter),64);
        tracep->fullIData(oldp+4052,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q),32);
        tracep->fullQData(oldp+4053,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter),64);
        tracep->fullIData(oldp+4055,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q),32);
        tracep->fullQData(oldp+4056,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter),64);
        tracep->fullIData(oldp+4058,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q),32);
        tracep->fullQData(oldp+4059,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter),64);
        tracep->fullIData(oldp+4061,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q),32);
        tracep->fullQData(oldp+4062,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter),64);
        tracep->fullIData(oldp+4064,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q),32);
        tracep->fullQData(oldp+4065,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter),64);
        tracep->fullIData(oldp+4067,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q),32);
        tracep->fullQData(oldp+4068,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter),64);
        tracep->fullIData(oldp+4070,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q),32);
        tracep->fullQData(oldp+4071,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter),64);
        tracep->fullIData(oldp+4073,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q),32);
        tracep->fullQData(oldp+4074,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter),64);
        tracep->fullIData(oldp+4076,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q),32);
        tracep->fullQData(oldp+4077,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter),64);
        tracep->fullIData(oldp+4079,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q),32);
        tracep->fullBit(oldp+4080,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__0__KET____DOT__u_tmatch_control_csr__DOT__rdata_q));
        tracep->fullIData(oldp+4081,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__0__KET____DOT__u_tmatch_value_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+4082,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__1__KET____DOT__u_tmatch_control_csr__DOT__rdata_q));
        tracep->fullIData(oldp+4083,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__1__KET____DOT__u_tmatch_value_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+4084,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [0U]),6);
        tracep->fullCData(oldp+4085,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [1U]),6);
        tracep->fullCData(oldp+4086,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [2U]),6);
        tracep->fullCData(oldp+4087,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [3U]),6);
        tracep->fullCData(oldp+4088,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [4U]),6);
        tracep->fullCData(oldp+4089,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [5U]),6);
        tracep->fullCData(oldp+4090,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [6U]),6);
        tracep->fullCData(oldp+4091,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [7U]),6);
        tracep->fullCData(oldp+4092,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [8U]),6);
        tracep->fullCData(oldp+4093,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [9U]),6);
        tracep->fullCData(oldp+4094,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [0xaU]),6);
        tracep->fullCData(oldp+4095,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [0xbU]),6);
        tracep->fullCData(oldp+4096,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [0xcU]),6);
        tracep->fullCData(oldp+4097,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [0xdU]),6);
        tracep->fullCData(oldp+4098,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [0xeU]),6);
        tracep->fullCData(oldp+4099,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_cfg_i
                                     [0xfU]),6);
        tracep->fullQData(oldp+4100,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[0]),34);
        tracep->fullQData(oldp+4102,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[1]),34);
        tracep->fullQData(oldp+4104,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[2]),34);
        tracep->fullQData(oldp+4106,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[3]),34);
        tracep->fullQData(oldp+4108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[4]),34);
        tracep->fullQData(oldp+4110,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[5]),34);
        tracep->fullQData(oldp+4112,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[6]),34);
        tracep->fullQData(oldp+4114,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[7]),34);
        tracep->fullQData(oldp+4116,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[8]),34);
        tracep->fullQData(oldp+4118,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[9]),34);
        tracep->fullQData(oldp+4120,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[10]),34);
        tracep->fullQData(oldp+4122,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[11]),34);
        tracep->fullQData(oldp+4124,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[12]),34);
        tracep->fullQData(oldp+4126,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[13]),34);
        tracep->fullQData(oldp+4128,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[14]),34);
        tracep->fullQData(oldp+4130,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__csr_pmp_addr_i[15]),34);
        tracep->fullQData(oldp+4132,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[0]),34);
        tracep->fullQData(oldp+4134,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[1]),34);
        tracep->fullQData(oldp+4136,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[2]),34);
        tracep->fullQData(oldp+4138,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[3]),34);
        tracep->fullQData(oldp+4140,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[4]),34);
        tracep->fullQData(oldp+4142,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[5]),34);
        tracep->fullQData(oldp+4144,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[6]),34);
        tracep->fullQData(oldp+4146,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[7]),34);
        tracep->fullQData(oldp+4148,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[8]),34);
        tracep->fullQData(oldp+4150,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[9]),34);
        tracep->fullQData(oldp+4152,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[10]),34);
        tracep->fullQData(oldp+4154,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[11]),34);
        tracep->fullQData(oldp+4156,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[12]),34);
        tracep->fullQData(oldp+4158,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[13]),34);
        tracep->fullQData(oldp+4160,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[14]),34);
        tracep->fullQData(oldp+4162,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_start_addr[15]),34);
        tracep->fullIData(oldp+4164,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[0]),32);
        tracep->fullIData(oldp+4165,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[1]),32);
        tracep->fullIData(oldp+4166,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[2]),32);
        tracep->fullIData(oldp+4167,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[3]),32);
        tracep->fullIData(oldp+4168,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[4]),32);
        tracep->fullIData(oldp+4169,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[5]),32);
        tracep->fullIData(oldp+4170,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[6]),32);
        tracep->fullIData(oldp+4171,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[7]),32);
        tracep->fullIData(oldp+4172,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[8]),32);
        tracep->fullIData(oldp+4173,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[9]),32);
        tracep->fullIData(oldp+4174,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[10]),32);
        tracep->fullIData(oldp+4175,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[11]),32);
        tracep->fullIData(oldp+4176,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[12]),32);
        tracep->fullIData(oldp+4177,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[13]),32);
        tracep->fullIData(oldp+4178,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[14]),32);
        tracep->fullIData(oldp+4179,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_addr_mask[15]),32);
        tracep->fullBit(oldp+4180,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__empty)))));
        tracep->fullBit(oldp+4181,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__full_wclk)))));
        tracep->fullBit(oldp+4182,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullCData(oldp+4183,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr),3);
        tracep->fullCData(oldp+4184,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_gray),3);
        tracep->fullBit(oldp+4185,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__empty));
        tracep->fullBit(oldp+4186,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+4187,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+4188,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr),3);
        tracep->fullCData(oldp+4189,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_gray),3);
        tracep->fullBit(oldp+4190,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+4191,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__full_wclk));
        tracep->fullBit(oldp+4192,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+4193,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+4194,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dmi_access));
        tracep->fullBit(oldp+4195,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dtmcs_select));
        tracep->fullBit(oldp+4196,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__dtmcs_q 
                                          >> 0x10U))));
        tracep->fullBit(oldp+4197,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dr_q))));
        tracep->fullQData(oldp+4198,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dmi_req),41);
        tracep->fullBit(oldp+4200,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__full_wclk)))));
        tracep->fullQData(oldp+4201,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dr_q),41);
        tracep->fullCData(oldp+4203,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_q),5);
        tracep->fullCData(oldp+4204,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q),5);
        tracep->fullIData(oldp+4205,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_q),32);
        tracep->fullBit(oldp+4206,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_select));
        tracep->fullBit(oldp+4207,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_select));
        tracep->fullIData(oldp+4208,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__dtmcs_q),32);
        tracep->fullBit(oldp+4209,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_q));
        tracep->fullCData(oldp+4210,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+4211,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+4212,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__full_wclk));
        tracep->fullBit(oldp+4213,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+4214,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+4215,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__test_logic_reset));
        tracep->fullBit(oldp+4216,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__shift_dr));
        tracep->fullBit(oldp+4217,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__update_dr));
        tracep->fullBit(oldp+4218,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__capture_dr));
        tracep->fullCData(oldp+4219,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__state_d),3);
        tracep->fullQData(oldp+4220,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dr_d),41);
        tracep->fullCData(oldp+4222,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__address_d),7);
        tracep->fullIData(oldp+4223,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__data_d),32);
        tracep->fullBit(oldp+4224,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__error_dmi_busy));
        tracep->fullCData(oldp+4225,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__error_d),2);
        tracep->fullCData(oldp+4226,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__tap_state_d),4);
        tracep->fullCData(oldp+4227,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_d),5);
        tracep->fullCData(oldp+4228,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_d),5);
        tracep->fullBit(oldp+4229,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__capture_ir));
        tracep->fullBit(oldp+4230,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__shift_ir));
        tracep->fullBit(oldp+4231,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__update_ir));
        tracep->fullIData(oldp+4232,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_d),32);
        tracep->fullIData(oldp+4233,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__dtmcs_d),32);
        tracep->fullBit(oldp+4234,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_d));
        tracep->fullBit(oldp+4235,((0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)));
        tracep->fullIData(oldp+4236,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs),18);
        tracep->fullBit(oldp+4237,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__handle_irq));
        tracep->fullCData(oldp+4238,(((0x4000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                       ? 0xeU : ((0x2000U 
                                                  & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                  ? 0xdU
                                                  : 
                                                 ((0x1000U 
                                                   & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                   ? 0xcU
                                                   : 
                                                  ((0x800U 
                                                    & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                    ? 0xbU
                                                    : 
                                                   ((0x400U 
                                                     & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                     ? 0xaU
                                                     : 
                                                    ((0x200U 
                                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                      ? 9U
                                                      : 
                                                     ((0x100U 
                                                       & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                       ? 8U
                                                       : 
                                                      ((0x80U 
                                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                        ? 7U
                                                        : 
                                                       ((0x40U 
                                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                         ? 6U
                                                         : 
                                                        ((0x20U 
                                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                          ? 5U
                                                          : 
                                                         ((0x10U 
                                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                           ? 4U
                                                           : 
                                                          ((8U 
                                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                            ? 3U
                                                            : 
                                                           ((4U 
                                                             & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                             ? 2U
                                                             : 
                                                            ((2U 
                                                              & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                              ? 1U
                                                              : 0U))))))))))))))),4);
        tracep->fullBit(oldp+4239,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                          >> 0x10U))));
        tracep->fullBit(oldp+4240,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_we));
        tracep->fullBit(oldp+4241,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q));
        tracep->fullBit(oldp+4242,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__icache_inval));
        tracep->fullBit(oldp+4243,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_first_cycle));
        tracep->fullCData(oldp+4244,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_mux_id),3);
        tracep->fullCData(oldp+4245,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_pc_mux_id),2);
        tracep->fullBit(oldp+4246,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_a));
        tracep->fullBit(oldp+4247,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_b));
        tracep->fullCData(oldp+4248,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator),6);
        tracep->fullBit(oldp+4249,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__mult_sel_ex));
        tracep->fullBit(oldp+4250,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__div_sel_ex));
        tracep->fullCData(oldp+4251,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_operator),2);
        tracep->fullCData(oldp+4252,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_signed_mode),2);
        tracep->fullBit(oldp+4253,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_access));
        tracep->fullCData(oldp+4254,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_op),2);
        tracep->fullCData(oldp+4255,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_type),2);
        tracep->fullBit(oldp+4256,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_sign_ext));
        tracep->fullBit(oldp+4257,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_valid));
        tracep->fullBit(oldp+4258,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_req_int));
        tracep->fullCData(oldp+4259,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req_dec)
                                       ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_we)
                                           ? 1U : 0U)
                                       : 2U)),2);
        tracep->fullBit(oldp+4260,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_save_id));
        tracep->fullBit(oldp+4261,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_save_wb));
        tracep->fullBit(oldp+4262,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_restore_mret_id));
        tracep->fullBit(oldp+4263,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_restore_dret_id));
        tracep->fullIData(oldp+4264,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_mtval),32);
        tracep->fullCData(oldp+4265,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_req_type
                                     [0U]),2);
        tracep->fullCData(oldp+4266,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_req_type
                                     [1U]),2);
        tracep->fullBit(oldp+4267,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn));
        tracep->fullBit(oldp+4268,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+4269,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mret_insn_dec));
        tracep->fullBit(oldp+4270,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__dret_insn_dec));
        tracep->fullBit(oldp+4271,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ecall_insn_dec));
        tracep->fullBit(oldp+4272,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__wfi_insn_dec));
        tracep->fullBit(oldp+4273,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__branch_in_dec));
        tracep->fullBit(oldp+4274,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_in_dec));
        tracep->fullBit(oldp+4275,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_set_dec));
        tracep->fullBit(oldp+4276,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_run));
        tracep->fullBit(oldp+4277,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_ld_hz));
        tracep->fullBit(oldp+4278,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_wdata_sel));
        tracep->fullBit(oldp+4279,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we));
        tracep->fullCData(oldp+4280,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel),2);
        tracep->fullCData(oldp+4281,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec),2);
        tracep->fullBit(oldp+4282,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec));
        tracep->fullCData(oldp+4283,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__bt_a_mux_sel),2);
        tracep->fullCData(oldp+4284,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__bt_b_mux_sel),3);
        tracep->fullBit(oldp+4285,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_a_mux_sel));
        tracep->fullCData(oldp+4286,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel),3);
        tracep->fullCData(oldp+4287,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel_dec),3);
        tracep->fullBit(oldp+4288,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mult_en_dec));
        tracep->fullBit(oldp+4289,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__div_en_dec));
        tracep->fullBit(oldp+4290,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_en_dec));
        tracep->fullBit(oldp+4291,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req_dec));
        tracep->fullBit(oldp+4292,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal));
        tracep->fullCData(oldp+4293,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op),2);
        tracep->fullCData(oldp+4294,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode),7);
        tracep->fullCData(oldp+4295,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu),7);
        tracep->fullCData(oldp+4296,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs),4);
        tracep->fullBit(oldp+4297,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_d));
        tracep->fullBit(oldp+4298,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio));
        tracep->fullBit(oldp+4299,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio));
        tracep->fullBit(oldp+4300,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio));
        tracep->fullBit(oldp+4301,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio));
        tracep->fullBit(oldp+4302,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio));
        tracep->fullBit(oldp+4303,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio));
        tracep->fullBit(oldp+4304,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__special_req_branch));
        tracep->fullBit(oldp+4305,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn));
        tracep->fullBit(oldp+4306,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn));
        tracep->fullBit(oldp+4307,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn));
        tracep->fullBit(oldp+4308,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn));
        tracep->fullBit(oldp+4309,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+4310,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err));
        tracep->fullQData(oldp+4311,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a),33);
        tracep->fullBit(oldp+4313,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_sel));
        tracep->fullBit(oldp+4314,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate));
        tracep->fullBit(oldp+4315,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed));
        tracep->fullBit(oldp+4316,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left));
        tracep->fullBit(oldp+4317,((8U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator))));
        tracep->fullBit(oldp+4318,(((3U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)) 
                                    | (6U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullBit(oldp+4319,(((4U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)) 
                                    | (7U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullCData(oldp+4320,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__pmp_req_type_i
                                     [0U]),2);
        tracep->fullCData(oldp+4321,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__pmp_req_type_i
                                     [1U]),2);
        tracep->fullIData(oldp+4322,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_i__DOT__region_perm_check),32);
        tracep->fullBit(oldp+4323,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__clear_resumeack));
        tracep->fullBit(oldp+4324,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sbaddress_write_valid));
        tracep->fullBit(oldp+4325,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sbdata_read_valid));
        tracep->fullBit(oldp+4326,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sbdata_write_valid));
        tracep->fullQData(oldp+4327,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT____Vcellout__i_cdc_req__rdata_o),41);
        tracep->fullCData(oldp+4329,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT____Vcellout__i_cdc_req__rdata_o 
                                                    >> 0x20U)))),2);
        tracep->fullIData(oldp+4330,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__resp_queue_data),32);
        tracep->fullIData(oldp+4331,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__dmstatus),32);
        tracep->fullIData(oldp+4332,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_d),32);
        tracep->fullIData(oldp+4333,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractcs),32);
        tracep->fullIData(oldp+4334,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_d),32);
        tracep->fullBit(oldp+4335,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmd_valid_d));
        tracep->fullIData(oldp+4336,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_d),32);
        tracep->fullIData(oldp+4337,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_d),32);
        tracep->fullWData(oldp+4338,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_d),256);
        tracep->fullIData(oldp+4346,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs),32);
        tracep->fullCData(oldp+4347,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__autoexecdata_idx),5);
        tracep->fullBit(oldp+4348,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ctrl_busy));
        tracep->fullBit(oldp+4349,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_save_if));
        tracep->fullBit(oldp+4350,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_save_cause));
        tracep->fullCData(oldp+4351,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_d),2);
        tracep->fullCData(oldp+4352,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__priv_mode_i
                                     [0U]),2);
        tracep->fullCData(oldp+4353,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__g_pmp__DOT__pmp_i__priv_mode_i
                                     [1U]),2);
        tracep->fullCData(oldp+4354,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__debug_cause),3);
        tracep->fullBit(oldp+4355,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__debug_csr_save));
        tracep->fullBit(oldp+4356,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id));
        tracep->fullBit(oldp+4357,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_d));
        tracep->fullBit(oldp+4358,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode));
        tracep->fullCData(oldp+4359,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_be),4);
        tracep->fullIData(oldp+4360,((0xfffffffcU & 
                                      ((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                >> 3U)) 
                                       << 2U))),32);
        tracep->fullQData(oldp+4361,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_d_ex[0]),34);
        tracep->fullQData(oldp+4363,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_d_ex[1]),34);
        tracep->fullIData(oldp+4365,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__g_branch_target_alu__DOT__bt_alu_result)),32);
        tracep->fullBit(oldp+4366,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result));
        tracep->fullIData(oldp+4367,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a),32);
        tracep->fullIData(oldp+4368,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b),32);
        tracep->fullIData(oldp+4369,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                              >> 1U))),32);
        tracep->fullSData(oldp+4370,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr),12);
        tracep->fullQData(oldp+4371,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__id_stage_i__imd_val_d_ex_i[0]),34);
        tracep->fullQData(oldp+4373,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__id_stage_i__imd_val_d_ex_i[1]),34);
        tracep->fullQData(oldp+4375,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__ex_block_i__imd_val_d_o[0]),34);
        tracep->fullQData(oldp+4377,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__ex_block_i__imd_val_d_o[1]),34);
        tracep->fullIData(oldp+4379,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_result),32);
        tracep->fullQData(oldp+4380,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext),34);
        tracep->fullBit(oldp+4382,((0U == (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                   >> 1U)))));
        tracep->fullQData(oldp+4383,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_imd_val_d[0]),34);
        tracep->fullQData(oldp+4385,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_imd_val_d[1]),34);
        tracep->fullQData(oldp+4387,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__g_branch_target_alu__DOT__bt_alu_result),33);
        tracep->fullBit(oldp+4389,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__g_branch_target_alu__DOT__bt_alu_result 
                                                  >> 0x20U)))));
        tracep->fullIData(oldp+4390,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__operand_a_rev),32);
        tracep->fullQData(oldp+4391,((0x1ffffffffULL 
                                      & (~ ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                            << 1U)))),33);
        tracep->fullQData(oldp+4393,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_in_b),33);
        tracep->fullCData(oldp+4395,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt),6);
        tracep->fullCData(oldp+4396,((0x3fU & ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)))),6);
        tracep->fullIData(oldp+4397,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand),32);
        tracep->fullQData(oldp+4398,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext),33);
        tracep->fullBit(oldp+4400,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__unused_shift_result_ext));
        tracep->fullIData(oldp+4401,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result),32);
        tracep->fullIData(oldp+4402,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev),32);
        tracep->fullCData(oldp+4403,(((0x10U & ((~ (IData)(
                                                           (0U 
                                                            != 
                                                            (0xfU 
                                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                                >> 0x18U))))) 
                                                << 4U)) 
                                      | (0xfU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                 >> 0x18U)))),5);
        tracep->fullCData(oldp+4404,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                               >> 0x10U))),5);
        tracep->fullIData(oldp+4405,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+4406,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+4407,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      ^ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+4408,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result),32);
        tracep->fullBit(oldp+4409,((1U & (((IData)(0x20U) 
                                           - (0x1fU 
                                              & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                          >> 5U))));
        tracep->fullQData(oldp+4410,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__gen_multdiv_slow__DOT__multdiv_i__imd_val_d_o[0]),34);
        tracep->fullQData(oldp+4412,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__gen_multdiv_slow__DOT__multdiv_i__imd_val_d_o[1]),34);
        tracep->fullCData(oldp+4414,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__md_state_d),3);
        tracep->fullQData(oldp+4415,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__accum_window_d),33);
        tracep->fullQData(oldp+4417,((0x1ffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext)),33);
        tracep->fullQData(oldp+4419,((0x1ffffffffULL 
                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                         >> 1U))),33);
        tracep->fullCData(oldp+4421,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__multdiv_count_d),5);
        tracep->fullQData(oldp+4422,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_b_shift_d),33);
        tracep->fullQData(oldp+4424,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_a_shift_d),33);
        tracep->fullQData(oldp+4426,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_a_ext),33);
        tracep->fullQData(oldp+4428,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_b_ext),33);
        tracep->fullBit(oldp+4430,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__sign_a));
        tracep->fullBit(oldp+4431,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__sign_b));
        tracep->fullQData(oldp+4432,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__next_quotient),33);
        tracep->fullIData(oldp+4434,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__next_remainder),32);
        tracep->fullIData(oldp+4435,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_numerator_d),32);
        tracep->fullBit(oldp+4436,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__is_greater_equal));
        tracep->fullBit(oldp+4437,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__div_by_zero_d));
        tracep->fullCData(oldp+4438,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                    >> 1U)))),2);
        tracep->fullBit(oldp+4439,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__split_misaligned_access));
        tracep->fullCData(oldp+4440,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr))),5);
        tracep->fullBit(oldp+4441,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__illegal_csr));
        tracep->fullCData(oldp+4442,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr) 
                                            >> 5U))),3);
        tracep->fullCData(oldp+4443,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_cause),6);
        tracep->fullIData(oldp+4444,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_rdata_int),32);
        tracep->fullIData(oldp+4445,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n),32);
        tracep->fullBit(oldp+4446,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)));
        tracep->fullBit(oldp+4447,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_cause) 
                                          >> 5U))));
        tracep->fullIData(oldp+4448,((0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)),32);
        tracep->fullIData(oldp+4449,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mie_d),18);
        tracep->fullCData(oldp+4450,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)),6);
        tracep->fullIData(oldp+4451,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int),32);
        tracep->fullCData(oldp+4452,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0U]),6);
        tracep->fullCData(oldp+4453,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [1U]),6);
        tracep->fullCData(oldp+4454,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [2U]),6);
        tracep->fullCData(oldp+4455,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [3U]),6);
        tracep->fullCData(oldp+4456,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [4U]),6);
        tracep->fullCData(oldp+4457,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [5U]),6);
        tracep->fullCData(oldp+4458,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [6U]),6);
        tracep->fullCData(oldp+4459,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [7U]),6);
        tracep->fullCData(oldp+4460,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [8U]),6);
        tracep->fullCData(oldp+4461,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [9U]),6);
        tracep->fullCData(oldp+4462,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xaU]),6);
        tracep->fullCData(oldp+4463,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xbU]),6);
        tracep->fullCData(oldp+4464,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xcU]),6);
        tracep->fullCData(oldp+4465,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xdU]),6);
        tracep->fullCData(oldp+4466,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xeU]),6);
        tracep->fullCData(oldp+4467,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xfU]),6);
        tracep->fullBit(oldp+4468,(((2U > vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)
                                     ? (1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)
                                     : 1U)));
        tracep->fullBit(oldp+4469,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 2U))));
        tracep->fullBit(oldp+4470,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 1U))));
        tracep->fullBit(oldp+4471,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 2U))));
        tracep->fullCData(oldp+4472,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                            >> 3U))),3);
        tracep->fullBit(oldp+4473,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)));
        tracep->fullIData(oldp+4474,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mie_d),18);
        tracep->fullCData(oldp+4475,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0U]),6);
        tracep->fullCData(oldp+4476,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [1U]),6);
        tracep->fullCData(oldp+4477,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [2U]),6);
        tracep->fullCData(oldp+4478,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [3U]),6);
        tracep->fullCData(oldp+4479,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [4U]),6);
        tracep->fullCData(oldp+4480,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [5U]),6);
        tracep->fullCData(oldp+4481,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [6U]),6);
        tracep->fullCData(oldp+4482,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [7U]),6);
        tracep->fullCData(oldp+4483,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [8U]),6);
        tracep->fullCData(oldp+4484,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [9U]),6);
        tracep->fullCData(oldp+4485,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xaU]),6);
        tracep->fullCData(oldp+4486,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xbU]),6);
        tracep->fullCData(oldp+4487,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xcU]),6);
        tracep->fullCData(oldp+4488,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xdU]),6);
        tracep->fullCData(oldp+4489,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xeU]),6);
        tracep->fullCData(oldp+4490,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__g_pmp_registers__DOT__pmp_cfg_wdata
                                     [0xfU]),6);
        tracep->fullIData(oldp+4491,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__exception_pc),32);
        tracep->fullIData(oldp+4492,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mepc_d),32);
        tracep->fullCData(oldp+4493,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcause_d),6);
        tracep->fullIData(oldp+4494,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mtval_d),32);
        tracep->fullIData(oldp+4495,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__depc_d),32);
        tracep->fullBit(oldp+4496,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_en));
        tracep->fullBit(oldp+4497,(vlTOPp->clock));
        tracep->fullBit(oldp+4498,(vlTOPp->reset_ni));
        tracep->fullIData(oldp+4499,(vlTOPp->gpio_i),20);
        tracep->fullIData(oldp+4500,(vlTOPp->gpio_o),20);
        tracep->fullBit(oldp+4501,((1U & (~ (IData)(vlTOPp->reset_ni)))));
        tracep->fullBit(oldp+4502,((1U & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fetch_enable_q) 
                                             & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_busy_q) 
                                                 | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq)) 
                                                | (0U 
                                                   != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)))))));
        tracep->fullIData(oldp+4503,(((1U & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                     >> 2U)))
                                       ? ((1U & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 1U)))
                                           ? ((0xff000000U 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 0x18U)) 
                                              | (0xffffffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 8U)))
                                           : ((0xffff0000U 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 0x10U)) 
                                              | (0xffffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 0x10U))))
                                       : ((1U & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 1U)))
                                           ? ((0xffffff00U 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 8U)) 
                                              | (0xffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 0x18U)))
                                           : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd))),32);
        tracep->fullBit(oldp+4504,((1U & (((((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ebrk_insn)) 
                                             & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ecall_insn_dec))) 
                                            & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn))) 
                                           & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_csr_insn_id))) 
                                          & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_fetch_err))))));
        tracep->fullBit(oldp+4505,((1U & ((~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__stall) 
                                              | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__retain_id))) 
                                          | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id)))));
        tracep->fullBit(oldp+4506,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ctrl_busy) 
                                     | ((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_q)) 
                                        | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req))) 
                                    | (0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs)))));
        tracep->fullIData(oldp+4507,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[
                                     (0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0xfU))]),32);
        tracep->fullIData(oldp+4508,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[
                                     (0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0x14U))]),32);
        tracep->fullIData(oldp+4509,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_wdata_sel)
                                       ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_wdata_sel)
                                           ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_rdata_int
                                           : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__result_ex)
                                       : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__result_ex)),32);
        tracep->fullIData(oldp+4510,(((0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__bt_a_mux_sel))
                                       ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_a_fwd
                                       : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_id)),32);
        tracep->fullIData(oldp+4511,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_a_fwd),32);
        tracep->fullIData(oldp+4512,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd),32);
        tracep->fullBit(oldp+4513,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_valid_q) 
                                    & (1U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_instr_type_q)))));
        tracep->fullBit(oldp+4514,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fetch_enable_q) 
                                    & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_busy_q) 
                                        | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq)) 
                                       | (0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)))));
        tracep->fullQData(oldp+4515,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_req_addr[0]),34);
        tracep->fullQData(oldp+4517,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_req_addr[1]),34);
        tracep->fullCData(oldp+4519,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_priv_lvl
                                     [0U]),2);
        tracep->fullCData(oldp+4520,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_pmp__DOT__pmp_priv_lvl
                                     [1U]),2);
        tracep->fullBit(oldp+4521,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_raw) 
                                      & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_in_ready)) 
                                     & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set))) 
                                    | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                       & (~ ((~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__stall) 
                                                 | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__retain_id))) 
                                             | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id)))))));
        tracep->fullBit(oldp+4522,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                          & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                              ? (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                                  >> 1U) 
                                                 & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))
                                              : (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                                 & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q))))))));
        tracep->fullIData(oldp+4523,(((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_pc_mux_id))
                                       ? 0U : ((1U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_pc_mux_id))
                                                ? (
                                                   (0xffffff00U 
                                                    & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q) 
                                                   | (0x7cU 
                                                      & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_cause) 
                                                         << 2U)))
                                                : (0xffffff00U 
                                                   & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q)))),32);
        tracep->fullIData(oldp+4524,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set)
                                        ? (0xfffffffeU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                        : (0xfffffffcU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fetch_addr_q)) 
                                      + (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_new_req) 
                                          & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req_q))) 
                                         << 2U))),32);
        tracep->fullIData(oldp+4525,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set)
                                       ? (0xfffffffeU 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                       : 0U)),32);
        tracep->fullIData(oldp+4526,(((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                       ? ((0xffff0000U 
                                           & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[1U] 
                                              << 0x10U)) 
                                          | (0xffffU 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
                                                >> 0x10U)))
                                       : ((0xffff0000U 
                                           & ((IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu 
                                                       >> 2U)) 
                                              << 0x10U)) 
                                          | (0xffffU 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
                                                >> 0x10U))))),32);
        tracep->fullBit(oldp+4527,((1U & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                           ? ((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                                >> 1U) 
                                               & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed))) 
                                              | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q))
                                           : (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                               & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q)) 
                                              | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                                 & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                                    | (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed)))))))));
        tracep->fullBit(oldp+4528,((1U & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                           ? (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                               >> 1U) 
                                              & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))
                                           : (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                               & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                              & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))))));
        tracep->fullIData(oldp+4529,((0x7fffffffU & 
                                      ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set)
                                        ? (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set)
                                             ? (0xfffffffeU 
                                                & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                             : 0U) 
                                           >> 1U) : 
                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                        + ((2U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                  << 1U)) 
                                           | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)))))),31);
        tracep->fullBit(oldp+4530,(0U));
        tracep->fullBit(oldp+4531,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_addr_incr_req) 
                                    | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec))));
        tracep->fullBit(oldp+4532,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))));
        tracep->fullBit(oldp+4533,(((3U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q)) 
                                    & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn) 
                                       | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn))))));
        tracep->fullIData(oldp+4534,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__div_en_id)
                                       ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_slow__DOT__multdiv_i__imd_val_q_i
                                                 [0U])
                                       : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext))),32);
        tracep->fullQData(oldp+4535,(((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_operator))
                                       ? ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__md_state_q))
                                           ? ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__md_state_q))
                                               ? (1ULL 
                                                  | ((QData)((IData)(
                                                                     (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_b_shift_q)))) 
                                                     << 1U))
                                               : ((1U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__md_state_q))
                                                   ? 
                                                  (1ULL 
                                                   | ((QData)((IData)(
                                                                      (~ (IData)(
                                                                                vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_slow__DOT__multdiv_i__imd_val_q_i
                                                                                [0U])))) 
                                                      << 1U))
                                                   : 
                                                  (1ULL 
                                                   | ((QData)((IData)(
                                                                      (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_b_shift_q)))) 
                                                      << 1U))))
                                           : ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__md_state_q))
                                               ? ((1U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__md_state_q))
                                                   ? 
                                                  (1ULL 
                                                   | ((QData)((IData)(
                                                                      (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_b_shift_q)))) 
                                                      << 1U))
                                                   : 
                                                  (1ULL 
                                                   | ((QData)((IData)(
                                                                      (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd))) 
                                                      << 1U)))
                                               : ((1U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__md_state_q))
                                                   ? 
                                                  (1ULL 
                                                   | ((QData)((IData)(
                                                                      (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_a_fwd))) 
                                                      << 1U))
                                                   : 
                                                  (1ULL 
                                                   | ((QData)((IData)(
                                                                      (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd))) 
                                                      << 1U)))))
                                       : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_operator))
                                           ? ((4U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__md_state_q))
                                               ? (((QData)((IData)(
                                                                   (1U 
                                                                    & ((IData)(
                                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_a_shift_q 
                                                                                >> 0x20U)) 
                                                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_b_shift_q))))) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    (~ 
                                                                     ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_a_shift_q) 
                                                                      & (- (IData)(
                                                                                (1U 
                                                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_b_shift_q)))))))))
                                               : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_a_bw_pp)
                                           : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__op_a_bw_pp))),33);
        tracep->fullBit(oldp+4537,(((6U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__md_state_q)) 
                                    | ((4U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__md_state_q)) 
                                       & ((0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_operator)) 
                                          | (1U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_operator)))))));
        tracep->fullQData(oldp+4538,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_sel)
                                       ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a
                                       : (1ULL | ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a)) 
                                                  << 1U)))),33);
        tracep->fullBit(oldp+4540,((1U & ((0x80000000U 
                                           & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                              ^ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b))
                                           ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                               >> 0x1fU) 
                                              ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed))
                                           : (~ (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 0x20U)))))));
        tracep->fullBit(oldp+4541,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__sign_a) 
                                     ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__sign_b)) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_slow__DOT__multdiv_i__DOT__div_by_zero_q)))));
        tracep->fullIData(oldp+4542,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_mtvec_init)
                                       ? 0xf1U : (0xf1U 
                                                  | (0xffffff00U 
                                                     & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)))),32);
        tracep->fullSData(oldp+4543,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_we)
                                       ? (0x1ffdU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)
                                       : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q))),13);
        tracep->fullBit(oldp+4544,(((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr) 
                                           >> 8U)) 
                                    > (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q))));
        tracep->fullBit(oldp+4545,(((3U == (3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr) 
                                                  >> 0xaU))) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wreq))));
        tracep->fullBit(oldp+4546,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_we_int) 
                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)) 
                                    & (0x7a0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr)))));
        tracep->fullCData(oldp+4547,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_we)
                                       ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_be)
                                       : 0xfU)),4);
        tracep->fullIData(oldp+4548,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_empty)
                                       ? 0U : (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__storage 
                                                       >> 
                                                       (0x20U 
                                                        & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                           << 5U)))))),32);
        tracep->fullBit(oldp+4549,((1U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                          & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__full_wclk))))));
        tracep->fullIData(oldp+4550,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> (0x20U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     << 5U))))),32);
        tracep->fullBit(oldp+4551,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellinp__dap__trst_ni));
        tracep->fullQData(oldp+4552,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage
                                     [(3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr))]),34);
        tracep->fullBit(oldp+4554,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__shift_ir)
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_q)
                                           : ((1U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                               ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_q
                                               : ((0x10U 
                                                   == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                                   ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__dtmcs_q
                                                   : 
                                                  ((0x11U 
                                                    == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                                    ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dr_q)
                                                    : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_q))))))));
        tracep->fullCData(oldp+4555,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__full_wclk)
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr))))))),3);
        tracep->fullCData(oldp+4556,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi) 
                                       == (4U ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr)))
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi))))))),3);
        tracep->fullBit(oldp+4557,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi) 
                                    == (4U ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr)))));
        tracep->fullCData(oldp+4558,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__full_wclk)
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr))))))),3);
        tracep->fullQData(oldp+4559,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty) 
                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rspfifo_wvalid))
                                       ? ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rdata_tlword)) 
                                          << 1U) : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage)),33);
        tracep->fullQData(oldp+4561,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT____Vcellout__err_resp__tl_h_o),52);
        tracep->fullIData(oldp+4563,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rdata_o 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rmask)),32);
        tracep->fullQData(oldp+4564,((0x1ffffffffULL 
                                      & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty) 
                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid))
                                          ? ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword)) 
                                             << 1U)
                                          : ((0x83U 
                                              >= (0xffU 
                                                  & ((IData)(0x21U) 
                                                     * 
                                                     (3U 
                                                      & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                              ? (((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                   ? 0ULL
                                                   : 
                                                  ((QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (7U 
                                                                     & (((IData)(0x21U) 
                                                                         * 
                                                                         (3U 
                                                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                        >> 5U)))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x21U) 
                                                        * 
                                                        (3U 
                                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                 | (((QData)((IData)(
                                                                     vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      (7U 
                                                                       & (((IData)(0x21U) 
                                                                           * 
                                                                           (3U 
                                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                          >> 5U)))])) 
                                                     << 
                                                     ((0U 
                                                       == 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (3U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                       ? 0x20U
                                                       : 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (3U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                    | ((QData)((IData)(
                                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                       (7U 
                                                                        & (((IData)(0x21U) 
                                                                            * 
                                                                            (3U 
                                                                             & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                           >> 5U))])) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (3U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))))
                                              : 0ULL)))),33);
        tracep->fullIData(oldp+4566,(vlTOPp->gpio_i),32);
        tracep->fullIData(oldp+4567,((((~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q) 
                                       & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d) 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[4U])),32);
        tracep->fullIData(oldp+4568,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q 
                                       & (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d)) 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[3U])),32);
        tracep->fullIData(oldp+4569,(((((((~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q) 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d) 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[4U]) 
                                        | ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q 
                                            & (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d)) 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[3U])) 
                                       | ((~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d) 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[1U])) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[2U]))),32);
        tracep->fullBit(oldp+4570,((1U & vlTOPp->gpio_i)));
        tracep->fullBit(oldp+4571,((1U & ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__stored_value_q)
                                           : vlTOPp->gpio_i))));
        tracep->fullBit(oldp+4572,((1U & (vlTOPp->gpio_i 
                                          >> 1U))));
        tracep->fullBit(oldp+4573,((1U & ((2U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 1U)))));
        tracep->fullBit(oldp+4574,((1U & (vlTOPp->gpio_i 
                                          >> 2U))));
        tracep->fullBit(oldp+4575,((1U & ((4U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 2U)))));
        tracep->fullBit(oldp+4576,((1U & (vlTOPp->gpio_i 
                                          >> 3U))));
        tracep->fullBit(oldp+4577,((1U & ((8U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 3U)))));
        tracep->fullBit(oldp+4578,((1U & (vlTOPp->gpio_i 
                                          >> 4U))));
        tracep->fullBit(oldp+4579,((1U & ((0x10U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 4U)))));
        tracep->fullBit(oldp+4580,((1U & (vlTOPp->gpio_i 
                                          >> 5U))));
        tracep->fullBit(oldp+4581,((1U & ((0x20U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 5U)))));
        tracep->fullBit(oldp+4582,((1U & (vlTOPp->gpio_i 
                                          >> 6U))));
        tracep->fullBit(oldp+4583,((1U & ((0x40U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 6U)))));
        tracep->fullBit(oldp+4584,((1U & (vlTOPp->gpio_i 
                                          >> 7U))));
        tracep->fullBit(oldp+4585,((1U & ((0x80U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 7U)))));
        tracep->fullBit(oldp+4586,((1U & (vlTOPp->gpio_i 
                                          >> 8U))));
        tracep->fullBit(oldp+4587,((1U & ((0x100U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 8U)))));
        tracep->fullBit(oldp+4588,((1U & (vlTOPp->gpio_i 
                                          >> 9U))));
        tracep->fullBit(oldp+4589,((1U & ((0x200U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 9U)))));
        tracep->fullBit(oldp+4590,((1U & (vlTOPp->gpio_i 
                                          >> 0xaU))));
        tracep->fullBit(oldp+4591,((1U & ((0x400U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xaU)))));
        tracep->fullBit(oldp+4592,((1U & (vlTOPp->gpio_i 
                                          >> 0xbU))));
        tracep->fullBit(oldp+4593,((1U & ((0x800U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xbU)))));
        tracep->fullBit(oldp+4594,((1U & (vlTOPp->gpio_i 
                                          >> 0xcU))));
        tracep->fullBit(oldp+4595,((1U & ((0x1000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xcU)))));
        tracep->fullBit(oldp+4596,((1U & (vlTOPp->gpio_i 
                                          >> 0xdU))));
        tracep->fullBit(oldp+4597,((1U & ((0x2000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xdU)))));
        tracep->fullBit(oldp+4598,((1U & (vlTOPp->gpio_i 
                                          >> 0xeU))));
        tracep->fullBit(oldp+4599,((1U & ((0x4000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xeU)))));
        tracep->fullBit(oldp+4600,((1U & (vlTOPp->gpio_i 
                                          >> 0xfU))));
        tracep->fullBit(oldp+4601,((1U & ((0x8000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xfU)))));
        tracep->fullBit(oldp+4602,((1U & (vlTOPp->gpio_i 
                                          >> 0x10U))));
        tracep->fullBit(oldp+4603,((1U & ((0x10000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x10U)))));
        tracep->fullBit(oldp+4604,((1U & (vlTOPp->gpio_i 
                                          >> 0x11U))));
        tracep->fullBit(oldp+4605,((1U & ((0x20000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x11U)))));
        tracep->fullBit(oldp+4606,((1U & (vlTOPp->gpio_i 
                                          >> 0x12U))));
        tracep->fullBit(oldp+4607,((1U & ((0x40000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x12U)))));
        tracep->fullBit(oldp+4608,((1U & (vlTOPp->gpio_i 
                                          >> 0x13U))));
        tracep->fullBit(oldp+4609,((1U & ((0x80000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x13U)))));
        tracep->fullBit(oldp+4610,((1U & (vlTOPp->gpio_i 
                                          >> 0x14U))));
        tracep->fullBit(oldp+4611,((1U & ((0x100000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x14U)))));
        tracep->fullBit(oldp+4612,((1U & (vlTOPp->gpio_i 
                                          >> 0x15U))));
        tracep->fullBit(oldp+4613,((1U & ((0x200000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x15U)))));
        tracep->fullBit(oldp+4614,((1U & (vlTOPp->gpio_i 
                                          >> 0x16U))));
        tracep->fullBit(oldp+4615,((1U & ((0x400000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x16U)))));
        tracep->fullBit(oldp+4616,((1U & (vlTOPp->gpio_i 
                                          >> 0x17U))));
        tracep->fullBit(oldp+4617,((1U & ((0x800000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x17U)))));
        tracep->fullBit(oldp+4618,((1U & (vlTOPp->gpio_i 
                                          >> 0x18U))));
        tracep->fullBit(oldp+4619,((1U & ((0x1000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x18U)))));
        tracep->fullBit(oldp+4620,((1U & (vlTOPp->gpio_i 
                                          >> 0x19U))));
        tracep->fullBit(oldp+4621,((1U & ((0x2000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x19U)))));
        tracep->fullBit(oldp+4622,((1U & (vlTOPp->gpio_i 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+4623,((1U & ((0x4000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1aU)))));
        tracep->fullBit(oldp+4624,((1U & (vlTOPp->gpio_i 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+4625,((1U & ((0x8000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1bU)))));
        tracep->fullBit(oldp+4626,((1U & (vlTOPp->gpio_i 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+4627,((1U & ((0x10000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1cU)))));
        tracep->fullBit(oldp+4628,((1U & (vlTOPp->gpio_i 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+4629,((1U & ((0x20000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1dU)))));
        tracep->fullBit(oldp+4630,((1U & (vlTOPp->gpio_i 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+4631,((1U & ((0x40000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1eU)))));
        tracep->fullBit(oldp+4632,((1U & (vlTOPp->gpio_i 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+4633,((1U & ((0x80000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1fU)))));
        tracep->fullBit(oldp+4634,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_Data_R));
        tracep->fullBit(oldp+4635,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_Data));
        tracep->fullIData(oldp+4636,(((IData)(vlTOPp->reset_ni)
                                       ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__tlul_data
                                       : 0U)),32);
        tracep->fullIData(oldp+4637,((((IData)(vlTOPp->reset_ni)
                                        ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__tlul_data
                                        : 0U) & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rmask)),32);
        tracep->fullQData(oldp+4638,((0x1ffffffffULL 
                                      & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty) 
                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rspfifo_wvalid))
                                          ? ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rdata_tlword)) 
                                             << 1U)
                                          : ((0x41U 
                                              >= (0x7fU 
                                                  & ((IData)(0x21U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                              ? (((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                   ? 0ULL
                                                   : 
                                                  ((QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (3U 
                                                                     & (((IData)(0x21U) 
                                                                         * 
                                                                         (1U 
                                                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                        >> 5U)))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x21U) 
                                                        * 
                                                        (1U 
                                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                 | (((QData)((IData)(
                                                                     vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      (3U 
                                                                       & (((IData)(0x21U) 
                                                                           * 
                                                                           (1U 
                                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                          >> 5U)))])) 
                                                     << 
                                                     ((0U 
                                                       == 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (1U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                       ? 0x20U
                                                       : 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (1U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                    | ((QData)((IData)(
                                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                       (3U 
                                                                        & (((IData)(0x21U) 
                                                                            * 
                                                                            (1U 
                                                                             & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                           >> 5U))])) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (1U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))))
                                              : 0ULL)))),33);
        tracep->fullIData(oldp+4640,(0x4f5484dU),32);
        tracep->fullBit(oldp+4641,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__uart_rx_i));
        tracep->fullBit(oldp+4642,(1U));
        tracep->fullIData(oldp+4643,(0U),32);
        tracep->fullBit(oldp+4644,(0U));
        tracep->fullSData(oldp+4645,(0U),15);
        tracep->fullBit(oldp+4646,(1U));
        tracep->fullIData(oldp+4647,(0U),32);
        tracep->fullIData(oldp+4648,(0x10U),32);
        tracep->fullIData(oldp+4649,(0xaU),32);
        tracep->fullIData(oldp+4650,(0x20U),32);
        tracep->fullBit(oldp+4651,(0U));
        tracep->fullIData(oldp+4652,(1U),32);
        tracep->fullIData(oldp+4653,(0U),32);
        tracep->fullIData(oldp+4654,(0U),32);
        tracep->fullIData(oldp+4655,(2U),32);
        tracep->fullIData(oldp+4656,(0U),32);
        tracep->fullCData(oldp+4657,(0U),8);
        tracep->fullIData(oldp+4658,(3U),32);
        tracep->fullIData(oldp+4659,(1U),32);
        tracep->fullIData(oldp+4660,(0U),32);
        tracep->fullIData(oldp+4661,(1U),32);
        tracep->fullIData(oldp+4662,(0U),32);
        tracep->fullIData(oldp+4663,(1U),32);
        tracep->fullIData(oldp+4664,(0U),32);
        tracep->fullCData(oldp+4665,(0U),2);
        tracep->fullIData(oldp+4666,(0U),32);
        tracep->fullCData(oldp+4667,(0U),6);
        tracep->fullIData(oldp+4668,(1U),32);
        tracep->fullIData(oldp+4669,(1U),32);
        tracep->fullIData(oldp+4670,(0x40101104U),32);
        tracep->fullCData(oldp+4671,(0x10U),6);
        tracep->fullIData(oldp+4672,(0x40000003U),32);
        tracep->fullCData(oldp+4673,(4U),3);
        tracep->fullIData(oldp+4674,(0x20U),32);
        tracep->fullIData(oldp+4675,(0x1fU),32);
        tracep->fullIData(oldp+4676,(6U),32);
        tracep->fullCData(oldp+4677,(0x10U),6);
        tracep->fullIData(oldp+4678,(0U),32);
        tracep->fullIData(oldp+4679,(0x12U),32);
        tracep->fullIData(oldp+4680,(0U),18);
        tracep->fullCData(oldp+4681,(0U),6);
        tracep->fullIData(oldp+4682,(1U),32);
        tracep->fullIData(oldp+4683,(0x40000003U),32);
        tracep->fullCData(oldp+4684,(4U),3);
        tracep->fullIData(oldp+4685,(0x40U),32);
        tracep->fullIData(oldp+4686,(0x20U),32);
        tracep->fullBit(oldp+4687,(0U));
        tracep->fullIData(oldp+4688,(5U),32);
        tracep->fullIData(oldp+4689,(0xffffffffU),32);
        tracep->fullCData(oldp+4690,(0xfU),4);
        tracep->fullIData(oldp+4691,(2U),32);
        tracep->fullIData(oldp+4692,(1U),32);
        tracep->fullBit(oldp+4693,(1U));
        tracep->fullIData(oldp+4694,(0x212380U),32);
        tracep->fullIData(oldp+4695,(0x1eU),32);
        tracep->fullIData(oldp+4696,(0x212380U),32);
        tracep->fullCData(oldp+4697,(5U),8);
        tracep->fullCData(oldp+4698,(0x27U),8);
        tracep->fullIData(oldp+4699,(0xcU),32);
        tracep->fullCData(oldp+4700,(0xaU),5);
        tracep->fullSData(oldp+4701,(0x380U),12);
        tracep->fullSData(oldp+4702,(0x387U),12);
        tracep->fullSData(oldp+4703,(0x360U),12);
        tracep->fullSData(oldp+4704,(0x37fU),12);
        tracep->fullSData(oldp+4705,(0x338U),12);
        tracep->fullSData(oldp+4706,(0x35fU),12);
        tracep->fullSData(oldp+4707,(0x300U),12);
        tracep->fullSData(oldp+4708,(0x400U),12);
        tracep->fullSData(oldp+4709,(0x7ffU),12);
        tracep->fullSData(oldp+4710,(0x100U),12);
        tracep->fullSData(oldp+4711,(0x104U),12);
        tracep->fullSData(oldp+4712,(0x108U),12);
        tracep->fullSData(oldp+4713,(0x10cU),12);
        tracep->fullIData(oldp+4714,(0x13U),32);
        __Vtemp1161[0U] = 0xc0006fU;
        __Vtemp1161[1U] = 0x7c0006fU;
        __Vtemp1161[2U] = 0x4c0006fU;
        __Vtemp1161[3U] = 0xff0000fU;
        __Vtemp1161[4U] = 0x7b241073U;
        __Vtemp1161[5U] = 0x7b351073U;
        __Vtemp1161[6U] = 0x517U;
        __Vtemp1161[7U] = 0xc55513U;
        __Vtemp1161[8U] = 0xc51513U;
        __Vtemp1161[9U] = 0xf1402473U;
        __Vtemp1161[0xaU] = 0x10852023U;
        __Vtemp1161[0xbU] = 0xa40433U;
        __Vtemp1161[0xcU] = 0x40044403U;
        __Vtemp1161[0xdU] = 0x147413U;
        __Vtemp1161[0xeU] = 0x2041c63U;
        __Vtemp1161[0xfU] = 0xf1402473U;
        __Vtemp1161[0x10U] = 0xa40433U;
        __Vtemp1161[0x11U] = 0x40044403U;
        __Vtemp1161[0x12U] = 0x247413U;
        __Vtemp1161[0x13U] = 0xfa041ce3U;
        __Vtemp1161[0x14U] = 0xfd5ff06fU;
        __Vtemp1161[0x15U] = 0x517U;
        __Vtemp1161[0x16U] = 0xc55513U;
        __Vtemp1161[0x17U] = 0xc51513U;
        __Vtemp1161[0x18U] = 0x10052623U;
        __Vtemp1161[0x19U] = 0x7b302573U;
        __Vtemp1161[0x1aU] = 0x7b202473U;
        __Vtemp1161[0x1bU] = 0x100073U;
        __Vtemp1161[0x1cU] = 0x10052223U;
        __Vtemp1161[0x1dU] = 0x7b302573U;
        __Vtemp1161[0x1eU] = 0x7b202473U;
        __Vtemp1161[0x1fU] = 0xa85ff06fU;
        __Vtemp1161[0x20U] = 0xf1402473U;
        __Vtemp1161[0x21U] = 0x10852423U;
        __Vtemp1161[0x22U] = 0x7b302573U;
        __Vtemp1161[0x23U] = 0x7b202473U;
        __Vtemp1161[0x24U] = 0x7b200073U;
        __Vtemp1161[0x25U] = 0U;
        tracep->fullWData(oldp+4715,(__Vtemp1161),1216);
        tracep->fullIData(oldp+4753,(0x29U),32);
        tracep->fullIData(oldp+4754,(4U),32);
        tracep->fullCData(oldp+4755,(3U),2);
        tracep->fullIData(oldp+4756,(3U),32);
        tracep->fullCData(oldp+4757,(0U),3);
        tracep->fullIData(oldp+4758,(0x22U),32);
        tracep->fullIData(oldp+4759,(0x1eU),32);
        tracep->fullIData(oldp+4760,(4U),32);
        tracep->fullIData(oldp+4761,(5U),32);
        tracep->fullIData(oldp+4762,(0xdU),32);
        tracep->fullIData(oldp+4763,(0x21U),32);
        tracep->fullIData(oldp+4764,(4U),32);
        tracep->fullIData(oldp+4765,(8U),32);
        tracep->fullIData(oldp+4766,(0xdU),32);
        tracep->fullIData(oldp+4767,(0x21U),32);
        tracep->fullQData(oldp+4768,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i),52);
        tracep->fullQData(oldp+4770,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i),52);
        tracep->fullQData(oldp+4772,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i),52);
        tracep->fullQData(oldp+4774,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i),52);
        tracep->fullQData(oldp+4776,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i),52);
        tracep->fullQData(oldp+4778,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i),52);
        tracep->fullQData(oldp+4780,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i),52);
        tracep->fullBit(oldp+4782,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__scanmode_i));
        tracep->fullCData(oldp+4783,(3U),2);
        tracep->fullCData(oldp+4784,(0U),4);
        tracep->fullCData(oldp+4785,(0U),8);
        tracep->fullIData(oldp+4786,(0x10000U),32);
        tracep->fullIData(oldp+4787,(0x11U),32);
        tracep->fullIData(oldp+4788,(2U),32);
        tracep->fullIData(oldp+4789,(0x56U),32);
        tracep->fullIData(oldp+4790,(0x33U),32);
        tracep->fullIData(oldp+4791,(9U),32);
        tracep->fullSData(oldp+4792,(0x1ffU),9);
        tracep->fullQData(oldp+4793,(0ULL),36);
        tracep->fullIData(oldp+4795,(9U),32);
        tracep->fullIData(oldp+4796,(0x58U),32);
        tracep->fullIData(oldp+4797,(0xcU),32);
        tracep->fullQData(oldp+4798,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_uart0_i),52);
        tracep->fullQData(oldp+4800,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_uart1_i),52);
        tracep->fullQData(oldp+4802,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_spi0_i),52);
        tracep->fullQData(oldp+4804,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_spi1_i),52);
        tracep->fullQData(oldp+4806,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_spi2_i),52);
        tracep->fullQData(oldp+4808,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_pwm_i),52);
        tracep->fullQData(oldp+4810,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_i2c0_i),52);
        tracep->fullQData(oldp+4812,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_i2c1_i),52);
        tracep->fullQData(oldp+4814,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_can0_i),52);
        tracep->fullQData(oldp+4816,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_can1_i),52);
        tracep->fullQData(oldp+4818,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_adc_i),52);
        tracep->fullQData(oldp+4820,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_qspi_i),52);
        tracep->fullBit(oldp+4822,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__scanmode_i));
        tracep->fullSData(oldp+4823,(0x1fffU),13);
        tracep->fullQData(oldp+4824,(0ULL),52);
        tracep->fullIData(oldp+4826,(0xdU),32);
        tracep->fullIData(oldp+4827,(6U),32);
        tracep->fullIData(oldp+4828,(0x573143U),24);
        tracep->fullSData(oldp+4829,(0x5257U),16);
        tracep->fullSData(oldp+4830,(0x524fU),16);
        tracep->fullCData(oldp+4831,(1U),2);
        tracep->fullCData(oldp+4832,(2U),2);
        tracep->fullSData(oldp+4833,(0x57U),16);
        tracep->fullCData(oldp+4834,(1U),3);
        tracep->fullCData(oldp+4835,(2U),3);
        tracep->fullCData(oldp+4836,(3U),3);
        tracep->fullCData(oldp+4837,(4U),3);
        tracep->fullIData(oldp+4838,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm__DOT__wdata),32);
        tracep->fullCData(oldp+4839,(0U),4);
        tracep->fullIData(oldp+4840,(0xaf35U),32);
        tracep->fullCData(oldp+4841,(0U),4);
        tracep->fullCData(oldp+4842,(0U),2);
        tracep->fullCData(oldp+4843,(2U),4);
        tracep->fullCData(oldp+4844,(8U),5);
        tracep->fullQData(oldp+4845,(0x800ULL),64);
        tracep->fullQData(oldp+4847,(0x804ULL),64);
        tracep->fullQData(oldp+4849,(0x808ULL),64);
        tracep->fullIData(oldp+4851,(0x40060000U),32);
        tracep->fullIData(oldp+4852,(0x40070000U),32);
        tracep->fullIData(oldp+4853,(0x40080000U),32);
        tracep->fullIData(oldp+4854,(0x40090000U),32);
        tracep->fullIData(oldp+4855,(0x400a0000U),32);
        tracep->fullIData(oldp+4856,(0x400b0000U),32);
        tracep->fullIData(oldp+4857,(0x400c0000U),32);
        tracep->fullIData(oldp+4858,(0x400d0000U),32);
        tracep->fullIData(oldp+4859,(0x400e0000U),32);
        tracep->fullIData(oldp+4860,(0x400f0000U),32);
        tracep->fullIData(oldp+4861,(0x40100000U),32);
        tracep->fullIData(oldp+4862,(0x40200000U),32);
        tracep->fullIData(oldp+4863,(0x40300000U),32);
        tracep->fullIData(oldp+4864,(0xffffU),32);
        tracep->fullIData(oldp+4865,(0xfffU),32);
        tracep->fullIData(oldp+4866,(0x10040000U),32);
        tracep->fullIData(oldp+4867,(0x10000000U),32);
        tracep->fullIData(oldp+4868,(0x10080000U),32);
        tracep->fullIData(oldp+4869,(0x40000000U),32);
        tracep->fullIData(oldp+4870,(0x40010000U),32);
        tracep->fullIData(oldp+4871,(0x40020000U),32);
        tracep->fullIData(oldp+4872,(0x40030000U),32);
        tracep->fullIData(oldp+4873,(0x40040000U),32);
        tracep->fullIData(oldp+4874,(0x40050000U),32);
        tracep->fullIData(oldp+4875,(0xbU),32);
        tracep->fullIData(oldp+4876,(8U),32);
        tracep->fullBit(oldp+4877,(0U));
        tracep->fullIData(oldp+4878,(0x55U),32);
        tracep->fullBit(oldp+4879,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i))));
        tracep->fullBit(oldp+4880,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4881,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4883,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i))));
        tracep->fullBit(oldp+4884,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4885,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4887,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i))));
        tracep->fullBit(oldp+4888,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4889,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4891,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i))));
        tracep->fullBit(oldp+4892,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4893,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4895,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i))));
        tracep->fullBit(oldp+4896,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4897,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4899,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i))));
        tracep->fullBit(oldp+4900,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4901,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4903,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i))));
        tracep->fullBit(oldp+4904,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4905,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullCData(oldp+4907,(4U),6);
        tracep->fullCData(oldp+4908,(8U),6);
        tracep->fullCData(oldp+4909,(0xcU),6);
        tracep->fullCData(oldp+4910,(0x10U),6);
        tracep->fullCData(oldp+4911,(0x14U),6);
        tracep->fullCData(oldp+4912,(0x18U),6);
        tracep->fullCData(oldp+4913,(0x1cU),6);
        tracep->fullCData(oldp+4914,(0x20U),6);
        tracep->fullCData(oldp+4915,(0x24U),6);
        tracep->fullCData(oldp+4916,(0x28U),6);
        tracep->fullCData(oldp+4917,(0x2cU),6);
        tracep->fullCData(oldp+4918,(0x30U),6);
        tracep->fullCData(oldp+4919,(0x34U),6);
        tracep->fullCData(oldp+4920,(0x38U),6);
        tracep->fullSData(oldp+4921,(0x3a0U),12);
        tracep->fullSData(oldp+4922,(0x3b0U),12);
        tracep->fullIData(oldp+4923,(7U),32);
        tracep->fullIData(oldp+4924,(0xbU),32);
        tracep->fullIData(oldp+4925,(0x11U),32);
        tracep->fullIData(oldp+4926,(0x15U),32);
        tracep->fullIData(oldp+4927,(0x505043U),24);
        __Vtemp1162[0U] = 1U;
        __Vtemp1162[1U] = 0U;
        __Vtemp1162[2U] = 0U;
        tracep->fullWData(oldp+4928,(__Vtemp1162),86);
        tracep->fullQData(oldp+4931,(1ULL),52);
    }
}
