<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang xml:lang>
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Vector FIR</title>
  <style>
code{white-space: pre-wrap;}
span.smallcaps{font-variant: small-caps;}
div.columns{display: flex; gap: min(4vw, 1.5em);}
div.column{flex: auto; overflow-x: auto;}
div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
ul.task-list{list-style: none;}
ul.task-list li input[type="checkbox"] {
width: 0.8em;
margin: 0 0.8em 0.2em -1.6em;
vertical-align: middle;
}
.display.math{display: block; text-align: center; margin: 0.5rem auto;}
</style>
  <style type="text/css">body {font-family: arial, helvetica, sans-serif;font-size: 10pt;font-weight: normal;}#title-block-header {display:none;}.level1{margin-left: 0px;}.level2{margin-left: 0px;}.level3{margin-left: 15px;}.level4{margin-left: 15px;}h4 {color:#c06838;}.level5{margin-left: 15px;}.level6{margin-left: 15px;}table {border-spacing: 2px;display: block;font-size: 14px;overflow: auto;width: 100%;margin-bottom: 16px;border-spacing: 0;border-collapse: collapse;}td {padding: 6px 13px;border: 1px solid #dfe2e5;}th {font-weight: 600;padding: 6px 13px;border: 1px solid #dfe2e5;}tr {background-color: #fff;border-top: 1px solid #c6cbd1;}table tr:nth-child(2n) {background-color: #f6f8fa;}.noteBox::before{content: "NOTE:";font-weight: bold;font-size: 11pt;color: #0096C7;}.noteBox{border: 2px solid;border-radius: 5px;padding: 10px;margin: 10px 0;width: 80%;border-color: #0096C7;background-color: rgba(0, 150, 199, 0.1);}</style>
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title">Vector FIR</h1>
</header>
<section id="vector-fir" class="level1">
<h1>Vector FIR</h1>
<p>The Vector FIR block supports FIR filtering for vector type
inputs.</p>
<p><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAARIAAADrCAYAAACl3RlGAAAACXBIWXMAAA7EAAAOxAGVKw4bAAAf0klEQVR4nO3deUCUBd7A8e8MM4iiaQgjSKRtW64bSrplWW6p6HqkpmZqbRZuVppXr1dt6qaZm2d5ROp2eKSl2bre2oGmmJX3gWaWipoCw33DXM/7Bw6BzMDAwznz+/yTzcxzAPL1eZ6Z+Y1GURQFIYRQQVvTOyCEqPt0pd2p0Wiqaz+EEHWAsxOYUkMCcOBkfKXvjBCi7ukUFuj0vjJDUtYKhBDuzZWDCZdC4urKhBDuxdWDCLnYKoRQTUIihFBNQiKEUE1CIoRQTUIihFBNQiKEUE1CIoRQTUIihFBNQiKEUE1CIoRQTUIihFBNQiKEUE1CIoRQTUIihFBNQiKEUE1CIoRQTUIihFBNQiKEUE1CIoRQTUIihFBNQiKEUE1CIoRQTUIihFBNQiKEUE1CIoRQzeVP2nMnWq2GQL/6mC22mt4V4YbSskwe93fLI0Oi12lp3NC7pndDuLHEtLya3oVq5ZGnNvkmK1fis7ApNb0nQtQtiYmJDm/3yJAAZOdZuGbMRpGYCOGyrl27YjQaS9zusSEByMo181uixMQTPTmwL7+c/9np/bt2bKvQeiu6nDNrP17K5o2rK3WdRZ0+cYj0tBSXHx8TE0N4eHiJmHh0SACycsxcS8xG8axrY6IM70curtblasqubRtJS3U9JKGhoQ5j4vEhAcjMMXM9OUdi4uZmz5pB7x5deHnk82RmZgBw6dJF+vbuxsDHe9Pvse4kxMez8uMPOHbsKKNHjSA/L4/hzz5N/7496d71r3x3YL/T9duXe23iKKL37mb6pBG8NOwxrl6+wO5tnzP2+YG88tJgPl62AIBrV2MZ84/+vPLSYMY8P4DkpAQAovfuZvjgbvxr8ouc/+k0AKOe68uV2AsApCQZiRgc7nQ/zp4+xujhjzNx1FP8a/KL5OXlsvfr7by3cGbhYwZ0b8fpE4fYH7WTBW9NKdx2WaKiohzGREJyQ0a2ibgUOTJxV9evX2PH9i1s2/kNc+a9w8/nzhXcfu0aU6e/yaYtO+nTtz+frlvN8H+8QIB/AJHLPsSYaKTXY33ZvG03i5a+zzsL5jrdhn25OQuX4eXlxZXLF1m2eisNGzVm88Y1LP7gCxat+Jwzp45y8ddzJCbE8eLYf7Joxec8Gv4YOzavB2D54reYu2QNM+etIC01GYAefQYR9eVmAA58+yXdevZ3uh8LZr/KazPeYeGyzwgKDmHX1g0OH9fm3g60at2WSdPm0dS/mUvfR4PB4DAmEpIi0rPMxKfmyLM5buiX8z/Ttu29eHl5ccstjbknNBSA20JCWBa5hL8PfYIN6z8lNTW12HIGQzMO/XCQIYMeZ+a/ppa4vzStWrdBq/Xi/LnTXP/tMuNeeIIxzw8gKSmB679dpllQMBs++Q+vjnuWL7dvJCM9DYvFTG5ONobA5mg0Gtq2ewCA8B79id6zG4AD+76iW68BDrdptVpIS0kipMWdAISG3c8v52LK/f0qjcFgYP36gujFxMQwevRoz3wdSWnSMk1oAINffbQaTU3vjqgkiqJQ9MdptVoBmDH9dQYPeYrH+j7OZ+s+4aefzhRbbu2alei9vdnwxRauXLlMxLCnXN6mXl/vxn+9ufcvHXlz/n+K3T990gh69HmCR7r2ZueWDVz8teAoqeiO2mwF+9nolsY0v60FZ08fw2w2ERh0Wylfa9E/29BotDd97RaXvwZHjEYjQ4cOBQqumURGRsoRiSOpmSYSU/OwydM5buPOP97FqVMnsVqtJCcncyam4F9pozGe21u2xGq1sn3bZkwmEwAmc8F/ExISaNGiJQBb/vdfzDdud8bk4P477/ozP8UcJyur4LrM8sWzycxIJzkpkaDg27HZrOyL2oHFbEKn0+PtXQ9jQhw2m43jRw4Wrqdn3yd59+3XeTS8t9Pte3np8PMPIPbiLwCcOn6YVq3b4OvbiIz0gouq58/FFIZFo9VgNuWX9e0rZDQaCQ8PJyYmhtDQUKKiojAYDBISZ1Iy8klKy0eRmLiFkJDb6da9B906P8zkCeO4t117FEXhHyNeYszIF3h6yECeGRbBrh3bOH7sCKGhbenZ/VGeGDSYT9euYdCAPtwWEgLAqpUfOt1OaGhbhg74W7HbGje5lRGjpzDhpSG8HPE4UHCEMXBIBLOnj2fK2GH0GfA00d/u5qczJ3hp7OtMGDmYKWOfITjkjsK/gx3/Gs6132Lp0r1fqV/rpGnzWPDWZCaMHEpqciK9+g0hrP2DXL92hRmvjeLH7/ZQv4EvAGHtH2TapBGF4SmLo4gAaJRSflM0Gg0HTsbTKSyQAyfjXdqQu/Fv7EPTxvXQauU0R7gmKS2vSl4if/zIQbb+dy1vvP1+pa/bmaK/+53CAgFKRAQ89L025ZGUnodGo8HvFm+JiQBg755v+M/yyBK3PxfxPD1796mSbX70/nx+OBDF7Hc+BiA5KYG5MyaWeNw9Yffx3AuvVMk+gOOIgByRuKzZrT40uaWeXIAVZaqqI5KacPMRidFoJCAgoMTj5BqJixJS80jLNMk1E+HRHEUEJCTlkpCSS3qWWV5nIsRNJCTlFJecQ0a2CZu8AlaIQhKSCohLyiEzR05zhLCTkFTQ9aQcsnItMoJACCQkqlxLzCYr1ySvgBUeT0KigqLAtcQccvIsKHIFVngwLUBSUhLz5893Oo9ROKco8Jsxm9x8i1wzER5LC7By5UqmTJnidB6jKJ2iwFVjDrn5VjnNER5JCxAREeF0hFp5lDVfsrzzIe2i9+4u9zKL500nes8uDkZ/w/LFs0vcP6jnfU6XzcrKKHxzlatsisKVhGzyTTa5ACs8jhYKXq3mbIRaZSrvfEi7DZ8sr/A2H/prN0aOn1quZRo2vIX3V20p97YUReFyfBb5Zqu8zkR4lMI37dlHqNnfJhwe7nwmZFHRe3fz8bIFhLT4AwDtOzyMKT+fWVNHk5GeRm5ONqP+bzo6nY79UTu5GnuBGXOXsW3TOg4d3IfFYqZbz/4MfuZFh+vfvHE1P8WcYPb0cTRu0pQ77rybx/oXDJd5+vGHeX/VVjZvXO10XdF7dnHsyEFGjZ/GtEkjsNms3NUqtNSvKSsznTHPD2TV51H8Y0h3uvbox+VLv3Dt6mXeXrSKxk1udbqsoihcjsuiRWBDvL218t4c4RGKPWtz8zxGVziaL5mSkkinLj1Z/MEXvPrGQtZ8uLjYfMhb/QLQ67yJXLmZZau3smHtCmxO/gnv/+Rz3Ornz9RZS3g0vDcH9n0FQOzF8wQYgril8a0urWtf1A6a+htYEPkpDzzUxeEAGkc0Wg1/+OOfmDprCaFhf+GH76LKXMZ248jEbFbkNEd4hBJjBOzzGENDS/9XGyg2XxIonC/ZtKmB08cP8/XOTSgKZKQXn3Op1Wrx9vFhwqih+PjUJyM9jfy83MJhK86Eht3HpV9/xmwyEb13N52793G6rpvFXjzPn9u0B6BNu/vR4PqRwl1/Kvhe3OrnT3ZmpkvLFMQkk5ZBDdHrtGjkyES4sRIhKTqP0SUO5ktu27QOvV7PgshPibt+lWkTny+2yKULP/Pl9o0sX7MdnU5f6oXP4pvScP+Dj3D00AEO7v+a2Qs/cnldBTM7NYV/VnD9UMFL61VsPa6y2hRi47Jp2dy3ICbliJcQdUmxU5ub5zGWxdl8yeRkI0HBtwOw96ttWMxm4Pf5kMlJRgIMQeh0ek4c+Z7UlCTMNx7jSNH7Hg3vzdc7N6HT6fHzN7i8rttb3snZmOMAHP0xusyvrbJYbTYux2VhkdMc4cYKQ+JoqKsrHM2X7N5rADu2rGfCyKE0CwoGYMsXawrnQzZu4kdmRhrjXxjE4R/306vfEBbNdf7Myh9b3cPIZwsmT7W7/yEOff8tj3Z7DIC293ZwaV2du/cl4fpvjB7+OEcPHaBBGadRlcliVbgUn4nFaqMcB0JC1BkaRVGUxMREunbtWmKoq0xIq1w6nYY7AhvhpdPKSY4bc+cJac5O7XUAq1atcjgZujod+v5bvlhXcjp3v0HD6NS5h1ts02JRuBSXxR3NG+Gl1SDXX4W70AEMHz4cKHiFq7NRalWtQ8fOdOjY2e23abHaiI3LpGVQI3RaDXJoItyBFsDf35/JkyfXWEQ8jdli43JcJla5+irchIwRqCEmS8GRidUqMRF1n4SkBpnMNmLjs7DJLBNRx0lIapjJbP09JtITUUdJSGqBfJOVy/FZ8jEXos6SkNQSefaYyPgBUQdJSGqRPJOFKwmZEhNR50hIapncfCtXjZlymiPqlBLv/hU1Lyev4DSnUX358dj5N/Gp6V0QpZC/qbVUXr6FvHxLTe9GrSIxqb3k1EYIoZqERAihmoRECKGahEQIoZqERAihmoSklqrn7YVWK8NKRN0gIamFGvjo+EPzRgT6NajpXRHCJRKSWqaBj46QZg0BMFusNbw3QrhGQlKL2CMiZzSirpGQ1BISEVGXSUhqAYmIqOskJDVMIiLcgYSkBklEhLuQkNQQiYhwJxKSGiAREe5GQlLNJCLCHUlIqpFERLgrCUk1kYgIdyYhqQYSEeHuJCRVTCIiPIGEpApJRISnkJBUEYmI8CQSkiogERGeRkJSySQiwhNJSCqRRER4KglJJZGICE8mIakEEhHh6SQkKklEhCdJTEx0eLuERAWJiPA0Xbt2xWg0lrhdQlJBEhH3cuTwIUYMH+b0/rjr1zlx/Gi515tojOPcmZPlWiZ6zy4Wz5tOVlYGL0c8XuL+tR8vZfPG1eXeF0dOnzhEelqKy4+PiYkhPDy8REwkJBUgEfE8Bw9Gc/z4sXIvd/LoD5w7e6JC22zY8BbeX7WlQsu6ate2jaSluh6S0NBQhzHRVcXOuTOJiPu4dPECL46IoHnzYJo1a1Z4+4J5/2bvnm8wm80MfGIwfx/2HPPn/hu9Xk/LlndgMpl4d+FcvL3rERTUnGX/+RittuS/ydnZmaxcsRCdTk9aajJXL19i+uylAMyZMYGHHumGTqdnzYeL0eu98TcEMn32e4XLZ2WmM+b5gaz6PIrovbv5eNkCQlr8AYD2HR52+nWdPX2MyHdm4uPTAN+GjXh91mK+j47izKmjjJn4BgADurfjzfkr2B+1k6uxF5gxdxlN/Zs5XaddVFQU4eHhhTGJiorCYDDIEUl5SETcy5JFC3lx5MusXrse/4AAAGw2G3pvb7bvimLnl3tZFrkEX9+GDH36Gf4x4iW6dO1GSnIyK1d/xtYdX5Gbl8uRw4ccrt/XtxG9+g1hwJAI/h4xhlPHf8Rms2Kz2Th+5CAPPNyVtNQUZi34gKUfbSI/L48zpxyfPi1f/BZzl6xh5rwVpKUml/p1LZj9Kq/NeIeFyz4jKDiEXVs3OHxcm3s70Kp1WyZNm+dSRAAMBgNRUVEljkzkiMRFEhH38/PPPzHulYkAdHyoE+d//hmtVkt9n/oMGtCH+g0akJqaSm5uTrHlmgcHM37sSPTe3pyNOU2qC6cGem9v/hzajpiTR9BqvWjVui316vlgaBbEnBkT0ev1XDh/lsyMtBLLWixmcnOyMQQ2B6BtuwecbsdqtZCWkkRIizsBCA27n++jv+H+jp1d/baUyWAwsH79+sKYjB49WkLiComIe1IUBTQFP1SrteDjUc/9dJYN6z9l99ffotfruTf07hLLjR8zkt1f7yMwKIjRo0a4vL1Huz3Gd/u+Ao2GLt37AgWnOMs/2Y5/QCCzp49zvrDm9798NlvpH+WqKEX/bEOj0RZdHKvV4vI+O2I0Ghk6dChQcM0kMjJSTm3KIhFxX3+8626OHT0MwP5v9wJgNCYQ1Lw5er2e7w5Ek5iUiMlkQqvRYsrPx2w2k5OTjaFZM5KSkvguej9mk8npNjQabeH9HTuFc/LYjxw/9B0d/xpecKSRm4NfUwNpqckcP3wQs7nkunQ6Pd7e9TAmxBWeFjnj5aXDzz+A2Iu/AHDq+GFatW6Dr28jMtILjpzOn4spDItGq8Fsynf5e2Y0GguvkYSGhso1EldIRNzbuPETWbroHQY+3pu8/DwUReGBBzqSnpZK/7492fftHp566hn+OWUif7mvA0sWL2Tb1v/xxJND6d2jC/+cMoH/m/Qqb//7TbKzsxxu45427Vm3MpJvdm+mfgNfbm0agCEwGJ/6DdDp9Pyt90BejujHojlTeXbEeD6MnEe+g1/sl8a+zoSRg5ky9hmCQ+4oOJpyYtK0eSx4azITRg4lNTmRXv2GENb+Qa5fu8KM10bx43d7qN/AF4Cw9g8ybdKIwvCUxVFEADRKKXuk0Wg4cDKeTmGBHDgZ79KG3EVtiEhSWh6JaXk1twO1SEATH/yb+NT0brjEnX5uRX/3O4UFApSICMjTvw7VhoiIuiMhPp5Xxo0q/H+T2YbJbOWesPt47oVXqmSbyUkJzJ0xscTtVblNcBwRkJCUIBER5dUsMJDPPv9f4f9XxxFJU/9mzHtvbZVuw5E9e/YQcOOp8qLkGkkREhEhSucoIiAhKSQREaLiJCRIRIRQy+NDIhERQj2PDolERIjK4bEhkYgIUXk8MiQSESEql8eFRCIiROXzqJDUr+clERGiCnhUSBrW10tEhKgCHhUSIUTVkJAIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJNP2qvF6spn3VYGvc6L+JQcbDbnH44tai8JSS3nSTFJztCSb7I6vC8z14JfY2QwVS0lpzaixtkUuByf5TQiAHn5Fq4mZKLYqnHHhMskJKJG2RS4mpBFTp6lzMfm5Fm5nJCJTWJS60hIRI0pT0TscvOtXI7PKoiJXE6pNSQkokZUJCJ2eSYLl+MzsSlSktpCQiKqnZqI2OWZrMTGZ8mzPLWEhERUq8qIiF2+ycqluCysVolJTZOQiGpTmRGxM5mtxMZnYrUpcs2kBklIRLWoiojYmcw2Yq9nYrEpyGWTmiEhEVWuKiNiZ7LYiI0rODKRllQ/CYmoUtURETuzxcal65lYrTY5MqlmEhJRZaozInYWq41LcZlYJCbVSkIiqkRNRMTOYlEKYmKxISc61UNCIipdTUbEzmpViI3PxGyxocihSZWTkIhKVRsiYmexKsRez74Rk5reG/cmIRGVpjZFxM5qs3EpLguT2SYvqa9CWoCkpCTmz59PYmJiTe+PqKNqY0TsbLaC0xyTySbvHK4iWoCVK1cyZcoUunbtitForOl9EnVMbY6Inc2mcDk+C5PFKqc5VUALEBERQWhoKDExMYSHh1c4Jms/Xsrmjaud3n/6xCHS01LKvd7ovbsd3j5x1FNcvvRruZcrzVdf7mLWjOnlXs5T1YWI2NkUhdi4LPJMVjnNqWRagICAAKKioiolJqXZtW0jaanlD8mGT5ZXaHsVWe5vPXoxfcasCm3P09SliNgpSsGRSV6+VZ7NqUSFM1sNBgNRUVGEh4cXxsQV0Xt38/GyBYS0+AMA7Ts8jCk/n1lTR5ORnkZuTjaj/m86Op2O/VE7uRp7gRlzl7Ft0zoOHdyHxWKmW8/+DH7mRYfr37xxNT/FnGD29HFMnbWED96bw7HDBwkOaUl2diYA167G8vYbr6DTe2OxmJk5dznRe3cXLjd52nxmTR1NbnYGpvxcZrw5m4c7PeJwezu3b+XAgf38c+q/6NurOw//9RHi4+Lw8vLiPx85P9ryNHUxInaKonA1IZsQgy/163mhkUGwqhUb/nxzTFyxfPFbvLv8cwKaBTH+hUEApKQk0qlLT3o8NogL58/y3jszeXf5Blq1bsu4KbO41S8Avc6byJWbsdmsDH7sAQY9PQKttuSTSP2ffI61Hy1l6qwlGBPi2Be1kzX/3UtOTjaDetwHQGJCHC+O/Sdt2z3Axk8/ZMfm9Tw7YnzhcvFxv9GpS0+e+fszJFz7hX9Nfc1pSOy0Wi3nz59j09Zd+Pn50a1LJ65fv0bz5sEufV/cWV2OiJ1NUbhizOY2QwMa+OjQaiQmapSYIm8wGFi/fj2hoaFlLmyxmMnNycYQ2ByAtu0eAKBpUwOnjx/m652bUBTISE8ttpxWq8Xbx4cJo4bi41OfjPQ08vNyqd/At9TtXbn0C3e3boNW60XDhrdw592tAWgWFMx7C2eybmUkyUkJ3PuXh4otZ9+fF77agl6nITU11dHqS2gefBt+fn5AwelfRnq6x4fEHSJipygKvxmzCQ5oQMP63khLKq5ESIxGI0OHDnV9DUW++zZbwRTwbZvWodfrWRD5KXHXrzJt4vPFFrl04We+3L6R5Wu2o9PpGdTzPpc2pSgKGopur+C5vPfffZMefZ7gka692bllAxd/PVdsOfv+fLB6IzkZCUQMe8ql7Xl5eZXYvidzp4jYKQpcS8whOEBDw/o6NFKTCil2LmE0GgtPa1w5ItHp9Hh718OYEIfNZuP4kYMAJCcbCQq+HYC9X23DYjYDoNFqMJvySU4yEmAIQqfTc+LI96SmJGG+8RhH7PeFtLyT8+dOY7NZSU9L4dfzZwu2l5RIUPDt2GxW9kXtwGI2FVuu6P5s+d9/Md+4X7jOHSNiVxCTbDKyzfI6kwoqDMnNEYmKinJpBS+NfZ0JIwczZewzBIfcgaIodO81gB1b1jNh5FCaBRWcCmz5Yg1h7R9k2qQRNG7iR2ZGGuNfGMThH/fTq98QFs2d6nQbf2x1DyOf7UNg0G082CmcEU/1ZMHsV/nTn8NQFIWBQyKYPX08U8YOo8+Ap4n+djc/nTlRuJx9f54fNpDbQkIAWLXyQzXfN4/izhGxUxS4npRDRo4JGQNbfhpFUZTExES6du1aLCIGgwGNRsOBk/F0CgvkwMn4mt5X1QKa+HjUJ9dVBk+IyM2CmjagcUN9hU9zktLySEzLq+S9qhlFf/c7hQU6Pb3XAaxatapERKrboe+/5Yt1JY8S+g0aRqfOPSp9e5FLF3Egel+J2+fMf5cWLVpW+vbqIk+MCEBccg42pT5NGnnLszku0gEMHz4cKHiFa0BAQI3sSIeOnenQsXO1bW/02FcYPfaVatteXeOpEbFLSMkFRaFJo3po5XUmZdIB+Pv7M3ny5JreF1FLeHpE7BJS87ApGvxu8ZaYlEHGCIhiJCLFJablkpye7/FP/ZdFQiIKSUQcS0rPIzEtX97oB05HjUhIBCARKUtyeh6JqXkeHxNno0YkJMLjI1LWK6vt4yhSMvIxpuSWiMmPP3xPcnKy0+UTjXGcO3OyxO1ljd1wtlxlKu9oD2fTASQkHs7TI+KKouMoUjNNJKTkFnvR2obP1pKSnOR0+ZNHf+Dc2RPl3m5FlyuP8o72cDZqpMR7bYTn8NSImPLzmTZpBDablbta/f5WkIP7v2bNh4vR673xNwQyffZ7bP3vJyXGUWSkp2HKz+Gtt+ag99azY/sWfv31Fz74aA3NAgOLbSs7O5OVKxai0+lpflsL8vPyXBq7cXfrNsWWs5jNJfbN0bvlAc6ePkbkOzPx8WmAb8NGvD5rMd9HR3Hm1FHGTHwDgAHd2/Hm/BXFRns09W9W5vfu5lEj9tedyRGJh/LUiADsi9pBU38DCyI/5YGHumC68d6rtNQUZi34gKUfbSI/L48zp47S/8nnuNXPn6mzlhSOx1j8wRdMmraAOXP/TYcOHWkb1o6F7y4tEREAX99G9Oo3hAFDIujQsTPLF7/F3CVrmDlvBWmpBadDRdf76hsLWfPh4hLLOdo3ZxbMfpXXZrzDwmWfERQcwq6tGxw+rs29HWjVui2Tps1zKSLw+6iRm49M5IjEA3lyRABiL57nz23aA9Cm3f2F7yg3NAtizoyJ6PV6Lpw/S2ZGWrHlbh6PkZaawrWkbJe3W9GxG67sm53VaiEtJYmQFncCEBp2P99Hf8P9lfhiz6KjRmJiYhg9erSExNN4ekTgxjiKGy99VxSl8NP45syYwPJPtuMfEMjs6eNKLOdoPEZmjpk8UzkGSldg7IYr+1b86yv6ZxsajbbYrBWrVd3PvuiokdDQUCIjI+XUxpNIRArc3vJOzsYcB+Doj9HAjaOF3Bz8mhpIS03m+OGDheMmHI2jKDoew6bA1fg0p+8a1mi0mE2m8o/duLFcaft2My8vHX7+AcRe/AWAU8cP06p1G3x9G5GRXnBR9fy5mMKw2Ed7uMrRlAC5RuJBJCK/69y9LwnXf2P08Mc5eugADRr4otPp+Vvvgbwc0Y9Fc6by7IjxfBg5j9yc7BLjKByNx5gwJoLog8cA0OuK/1rd06Y961ZG8s3uzeUau2Ff7ttvdjjdN0cmTZvHgrcmM2HkUFKTE+nVbwhh7R/k+rUrzHhtFD9+t6dwGqF9tIc9PGVxFBG4MUbA2UIyRsA9SESqTz1vL8wWGzY3GWpy8xgBwOGUALlG4uYkItVn9vRxpN/0moz6DXyZOW9FpW8rOSmBuTMmlrj9nrD7eO6FqntXu7NRIx51RKLXaWnS0Lumd6NaZeWayc231vRuiDrq5iMSo9HocNSIRx2RmC02t5lcJURNcDavSC62CiFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVRz+SM77Z9ELoQQN3MpJO7wAeJCiKojpzZCCNU0iqIoTu/UaKpzX4QQtZyzXJR6alNKY4QQopCc2gghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFUk5AIIVSTkAghVJOQCCFU+3+6P8ht1LPAkAAAAABJRU5ErkJggg==" /></p>
<section id="description" class="level2">
<h2>Description</h2>
<p>This Vector FIR Compiler block provides a way to generate highly
parameterizable, area-efficient, high-performance FIR filters with an
AXI4-Stream-compliant interface.</p>
<section id="axi-ports-that-are-unique-to-this-block" class="level3">
<h3>AXI Ports that are Unique to this Block</h3>
<p>This block exposes the AXI CONFIG channel as a group of separate
ports based on sub-field names. The sub-field ports are described as
follows:</p>
<p>Configuration Channel Input Signals:</p>
<table>
<tbody>
<tr class="odd">
<td>config_tdata_fsel</td>
<td>A sub-field port that represents the fsel field in the Configuration
Channel vector. fsel is used to select the active filter set. This port
is exposed when the number of coefficient sets is greater than one.
Refer to the FIR Compiler LogiCORE IP Product Guide (<a href="https://docs.xilinx.com/access/sources/framemaker/map?isLatest=true&amp;ft:locale=en-US&amp;url=pg149-fir-compiler">PG149</a>)
starting on page 5 for an explanation of the bits in this field.</td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="parameters" class="level2">
<h2>Parameters</h2>
<section id="filter-specification-tab" class="level3">
<h3>Filter Specification tab</h3>
<p>Parameters specific to the Filter Specification tab are as
follows:</p>
<section id="filter-coefficients" class="level4">
<h4>Filter Coefficients</h4>
<section id="coefficient-vector" class="level5">
<h5>Coefficient Vector</h5>
<p>Specifies the coefficient vector as a single MATLAB row vector. The
number of taps is inferred from the length of the MATLAB row vector. If
multiple coefficient sets are specified, then each set is appended to
the previous set in the vector. It is possible to enter these
coefficients using the <a href="matlab:helpview(vmcHelp(&#39;name&#39;,&#39;Xilinx_FDATool_Interface_Block&#39;,&#39;category&#39;,&#39;UTIL&#39;))">FDATool</a>
block as well.</p>
</section>
<section id="number-of-coefficients-sets" class="level5">
<h5>Number of Coefficients Sets</h5>
<p>The number of sets of filter coefficients to be implemented. The
value specified must divide without remainder into the number of
coefficients.</p>
</section>
<section id="use-reloadable-coefficients" class="level5">
<h5>Use Reloadable Coefficients</h5>
<p>Check to add the coefficient reload ports to the block. The set of
data loaded into the reload channel will not take action until triggered
by a re-configuration synchronization event. Refer to the FIR Compiler
LogiCORE IP Product Guide (<a href="https://docs.xilinx.com/access/sources/framemaker/map?isLatest=true&amp;ft:locale=en-US&amp;url=pg149-fir-compiler">PG149</a>)
for a more detailed explanation of the RELOAD Channel interface timing.
This block supports the xlGetReloadOrder function. See the Model
Composer Utility function xlGetReloadOrder for details.</p>
</section>
</section>
<section id="filter-specification" class="level4">
<h4>Filter Specification</h4>
<section id="filter-type" class="level5">
<h5>Filter Type</h5>
<section id="single_rate" class="level6">
<h6>Single_Rate</h6>
<p>The data rate of the input and the output are the same.</p>
</section>
<section id="interpolation" class="level6">
<h6>Interpolation</h6>
<p>The data rate of the output is faster than the input by a factor
specified by the Interpolation Rate value.</p>
</section>
<section id="decimation" class="level6">
<h6>Decimation</h6>
<p>The data rate of the output is slower than the input by a factor
specified in the Decimation Rate Value.</p>
</section>
</section>
<section id="rate-change-type" class="level5">
<h5>Rate Change Type</h5>
<p>This field is applicable to Interpolation and Decimation filter
types. For Vector FIRs, only an Integer rate change is supported.</p>
</section>
<section id="interpolation-rate-value" class="level5">
<h5>Interpolation Rate Value</h5>
<p>This field is applicable to all Interpolation filter types and
Decimation filter types for Fractional Rate Change implementations. The
value provided in this field defines the up-sampling factor, or P for
Fixed Fractional Rate (P/Q) resampling filter implementations.</p>
</section>
<section id="decimation-rate-value" class="level5">
<h5>Decimation Rate Value</h5>
<p>This field is applicable to the all Decimation and Interpolation
filter types for Fractional Rate Change implementations. The value
provided in this field defines the down-sampling factor, or Q for Fixed
Fractional Rate (P/Q) resampling filter implementations.</p>
</section>
<section id="super-sample-rate-ssr" class="level5">
<h5>Super Sample Rate (SSR)</h5>
<p>This configurable GUI parameter is primarily used to control
processing of multiple data samples on every sample period. This blocks
enable 1-D vector support for the primary block operation.</p>
<ul>
<li>If the filter type is Interpolation, the output vector size (SSR
value on the output side) is equal to the SSR value on the input side
multiplied by Interpolation Rate Value.</li>
<li>If the filter type is Decimation, the output vector size is equal to
the SSR value on the input side divided by Decimation Rate Value.</li>
</ul>
</section>
</section>
</section>
<section id="implementation-tab" class="level3">
<h3>Implementation tab</h3>
<p>Parameters specific to the Implementation tab are as follows:</p>
<section id="coefficient-options" class="level4">
<h4>Coefficient Options</h4>
<section id="coefficient-type" class="level5">
<h5>Coefficient Type</h5>
<p>Specify Signed or Unsigned.</p>
</section>
<section id="quantization" class="level5">
<h5>Quantization</h5>
<p>Specifies the quantization method to be used for quantizing the
coefficients. This can be set to one of the following:</p>
<ul>
<li>Integer_Coefficients</li>
<li>Quantize_Only</li>
<li>Maximize_Dynamic_Range</li>
<li>Normalize_to_Centre_Coefficient</li>
</ul>
</section>
<section id="coefficient-width" class="level5">
<h5>Coefficient Width</h5>
<p>Specifies the number of bits used to represent the coefficients.</p>
</section>
<section id="best-precision-fractional-bits" class="level5">
<h5>Best Precision Fractional Bits</h5>
<p>When selected, the coefficient fractional width is automatically set
to maximize the precision of the specified filter coefficients.</p>
</section>
<section id="coefficient-fractional-bits" class="level5">
<h5>Coefficient Fractional Bits</h5>
<p>Specifies the binary point location in the coefficients datapath
options</p>
</section>
<section id="coefficients-structure" class="level5">
<h5>Coefficients Structure</h5>
<p>Specifies the coefficient structure. Depending on the coefficient
structure, optimizations are made in the core to reduce the amount of
hardware required to implement a particular filter configuration. The
selected structure can be any of the following:</p>
<ul>
<li>Inferred</li>
<li>Non-Symmetric</li>
<li>Symmetric</li>
</ul>
<p>The vector of coefficients specified must match the structure
specified unless Inferred from coefficients is selected in which case
the structure is determined automatically from these coefficients.</p>
</section>
</section>
<section id="datapath-options" class="level4">
<h4>Datapath Options</h4>
<section id="output-rounding-mode" class="level5">
<h5>Output Rounding Mode</h5>
<p>Choose one of the following:</p>
<ul>
<li>Full_Precision</li>
<li>Truncate_LSBs</li>
<li>Non_Symmetric_Rounding_Down</li>
<li>Non_Symmetric_Rounding_Up</li>
<li>Symmetric_Rounding_to_Zero</li>
<li>Symmetric_Rounding_to_Infinity</li>
<li>Convergent_Rounding_to_Even</li>
<li>Convergent_Rounding_to_Odd</li>
</ul>
</section>
<section id="output-width" class="level5">
<h5>Output Width</h5>
<p>Specify the output width. Edit box activated only if the Rounding
mode is set to a value other than Full_Precision.</p>
</section>
</section>
</section>
<section id="detailed-implementation-tab" class="level3">
<h3>Detailed Implementation tab</h3>
<p>Parameters specific to the Detailed Implementation tab are as
follows:</p>
<section id="filter-architecture" class="level4">
<h4>Filter Architecture</h4>
<p>The following two filter architectures are supported.</p>
<ul>
<li><p>Systolic_Multiply_Accumulate</p></li>
<li><p>Transpose_Multiply_Accumulate</p>
<p><strong>Note</strong>: When selecting the Transpose
Multiply-Accumulate architecture, these limitations apply:</p></li>
<li><p>Symmetry is not exploited. If the Coefficient Vector specified on
the Filter Specification tab is detected as symmetric, the FIR Compiler
7.2 block parameters dialog box will not allow you to select Transpose
Multiply Accumulate.</p></li>
<li><p>Multiple interleaved channels are not supported.</p></li>
</ul>
</section>
<section id="optimization-options" class="level4">
<h4>Optimization Options</h4>
<p>Specifies if the core is required to operate at maximum possible
speed (“Speed” option) or minimum area (“Area” option). The “Area”
option is the recommended default and will normally achieve the best
speed and area for the design, however in certain configurations, the
“Speed” setting might be required to improve performance at the expense
of overall resource usage (this setting normally adds pipeline registers
in critical paths).</p>
<section id="goal" class="level5">
<h5>Goal</h5>
<ul>
<li>Area</li>
<li>Speed</li>
<li>Custom</li>
</ul>
</section>
<section id="list" class="level5">
<h5>List</h5>
<p>A comma delimited list that specifies which optimizations are
implemented by the block. The optimizations are as follows.</p>
</section>
<section id="data_path_fanout" class="level5">
<h5>Data_Path_Fanout</h5>
<p>Adds additional pipeline registers on the data memory outputs to
minimize fan-out. Useful when implementing large data width filters
requiring multiple DSP slices per multiply-add unit.</p>
</section>
<section id="pre-adder_pipeline" class="level5">
<h5>Pre-Adder_Pipeline</h5>
<p>Pipelines the pre-adder when implemented using fabric resources. This
may occur when a large coefficient width is specified.</p>
</section>
<section id="coefficient_fanout" class="level5">
<h5>Coefficient_Fanout</h5>
<p>Adds additional pipeline registers on the coefficient memory outputs
to minimize fan-out. Useful for Parallel channels or large coefficient
width filters requiring multiple DSP slices per multiply-add unit.</p>
</section>
<section id="control_path_fanout" class="level5">
<h5>Control_Path_Fanout</h5>
<p>Adds additional pipeline registers to control logic when Parallel
channels have been specified.</p>
</section>
<section id="control_column_fanout" class="level5">
<h5>Control_Column_Fanout</h5>
<p>Adds additional pipeline registers to control logic when multiple DSP
columns are required to implement the filter.</p>
</section>
<section id="control_broadcast_fanout" class="level5">
<h5>Control_Broadcast_Fanout</h5>
<p>Adds additional pipeline registers to control logic for fully
parallel (one clock cycle per channel per input sample) symmetric filter
implementations.</p>
</section>
<section id="control_lut_pipeline" class="level5">
<h5>Control_LUT_Pipeline</h5>
<p>Pipelines the Look-up tables required to implement the control logic
for Advanced Channel sequences.</p>
</section>
<section id="no_bram_read_first_mode" class="level5">
<h5>No_BRAM_Read_First_Mode</h5>
<p>Specifies that Block RAM READ-FIRST mode should not be used.</p>
</section>
<section id="increased-speed" class="level5">
<h5>Increased speed</h5>
<p>Multiple DSP slice columns are required for non-symmetric filter
implementations.</p>
</section>
<section id="other" class="level5">
<h5>Other</h5>
<p>Miscellaneous optimizations.</p>
<p><strong>Note</strong>: All optimizations may be specified but are
only implemented when relevant to the core configuration.</p>
</section>
</section>
<section id="memory-options" class="level4">
<h4>Memory Options</h4>
<p>The memory type for MAC implementations can either be user-selected
or chosen automatically to suit the best implementation options. Note
that a choice of “Distributed” might result in a shift register
implementation where appropriate to the filter structure. Forcing the
RAM selection to be either Block or Distributed should be used with
caution, as inappropriate use can lead to inefficient resource usage -
the default Automatic mode is recommended for most applications.</p>
<section id="data-buffer-type" class="level5">
<h5>Data Buffer Type</h5>
<p>Specifies the type of memory used to store data samples.</p>
</section>
<section id="coefficient-buffer-type" class="level5">
<h5>Coefficient Buffer Type</h5>
<p>Specifies the type of memory used to store the coefficients.</p>
</section>
<section id="input-buffer-type" class="level5">
<h5>Input Buffer Type</h5>
<p>Specifies the type of memory to be used to implement the data input
buffer, where present.</p>
</section>
<section id="output-buffer-type" class="level5">
<h5>Output Buffer type</h5>
<p>Specifies the type of memory to be used to implement the data output
buffer, where present.</p>
</section>
<section id="preference-for-other-storage" class="level5">
<h5>Preference for other storage</h5>
<p>Specifies the type of memory to be used to implement general storage
in the datapath.</p>
</section>
</section>
<section id="dsp-slice-column-options" class="level4">
<h4>DSP Slice Column Options</h4>
<section id="multi-column-support" class="level5">
<h5>Multi-Column Support</h5>
<p>For device families with DSP slices, implementations of large high
speed filters might require chaining of DSP slice elements across
multiple columns. Where applicable (the feature is only enabled for
multi-column devices), you can select the method of folding the filter
structure across the multiple-columns, which can be Automatic (based on
the selected device for the project) or Custom (you select the length of
the first and subsequent columns).</p>
</section>
<section id="inter-column-pipe-length" class="level5">
<h5>Inter-Column Pipe Length</h5>
<p>Pipeline stages are required to connect between the columns, with the
level of pipelining required being depending on the required system
clock rate, the chosen device and other system-level parameters. The
choice of this parameter is always left for you to specify.</p>
</section>
</section>
</section>
<section id="interface-tab" class="level3">
<h3>Interface tab</h3>
<section id="data-channel-options" class="level4">
<h4>Data Channel Options</h4>
<section id="output-tready" class="level5">
<h5>Output TREADY</h5>
<p>This field enables the data_tready port. With this port enabled, the
block will support back-pressure. Without the port, back-pressure is not
supported, but resources are saved and performance is likely to be
higher.</p>
</section>
</section>
<section id="control-options" class="level4">
<h4>Control Options</h4>
<section id="aclken" class="level5">
<h5>ACLKEN</h5>
<p>Active-High clock enable. Available for MAC-based FIR
implementations.</p>
</section>
<section id="aresetn-active-low" class="level5">
<h5>ARESETn (active low)</h5>
<p>Active-low synchronous clear input that always takes priority over
ACLKEN. A minimum ARESETn active pulse of two cycles is required, since
the signal is internally registered for performance. A pulse of one
cycle resets the control and datapath of the core, but the response to
the pulse is not in the cycle immediately following.</p>
<p>Other parameters used by this block are explained in the topic <a href="matlab:helpview(vmcHelp(&#39;name&#39;,&#39;common-options&#39;,&#39;category&#39;,&#39;GEN&#39;))">Common
Options in Block Parameter Dialog Boxes</a>.</p>
</section>
</section>
</section>
</section>
<section id="logicore-documentation" class="level2">
<h2>LogiCORE™ Documentation</h2>
<p>FIR Compiler LogiCORE IP Product Guide (<a href="https://docs.xilinx.com/access/sources/framemaker/map?isLatest=true&amp;ft:locale=en-US&amp;url=pg149-fir-compiler">PG149</a>)</p>
</section>
</section>
</body>
</html>
