 
                              IC Compiler II (TM)

                  Version W-2024.09 for linux64 - Aug 26, 2024
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
icc2_shell> start_gui
icc2_shell> 
set PDK_PATH ./../ref
./../ref
create_lib -ref_lib $PDK_PATH/lib/ndm/saed32rvt_c.ndm RIPPLE_ADDER_LIBfinal
{RIPPLE_ADDER_LIBfinal}
read_verilog {./../DC/results/full_adder.mapped.v} -library RIPPLE_ADDER_LIBfinal -design ripple_adder -top ripple_adder
Information: Reading Verilog into new design 'ripple_adder' in library 'RIPPLE_ADDER_LIBfinal'. (VR-012)
Loading verilog file '/home/student/Downloads/RTL2GDSII/DC/results/full_adder.mapped.v'
Warning: Failed to find the specified top module 'ripple_adder'. (VR-005)
Number of modules read: 1
Top level ports: 15
Total ports in all modules: 15
Total nets in all modules: 32
Total instances in all modules: 22
Elapsed = 00:00:00.40, CPU = 00:00:00.00
1
initialize_floorplan  -core_utilization 0.6 -core_offset {3 3} -coincident_boundary false
[icc2-lic Mon Jun  9 00:24:21 2025] Command 'initialize_floorplan' requires licenses
[icc2-lic Mon Jun  9 00:24:21 2025] Sending authorization request for 'ICCompilerII'
[icc2-lic Mon Jun  9 00:24:21 2025] Authorization request for 'ICCompilerII' failed (-5)
[icc2-lic Mon Jun  9 00:24:21 2025] Sending authorization request for 'ICCompilerII-4'
[icc2-lic Mon Jun  9 00:24:21 2025] Authorization request for 'ICCompilerII-4' failed (-5)
[icc2-lic Mon Jun  9 00:24:21 2025] Sending authorization request for 'ICCompilerII-8'
[icc2-lic Mon Jun  9 00:24:21 2025] Authorization request for 'ICCompilerII-8' succeeded
[icc2-lic Mon Jun  9 00:24:21 2025] Sending authorization request for 'ICCompilerII-NX'
[icc2-lic Mon Jun  9 00:24:22 2025] Authorization request for 'ICCompilerII-NX' succeeded
[icc2-lic Mon Jun  9 00:24:22 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:24:22 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:22 2025] Count request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:22 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:24:22 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:22 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:22 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:22 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:22 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:22 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:22 2025] Count request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:22 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:24:23 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:23 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:23 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:23 2025] Check-out of alternate set of keys directly with queueing was successful
Using libraries: RIPPLE_ADDER_LIBfinal saed32rvt_c
Linking block RIPPLE_ADDER_LIBfinal:ripple_adder.design
Information: User units loaded from library 'saed32rvt_c' (LNK-040)
Design 'full_adder' was successfully linked.
Removing existing floorplan objects
Creating core...
Core utilization ratio = 67.35%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
set_individual_pin_constraints -ports [get_ports B] -sides 2 -pin_spacing_distance 3
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
1
place_pins -self
[icc2-lic Mon Jun  9 00:24:23 2025] Command 'place_pins' requires licenses
[icc2-lic Mon Jun  9 00:24:23 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:24:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:23 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:24:23 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:23 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:23 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:23 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:24:23 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:23 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:23 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:23 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-09 00:24:23 / Session:  00:02:35 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 469 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block full_adder on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block full_adder on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block full_adder on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block full_adder on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Number of block ports: 15
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 15
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-09 00:24:23 / Session:  00:02:35 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 470 MB (FLW-8100)
1
create_placement -floorplan  -effort high
[icc2-lic Mon Jun  9 00:24:23 2025] Command 'create_placement' requires licenses
[icc2-lic Mon Jun  9 00:24:23 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:24:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:23 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:24:23 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:23 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:23 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:23 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:24:23 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:23 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:23 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:23 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-06-09 00:24:23 / Session:  00:02:35 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 470 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: ict-chipin.sot.pdpu.ac.in
  No distributed processing
Command Option Settings Summary
  -floorplan -effort high
Info: starting to push down row track for sub-blocks.
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for ripple_adder, hor/vert channel sizes are 6.688/6.688
Placing top level std cells.
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Mon Jun  9 00:24:24 2025] Command 'report_placement' requires licenses
[icc2-lic Mon Jun  9 00:24:24 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:24:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:24 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:24:24 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:24 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:24 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:24 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:24:24 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:24 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:24 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:24 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : full_adder
Version: W-2024.09
Date   : Mon Jun  9 00:24:24 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design ripple_adder: 267.629 microns.
  wire length in design ripple_adder (see through blk pins): 267.629 microns.
  ------------------
  Total wire length: 267.629 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design ripple_adder:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design ripple_adder:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design ripple_adder: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view ripple_adder_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.51. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.18. (DPUI-903)
Information: Peak memory usage for create_placement : 579 MB. (DPUI-904)
Information: Ending   'create_placement' (FLW-8001)
Information: Time: 2025-06-09 00:24:24 / Session:  00:02:36 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 579 MB (FLW-8100)
1
save_block as ripple_adder8
Error: extra positional option 'ripple_adder8' (CMD-012)
Information: script '/tmp/icc2_shell-2.bDvecI'
                stopped at line 10 due to error. (CMD-081)
Extended error info:

    while executing
"save_block as ripple_adder8"
    (file "/tmp/icc2_shell-2.bDvecI" line 10)
 -- End Extended Error Info
#######################################################################################
## Power-planning - To build Power Delivery Network (PDN)
## #####################################################################################
#
############################################################################
### Step 1: to_create power/ground nets and to_connect power/ground nets :-
##############################################################################
#to create power nets
create_net -power {VDD}
{VDD}
create_net -ground {VSS}
{VSS}
## to connect power/ground_nets
#
connect_pg_net -all_blocks -automatic
Information: Connecting to PG and tie pins in automatic mode. (MV-396)
****************************************
Report : Power/Ground Connection Summary
Design : full_adder
Version: W-2024.09
Date   : Mon Jun  9 00:24:38 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/22
Ground net VSS                0/22
--------------------------------------------------------------------------------
Information: connections of 44 power/ground pin(s) are created or changed. (MV-382)

1
#################################################################################
### step 2: to create power and ground ring patterns
#################################################################################
###
#scenario1:
create_pg_ring_pattern core_ring_pattern -horizontal_layer M7 -horizontal_width .4 -horizontal_spacing .3 -vertical_layer M8 -vertical_width .4 -vertical_spacing .3
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern core_ring_pattern.
set_pg_strategy core_power_ring -core -pattern {{name : core_ring_pattern}{nets : {VDD VSS}}{offset : {.5 .5}}}
Successfully set PG strategy core_power_ring.
compile_pg -strategies core_power_ring
[icc2-lic Mon Jun  9 00:24:38 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  9 00:24:38 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:24:38 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:38 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:38 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:24:38 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:38 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:38 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_power_ring.
Loading library and design information.
Number of Standard Cells: 22
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_power_ring.
Checking 8 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 8 wires.
Committed 8 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
###############################################################################
### step 3: to create pg mesh pattern
################################################################################
create_pg_mesh_pattern mesh -layers { {{vertical_layer: M6}{width: .34} {spacing: interleaving}{pitch: 5} {offset: .5}} {{horizontal_layer: M7}{width: .38} {spacing: interleaving} {pitch: 5} {offset: .5}} {{vertical_layer: M8}{width: .38} {spacing: interleaving}{pitch: 5} {offset: .5}}}
Successfully create mesh pattern mesh.
1
set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {stop: innermost_ring}
Successfully set PG strategy core_mesh.
#set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {{{side: 1 2} {direction: L T} {stop: innermost_ring}}}
compile_pg -strategies core_mesh
[icc2-lic Mon Jun  9 00:24:38 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  9 00:24:38 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:24:38 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:38 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:38 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:24:38 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:38 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:38 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_mesh.
Loading library and design information.
Number of Standard Cells: 22
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies core_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies core_mesh .
Check and fix DRC for 18 wires for strategy core_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 12
Checking DRC for 12 wires: 0% 100%
Checking DRC for 6 wires: 0% 100%
Creating 18 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies core_mesh .
Working on strategy core_mesh.
Number of detected intersections: 36
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 36 stacked vias for strategy core_mesh.
Checking DRC for 36 stacked vias:: 0% 100%
Runtime of via DRC checking for strategy core_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 36 stacked vias.
Checking DRC for 36 stacked vias:: 0% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_mesh.
Checking 36 stacked vias: 0% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 36 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 18 wires.
Committed 72 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
###################################################
###step 4 : to create std cell power rail pattern
#######################################################
create_pg_std_cell_conn_pattern std_cell_rail -layers {M1} -rail_width 0.06
Successfully create standard cell rail pattern std_cell_rail.
set_pg_strategy rail_strat -core -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Successfully set PG strategy rail_strat.
compile_pg -strategies rail_strat
[icc2-lic Mon Jun  9 00:24:38 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  9 00:24:38 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:24:38 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:38 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:38 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:24:38 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:38 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:38 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:38 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 22
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 9 wires: 0% 100%
Creating 9 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 54 stacked vias.
Checking DRC for 54 stacked vias:: 0% 100%
27 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 27 stacked vias: 0% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 27 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 9 wires.
Committed 135 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
#compile_pg
##########################################################
### step 5 : To save block and Save lib
#############################################################
## "save_block"  will save block as the deign name (full_adder.design) by default
#
save_block
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Information: Saving block 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'
1
## "save_block -as <preferred name>" to save the block in user preferred name
##
## "save_lib" will save library as created already
save_lib
Saving library 'RIPPLE_ADDER_LIBfinal'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
####mode for placement
set mode1 "func"
func
set corner1 "nom"
nom
set scenario1 "${mode1}::${corner1}"
func::nom
remove_modes -all; remove_corners -all; remove_scenarios -all
1
create_mode $mode1
1
create_corner $corner1
1
create_scenario -name func::nom -mode func -corner nom
Created scenario func::nom for mode func and corner nom
All analysis types are activated.
{func::nom}
current_mode func
{func}
current_scenario func::nom
{func::nom}
source ./../CONSTRAINTS/full_adder.sdc
Information: Timer using 1 threads
1
#set_dont_use [get_lib_cells */FADD*]
#set_dont_use [get_lib_cells */HADD*]
#set_dont_use [get_lib_cells */AO*]
#set_dont_use [get_lib_cells */OA*]
set_dont_use [get_lib_cells */NAND*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X0_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X1_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X2_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X4_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X0_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X1_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X2_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X4_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X0_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X1_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
1
#set_dont_use [get_lib_cells */XOR*]
set_dont_use [get_lib_cells */NOR*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X0_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X1_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X2_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X4_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X0_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X1_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X2_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X4_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X0_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X1_RVT.timing' is set in the current block 'ripple_adder', because the actual library setting may not be overwritten. (ATTR-12)
1
#set_dont_use [get_lib_cells */XNOR*]
#set_dont_use [get_lib_cells */MUX*]
current_corner nom
{nom}
current_scenario func::nom
{func::nom}
set parasitic1 "p1"
p1
set tluplus_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
set layer_map_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
set parasitic2 "p2"
p2
set tluplus_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
set layer_map_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
read_parasitic_tech -tlup $tluplus_filep1 -layermap $layer_map_filep1 -name p1
1
read_parasitic_tech -tlup $tluplus_filep2 -layermap $layer_map_filep2 -name p2
1
set_parasitic_parameters -late_spec $parasitic1 -early_spec $parasitic2
1
set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
place_pins -self
[icc2-lic Mon Jun  9 00:24:43 2025] Command 'place_pins' requires licenses
[icc2-lic Mon Jun  9 00:24:43 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:24:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:43 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:24:43 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:43 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:43 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:43 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:24:43 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:43 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:43 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:43 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-09 00:24:43 / Session:  00:02:54 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 583 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block full_adder on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block full_adder on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block full_adder on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block full_adder on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
full_adder             M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell ripple_adder has duplicated redundant library pin shapes at {0.001 -1.368} {20.895 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ripple_adder has duplicated redundant library pin shapes at {0.001 -1.368} {20.895 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ripple_adder has duplicated redundant library pin shapes at {0.001 20.440} {20.895 20.744} on layer M2. (ZRT-625)
Warning: Master cell ripple_adder has duplicated redundant library pin shapes at {0.001 20.440} {20.895 20.744} on layer M2. (ZRT-625)
Warning: Master cell ripple_adder has duplicated redundant library pin shapes at {0.001 20.440} {20.895 20.744} on layer M2. (ZRT-625)
Warning: Master cell ripple_adder has duplicated redundant library pin shapes at {0.001 20.440} {20.895 20.744} on layer M2. (ZRT-625)
Warning: Master cell ripple_adder has duplicated redundant library pin shapes at {0.001 20.440} {20.895 20.744} on layer M2. (ZRT-625)
Warning: Master cell ripple_adder has duplicated redundant library pin shapes at {0.001 20.440} {20.895 20.744} on layer M2. (ZRT-625)
Warning: Master cell ripple_adder has duplicated redundant library pin shapes at {-1.368 0.001} {-1.064 19.375} on layer M3. (ZRT-625)
Warning: Master cell ripple_adder has duplicated redundant library pin shapes at {-1.368 0.001} {-1.064 19.375} on layer M3. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   52  Alloctr   53  Proc 4343 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,22.57um,21.05um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   57  Alloctr   57  Proc 4347 
Net statistics:
Total number of nets to route for block pin placement     = 17
Number of interface nets to route for block pin placement = 17
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 30, Total Half Perimeter Wire Length (HPWL) 345 microns
HPWL   0 ~   50 microns: Net Count       30     Total HPWL          345 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Build All Nets] Total (MB): Used   57  Alloctr   57  Proc 4349 
Number of partitions: 1 (1 x 1)
Size of partitions: 9 gCells x 9 gCells
Average gCell capacity  15.89    on layer (1)    M1
Average gCell capacity  16.46    on layer (2)    M2
Average gCell capacity  7.93     on layer (3)    M3
Average gCell capacity  8.11     on layer (4)    M4
Average gCell capacity  4.00     on layer (5)    M5
Average gCell capacity  3.96     on layer (6)    M6
Average gCell capacity  1.85     on layer (7)    M7
Average gCell capacity  1.99     on layer (8)    M8
Average gCell capacity  0.89     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 16.67         on layer (1)    M1
Average number of tracks per gCell 17.78         on layer (2)    M2
Average number of tracks per gCell 8.44  on layer (3)    M3
Average number of tracks per gCell 9.00  on layer (4)    M4
Average number of tracks per gCell 4.33  on layer (5)    M5
Average number of tracks per gCell 4.56  on layer (6)    M6
Average number of tracks per gCell 2.22  on layer (7)    M7
Average number of tracks per gCell 2.33  on layer (8)    M8
Average number of tracks per gCell 1.22  on layer (9)    M9
Average number of tracks per gCell 0.56  on layer (10)   MRDL
Number of gCells = 810
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   57  Proc 4349 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   57  Proc 4349 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    2 
[End of Build Data] Total (MB): Used   57  Alloctr   57  Proc 4349 
Number of partitions: 1 (1 x 1)
Size of partitions: 9 gCells x 9 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc   15 
[End of Blocked Pin Detection] Total (MB): Used   69  Alloctr   69  Proc 4365 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 9 gCells x 9 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   69  Alloctr   69  Proc 4365 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 88.50
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 39.33
Initial. Layer M3 wire length = 29.02
Initial. Layer M4 wire length = 20.16
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 28
Initial. Via VIA12SQ_C count = 15
Initial. Via VIA23SQ_C count = 9
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc   18 
[End of Whole Chip Routing] Total (MB): Used   69  Alloctr   69  Proc 4365 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   13  Proc   18 
[End of Global Routing] Total (MB): Used   69  Alloctr   69  Proc 4365 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 4365 
CPU Time for Global Route: 00:00:00.06u 00:00:00.01s 00:00:00.07e: 
Number of block ports: 15
Number of block pin locations assigned from router: 15
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 15
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.06u 00:00:00.01s 00:00:00.07e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-09 00:24:43 / Session:  00:02:54 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 647 MB (FLW-8100)
1
place_opt
[icc2-lic Mon Jun  9 00:24:43 2025] Command 'place_opt' requires licenses
[icc2-lic Mon Jun  9 00:24:43 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:24:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:43 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:24:43 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:43 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:43 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:43 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:24:43 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:43 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:43 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:43 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-06-09 00:24:43 / Session:  00:02:54 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 647 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner nom: no PVT mismatches. (PVT-032)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789247 ohm/um, via_r = 0.463951 ohm/cut, c = 0.063713 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.070971 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-06-09 00:24:43 / Session:  00:02:55 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 673 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-06-09 00:24:43 / Session:  00:02:55 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 673 MB (FLW-8100)
Information: The RC mode used is VR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69
Info: embedded eLpp will optimize for scenario func::nom
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp estimated wire length 
18.0461% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 466409
Total net wire length: 2.58454e+06
****** eLpp weights (no caps) (no lengths)
Number of nets: 32, of which 31 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.588235, average toggle rate = 0.0602148
Max non-clock toggle rate = 0.0792679
eLpp weight range = (0.453845, 9.76895)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 32
Amt power = 0.1
Non-default weight range: (0.945385, 5.8769)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates    0.0273282    0.588235   0.0602148    0.096854     5.04439
      Power Weights     0.453845     9.76895           1     1.60848     5.04439
      Final Weights     0.945385      5.8769       1.125    0.854091      5.3756
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'nom' for buffer aware analysis.
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 14 sequential cells for slack balancing.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 255.57
Information: Coarse placer active wire length estimate = 34.4961
Information: Coarse placer weighted wire length estimate = 410.271
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
START_CMD: optimize_dft        CPU:     23 s ( 0.01 hr) ELAPSE:    179 s ( 0.05 hr) MEM-PEAK:   730 Mb Mon Jun  9 00:24:46 2025
END_CMD: optimize_dft          CPU:     23 s ( 0.01 hr) ELAPSE:    179 s ( 0.05 hr) MEM-PEAK:   730 Mb Mon Jun  9 00:24:46 2025
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-06-09 00:24:46 / Session:  00:02:58 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 730 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2025-06-09 00:24:46 / Session:  00:02:58 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 730 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-06-09 00:24:46 / Session:  00:02:58 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 730 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-06-09 00:24:46 / Session:  00:02:58 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 730 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789247 ohm/um, via_r = 0.463951 ohm/cut, c = 0.063927 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0138 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
Total 0.0003 seconds to load 22 cell instances into cellmap, 22 cells are off site row
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6480, cell height 1.6720, cell area 6.0995 for total 22 placed and application fixed cells
Information: Current block utilization is '0.67350', effective utilization is '0.67347'. (OPT-055)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:58     0.000     0.000   134.188     2.250     0.000         0         0         0     0.000       730 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:59     0.000     0.000   134.188     2.250     0.000         0         0         0     0.000       842 

Corner Scaling is off, multiplier is 1.000000

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:02:59     0.000     0.000   134.188     2.250     0.000         0         0         0     0.000       852     0.010

Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
Collecting Drivers ...  
Design max_transition = 0.250
Design max_capacitance = inf
Using layer M4 for buffering distances
GRE layer bins: None, M2
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 9 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (1127.752930)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [4]  40% ...
    [5]  50% ...
    [6]  60% ...
    [7]  70% ...
    [8]  80% ...
    [9]  90% ...
    [9] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            0
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.06 sec ELAPSE 0 hr : 0 min : 0.06 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 886100 K / inuse 866668 K
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789247 ohm/um, via_r = 0.463951 ohm/cut, c = 0.063927 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:59     0.000     0.000   134.188     2.250     0.000         0         0         0     0.000       865 


    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:59     0.000     0.000   134.188     2.250     0.000         0         0         0     0.000       865 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-06-09 00:24:48 / Session:  00:02:59 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 865 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2025-06-09 00:24:48 / Session:  00:02:59 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 865 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-06-09 00:24:48 / Session:  00:02:59 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 865 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-06-09 00:24:48 / Session:  00:02:59 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 865 MB (FLW-8100)

Information: The net parasitics of block full_adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789247 ohm/um, via_r = 0.463951 ohm/cut, c = 0.063927 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:59     0.000     0.000   134.188     2.250     0.000         0         0         0     0.000       865 

Running initial optimization step.
Place-opt command begin                   CPU:    20 s (  0.01 hr )  ELAPSE:   180 s (  0.05 hr )  MEM-PEAK:   865 MB
Info: update em.

Place-opt timing update complete          CPU:    20 s (  0.01 hr )  ELAPSE:   180 s (  0.05 hr )  MEM-PEAK:   865 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        9     2.2500        0  369594624
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  369594624       134.19         22          0          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9        0  369594624       134.19         22
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:    21 s (  0.01 hr )  ELAPSE:   181 s (  0.05 hr )  MEM-PEAK:   880 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05       880

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
Total 0.0004 seconds to load 22 cell instances into cellmap, 22 cells are off site row
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6480, cell height 1.6720, cell area 6.0995 for total 22 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       880

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       880

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       880
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       880
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       880

Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4599 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell reg2_reg[3] is placed overlapping with other cells at {{10.123 14.199} {14.075 15.871}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   29  Proc 4599 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 4599 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 32
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 32, Total Half Perimeter Wire Length (HPWL) 297 microns
HPWL   0 ~   50 microns: Net Count       32     Total HPWL          297 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 4599 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.48     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   30  Proc 4599 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   30  Proc 4599 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   30  Proc 4599 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  102 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  134  Proc 4701 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 4701 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 276.03
Initial. Layer M1 wire length = 17.90
Initial. Layer M2 wire length = 123.78
Initial. Layer M3 wire length = 113.42
Initial. Layer M4 wire length = 15.48
Initial. Layer M5 wire length = 1.11
Initial. Layer M6 wire length = 4.34
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 133
Initial. Via VIA12SQ_C count = 75
Initial. Via VIA23SQ_C count = 51
Initial. Via VIA34SQ_C count = 5
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  9 00:24:50 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 4701 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 276.03
phase1. Layer M1 wire length = 17.90
phase1. Layer M2 wire length = 123.78
phase1. Layer M3 wire length = 113.42
phase1. Layer M4 wire length = 15.48
phase1. Layer M5 wire length = 1.11
phase1. Layer M6 wire length = 4.34
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 133
phase1. Via VIA12SQ_C count = 75
phase1. Via VIA23SQ_C count = 51
phase1. Via VIA34SQ_C count = 5
phase1. Via VIA45SQ_C count = 1
phase1. Via VIA56SQ_C count = 1
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc  102 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 4701 

Congestion utilization per direction:
Average vertical track utilization   =  4.70 %
Peak    vertical track utilization   = 35.71 %
Average horizontal track utilization =  4.28 %
Peak    horizontal track utilization = 45.45 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc  102 
[End of Global Routing] Total (MB): Used  134  Alloctr  134  Proc 4701 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4701 
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       983
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       983
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       983
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       983
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       993
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       993
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       993
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       993
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       993
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       993
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       993
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05       993
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
Place-opt optimization Phase 19 Iter 14         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
Place-opt optimization Phase 19 Iter 15         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
Place-opt optimization Phase 19 Iter 16         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
Place-opt optimization Phase 19 Iter 17         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
Place-opt optimization Phase 19 Iter 18         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-06-09 00:24:51 / Session:  00:03:03 / Command:  00:00:08 / CPU:  00:00:07 / Memory: 1005 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05      1005

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2025-06-09 00:24:51 / Session:  00:03:03 / Command:  00:00:08 / CPU:  00:00:07 / Memory: 1005 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-06-09 00:24:51 / Session:  00:03:03 / Command:  00:00:08 / CPU:  00:00:07 / Memory: 1005 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-06-09 00:24:51 / Session:  00:03:03 / Command:  00:00:08 / CPU:  00:00:07 / Memory: 1005 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1005
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 22 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4723 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell reg2_reg[3] is placed overlapping with other cells at {{10.144 14.704} {14.096 16.376}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 4723 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 4723 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 32
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 32, Total Half Perimeter Wire Length (HPWL) 303 microns
HPWL   0 ~   50 microns: Net Count       32     Total HPWL          303 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 4723 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.90     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   30  Proc 4723 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   30  Proc 4723 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   30  Proc 4723 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   48 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 4771 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 4771 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 283.96
Initial. Layer M1 wire length = 6.52
Initial. Layer M2 wire length = 134.08
Initial. Layer M3 wire length = 122.60
Initial. Layer M4 wire length = 15.85
Initial. Layer M5 wire length = 1.09
Initial. Layer M6 wire length = 3.83
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 145
Initial. Via VIA12SQ_C count = 78
Initial. Via VIA23SQ_C count = 60
Initial. Via VIA34SQ_C count = 5
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  9 00:24:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 4771 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 283.96
phase1. Layer M1 wire length = 6.52
phase1. Layer M2 wire length = 134.08
phase1. Layer M3 wire length = 122.60
phase1. Layer M4 wire length = 15.85
phase1. Layer M5 wire length = 1.09
phase1. Layer M6 wire length = 3.83
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 145
phase1. Via VIA12SQ_C count = 78
phase1. Via VIA23SQ_C count = 60
phase1. Via VIA34SQ_C count = 5
phase1. Via VIA45SQ_C count = 1
phase1. Via VIA56SQ_C count = 1
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   48 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 4771 

Congestion utilization per direction:
Average vertical track utilization   =  5.19 %
Peak    vertical track utilization   = 35.71 %
Average horizontal track utilization =  4.17 %
Peak    horizontal track utilization = 55.56 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc   48 
[End of Global Routing] Total (MB): Used  134  Alloctr  134  Proc 4771 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4771 
Using per-layer congestion maps for congestion reduction.
Information: 1.92% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.673 to 0.673. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
****** eLpp estimated wire length 
15.3005% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 443372
Total net wire length: 2.89776e+06
****** eLpp weights (with caps) (no lengths)
Number of nets: 32, of which 31 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.588235, average toggle rate = 0.0602148
Max non-clock toggle rate = 0.0792679
eLpp weight range = (0.197956, 4.26098)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 32
Amt power = 0.1
Non-default weight range: (0.919796, 5.3261)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates    0.0273282    0.588235   0.0602148    0.096854     5.04439
      Power Weights     0.197956     4.26098    0.436176    0.701578     5.04439
      Final Weights     0.919796      5.3261     1.06862    0.764799     5.38517
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 239.501
Information: Coarse placer active wire length estimate = 33.9181
Information: Coarse placer weighted wire length estimate = 391.131
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0085 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
Total 0.0004 seconds to load 22 cell instances into cellmap, 22 cells are off site row
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6480, cell height 1.6720, cell area 6.0995 for total 22 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 54 vias out of 215 total vias.

Legalizing Top Level Design full_adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0085 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 11 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     199.249           22        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.062-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.062-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  8
number of locations attempted:      365
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          22 (528 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.545 um ( 0.33 row height)
rms weighted cell displacement:   0.545 um ( 0.33 row height)
max cell displacement:            0.984 um ( 0.59 row height)
avg cell displacement:            0.473 um ( 0.28 row height)
avg weighted cell displacement:   0.473 um ( 0.28 row height)
number of cells moved:               22
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U17 (AO222X1_RVT)
  Input location: (6.6947,7.7957)
  Legal location: (5.736,8.016)
  Displacement:   0.984 um ( 0.59 row height)
Cell: reg2_reg[0] (DFFX1_RVT)
  Input location: (10.455,10.5709)
  Legal location: (10.448,9.688)
  Displacement:   0.883 um ( 0.53 row height)
Cell: U13 (XOR3X1_RVT)
  Input location: (6.5106,10.6787)
  Legal location: (6.952,11.36)
  Displacement:   0.812 um ( 0.49 row height)
Cell: U16 (AO222X1_RVT)
  Input location: (7.5798,5.4672)
  Legal location: (7.56,4.672)
  Displacement:   0.795 um ( 0.48 row height)
Cell: reg1_reg[1] (DFFX1_RVT)
  Input location: (3.0019,7.0955)
  Legal location: (3,6.344)
  Displacement:   0.752 um ( 0.45 row height)
Cell: reg1_reg[3] (DFFX1_RVT)
  Input location: (13.7977,5.6089)
  Legal location: (13.792,6.344)
  Displacement:   0.735 um ( 0.44 row height)
Cell: reg2_reg[1] (DFFX1_RVT)
  Input location: (3.0019,12.057)
  Legal location: (3,11.36)
  Displacement:   0.697 um ( 0.42 row height)
Cell: U15 (XOR3X1_RVT)
  Input location: (13.6378,12.0481)
  Legal location: (13.64,11.36)
  Displacement:   0.688 um ( 0.41 row height)
Cell: c_in_reg (DFFX1_RVT)
  Input location: (9.8501,5.7295)
  Legal location: (9.84,6.344)
  Displacement:   0.615 um ( 0.37 row height)
Cell: U14 (XOR3X1_RVT)
  Input location: (8.272,8.0752)
  Legal location: (7.712,8.016)
  Displacement:   0.563 um ( 0.34 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 22 out of 22 cells, ratio = 1.000000
Total displacement = 11.978400(um)
Max displacement = 1.179000(um), U17 (6.694700, 7.795700, 0) => (5.736000, 8.016000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.07(um)
  0 ~  20% cells displacement <=      0.13(um)
  0 ~  30% cells displacement <=      0.36(um)
  0 ~  40% cells displacement <=      0.41(um)
  0 ~  50% cells displacement <=      0.45(um)
  0 ~  60% cells displacement <=      0.62(um)
  0 ~  70% cells displacement <=      0.70(um)
  0 ~  80% cells displacement <=      0.74(um)
  0 ~  90% cells displacement <=      0.81(um)
  0 ~ 100% cells displacement <=      1.18(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789247 ohm/um, via_r = 0.463951 ohm/cut, c = 0.063713 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.070971 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-06-09 00:24:52 / Session:  00:03:04 / Command:  00:00:09 / CPU:  00:00:08 / Memory: 1053 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2025-06-09 00:24:52 / Session:  00:03:04 / Command:  00:00:09 / CPU:  00:00:08 / Memory: 1053 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-06-09 00:24:52 / Session:  00:03:04 / Command:  00:00:09 / CPU:  00:00:08 / Memory: 1053 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789247 ohm/um, via_r = 0.463951 ohm/cut, c = 0.063713 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.070971 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-06-09 00:24:52 / Session:  00:03:04 / Command:  00:00:09 / CPU:  00:00:08 / Memory: 1053 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
Total 0.0004 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6480, cell height 1.6720, cell area 6.0995 for total 22 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
Total 0.0005 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6480, cell height 1.6720, cell area 6.0995 for total 22 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05      1053
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05      1053
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05      1053

Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053

Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053

Disable clock slack update for ideal clocks
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
INFO: New Levelizer turned on
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter      25 |      0 


Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-06-09 00:24:54 / Session:  00:03:06 / Command:  00:00:11 / CPU:  00:00:10 / Memory: 1053 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-06-09 00:24:54 / Session:  00:03:06 / Command:  00:00:11 / CPU:  00:00:10 / Memory: 1053 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     24 s ( 0.01 hr) ELAPSE :    186 s ( 0.05 hr) MEM-PEAK :  1053 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     24 s ( 0.01 hr) ELAPSE :    186 s ( 0.05 hr) MEM-PEAK :  1053 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 54 vias out of 215 total vias.

Legalizing Top Level Design full_adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0085 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 11 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     199.249           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.063-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.063-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  8
number of locations attempted:      324
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          22 (528 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: reg2_reg[3] (DFFX1_RVT)
  Input location: (9.84,13.032)
  Legal location: (9.84,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[0] (DFFX1_RVT)
  Input location: (3,4.672)
  Legal location: (3,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[1] (DFFX1_RVT)
  Input location: (3,6.344)
  Legal location: (3,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[2] (DFFX1_RVT)
  Input location: (13.944,3)
  Legal location: (13.944,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (AO222X1_RVT)
  Input location: (7.56,4.672)
  Legal location: (7.56,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[3] (DFFX1_RVT)
  Input location: (13.792,6.344)
  Legal location: (13.792,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U19 (AO222X1_RVT)
  Input location: (15.16,9.688)
  Legal location: (15.16,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (AO222X1_RVT)
  Input location: (11.968,8.016)
  Legal location: (11.968,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U17 (AO222X1_RVT)
  Input location: (5.736,8.016)
  Legal location: (5.736,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg2_reg[2] (DFFX1_RVT)
  Input location: (13.488,14.704)
  Legal location: (13.488,14.704)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block full_adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789247 ohm/um, via_r = 0.463951 ohm/cut, c = 0.063713 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.070971 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-06-09 00:24:54 / Session:  00:03:06 / Command:  00:00:11 / CPU:  00:00:10 / Memory: 1053 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-06-09 00:24:54 / Session:  00:03:06 / Command:  00:00:11 / CPU:  00:00:10 / Memory: 1053 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0085 seconds to build cellmap data
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
Total 0.0003 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6480, cell height 1.6720, cell area 6.0995 for total 22 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05      1053
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05      1053
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05      1053

Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-06-09 00:24:55 / Session:  00:03:06 / Command:  00:00:11 / CPU:  00:00:10 / Memory: 1053 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-06-09 00:24:55 / Session:  00:03:06 / Command:  00:00:11 / CPU:  00:00:10 / Memory: 1053 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     25 s ( 0.01 hr) ELAPSE :    186 s ( 0.05 hr) MEM-PEAK :  1053 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     25 s ( 0.01 hr) ELAPSE :    186 s ( 0.05 hr) MEM-PEAK :  1053 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 54 vias out of 215 total vias.

Legalizing Top Level Design full_adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0085 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 11 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     199.249           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.064-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.064-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  8
number of locations attempted:      324
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          22 (528 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: reg2_reg[3] (DFFX1_RVT)
  Input location: (9.84,13.032)
  Legal location: (9.84,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[0] (DFFX1_RVT)
  Input location: (3,4.672)
  Legal location: (3,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[1] (DFFX1_RVT)
  Input location: (3,6.344)
  Legal location: (3,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[2] (DFFX1_RVT)
  Input location: (13.944,3)
  Legal location: (13.944,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (AO222X1_RVT)
  Input location: (7.56,4.672)
  Legal location: (7.56,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[3] (DFFX1_RVT)
  Input location: (13.792,6.344)
  Legal location: (13.792,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U19 (AO222X1_RVT)
  Input location: (15.16,9.688)
  Legal location: (15.16,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (AO222X1_RVT)
  Input location: (11.968,8.016)
  Legal location: (11.968,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U17 (AO222X1_RVT)
  Input location: (5.736,8.016)
  Legal location: (5.736,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg2_reg[2] (DFFX1_RVT)
  Input location: (13.488,14.704)
  Legal location: (13.488,14.704)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block full_adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789247 ohm/um, via_r = 0.463951 ohm/cut, c = 0.063713 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.070971 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-06-09 00:24:55 / Session:  00:03:07 / Command:  00:00:12 / CPU:  00:00:10 / Memory: 1053 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0085 seconds to build cellmap data
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
Total 0.0003 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6480, cell height 1.6720, cell area 6.0995 for total 22 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05      1053

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         9        134.19  369594624.00          22              0.05      1053

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2025-06-09 00:24:55 / Session:  00:03:07 / Command:  00:00:12 / CPU:  00:00:10 / Memory: 1053 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         8        134.19  369594624.00          22              0.05      1053
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454287461  6.565921431750  9.017937505874  67.995160409339  8.634308406319  0.781231840852  7.442083411238  3.181156049079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787832247  8.763589305019  1.911351036960  22.222876509427  0.014857796931  4.045008644037  5.020605316976  6.345884229962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551116982  7.835139040708  8.372519099733  60.385860644586  7.609744030510  3.894387564966  9.819999761759  1.487347087763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173531613  9.852544278307  0.210066110127  73.034258954570  7.466543043427  8.788080407826  8.572536784759  1.334182635409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461936181  4.723121295478  6.753657767486  30.031672195845  6.246988038210  2.738713139211  6.086733806504  8.868234594724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744254660  9.230842805313  9.005588346071  29.114686224446  3.794570768280  0.705453368271  6.012888717343  3.718510993956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510972170  9.625254975481  7.417690064932  58.942173417031  0.435148229312  6.662697026730  8.833424349383  2.924350216216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631259359  5.213535621450  4.512012804123  73.600274053000  5.220017585406  1.353310538724  6.508164485577  3.718848483731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327546769  7.943493466056  3.877015511999  15.846692450820  2.625088876306  0.179198342141  1.696278130334  1.418335537515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433041463  7.138041576385  4.361330991019  12.046814198206  1.031915235727  5.295625607259  5.477269363008  6.963367403103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605055657  8.038173954134  9.639287277774  77.724866410485  0.500016941972  5.658339045567  2.147545872894  4.543874616565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260732464  6.239500865279  3.702212269387  44.351323331424  2.940679317480  5.278998666131  8.072329441465  7.879322478763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795977596  7.847396992519  4.305671704023  13.826512403284  5.095800467414  1.512373670128  7.396892720513  5.512169827835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266667907  8.063326107028  4.288630187880  84.028645630072  3.435304634073  0.373269250450  4.947802403928  1.736316139852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263772509823  6.528340840039  5.386746381676  91.140353274740  2.249518544360  9.662152475706  1.856261198134  4.610361814723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240933584843  9.499448195002  4.902068601492  70.301662410405  1.691912942393  7.689211904170  9.512091590006  7.443546609230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361685277  2.683894891150  7.652116996953  53.923981346656  2.623003387202  7.955582926136  9.931131397763  5.100721709625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612042422  5.277311370679  1.040823519141  98.752923012866  9.380233503495  8.426033525858  4.450248025513  6.313593595213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368910550  3.386714165139  2.542123053166  46.859124127011  2.330823125648  2.560749310998  5.851474364042  3.276467697943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790889360  2.913670488141  5.902020920846  75.827833895117  7.467460142840  3.171276921421  9.815920740044  4.331414637138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641415702  7.411336370363  6.944246976650  88.244011610874  8.021809881626  8.944016838324  5.316104193421  6.051556578038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639917937  5.058743328567  8.009339863439  86.834522181239  6.408530850886  4.112385381156  0.490796992250  2.608324646239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221811351  0.369609851238  4.109427001484  79.730746445006  4.440388438408  3.169768545884  2.299621220116  7.950775967847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118272519  0.997333667537  8.244586760973  42.176535294385  3.649672227792  7.617593687347  0.877632106393  2.667679078063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100110066  1.101274932476  6.554570746653  32.205600188088  2.078271980339  7.847593534182  6.354090279263  7.726098236528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816653657  7.674860632118  0.795845624697  82.153534138711  9.392129494536  8.065040068234  5.947245890240  9.336848439499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269905588  3.460719540419  4.824446379456  09.453232105451  1.682729420681  7.173435918510  9.939562708373  3.617852772683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947317690  0.649322423268  1.017031043513  84.064558062695  8.267311241227  3.493834124350  2.162169183179  6.121424225277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634412012  8.041234999078  2.653000522000  77.625493753318  3.387259916967  4.855775918848  4.837311254829  3.680105503386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421693777015  5.119998113610  0.050820262507  80.534492579196  1.421424004071  1.303343618335  5.375155650943  7.909893602913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524984261330  9.910198833632  2.798206103190  54.128607695623  4.072508885062  3.630088163367  4.031037847093  6.415157027411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479539287  2.777744301437  4.010485050000  61.280157058337  8.455685555348  8.728946743874  6.165659212178  6.390179375058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413823602212  2.693871064183  1.931424294066  95.945237678996  4.661321480122  4.414659079322  4.787635891811  2.219113510369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224205671  7.040238911602  0.003284509589  06.445573912371  4.701290704695  7.205137712169  8.278351398268  1.183725190997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314188630  1.878805031815  3.230072343539  48.111162773267  0.504517355605  4.039283936316  1.398525440544  1.002100661101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261425286746  3.816766743086  1.874740224950  87.214031062150  2.757074264064  1.981346810361  8.147231210715  8.167536577674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711154802068  6.014924669117  0.010405169190  21.294369089219  7.041712920894  5.900069643546  6.092308426814  2.690055883460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772637552116  9.969532921349  9.946656262309  35.643459355580  7.261372349934  3.977637300721  7.096252547515  9.474176900649
3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  1.424225277311  1.567821940823  5.191416404243  1.612866938022  37.805380826031  3.258597868041  0.255138513593  5.952135354075  6.345120128041
2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.412422442123  0.531661214963  2.727011233081  33.027814960747  1.109998269277  3.640425476467  6.979434932421  6.938770155119
9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642545802020  9.208464111734  1.495117746745  03.299835571274  7.214222223723  7.400446531414  6.371380413524  9.843613309910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766844246  9.766505453452  9.210874802189  90.687690344014  6.383258724907  1.934218251556  5.780381737302  4.796392872777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046708909339  8.634395212403  0.781239640852  00.379296512383  1.811573808599  9.922504808324  6.462395006413  8.237022122693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414009427  0.014844502025  4.045006444037  86.155415569766  3.458855607424  2.201169150775  9.678473967786  2.243056717040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408144586  7.609731846604  3.894385364966  24.048359017591  4.873483285435  1.063934867679  0.780633269831  3.142886301878
8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736316139  8.525440544100  2.100661101274  7.185896454570  7.466530859511  8.788088207826  11.674729247591  3.341839762893  2.792639926098  2.365283406261  4.253867463816
7.665291991874  7.402249505136  5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210695845  6.246975844304  2.738711939211  96.716790465048  8.682358355048  8.902401536848  4.394994489711  1.549020686014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224724446  3.794567574374  0.705451168271  96.077249573433  7.185112347365  7.083735817852  7.726838946772  6.376521169969
5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711917031  0.435135035406  6.662695826730  14.283605893832  9.243515570962  1.831798321424  2.252773111567  8.210408235191
4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751812553000  5.220004391590  1.353318338724  91.930006255773  7.188497245114  2.548295880105  5.033867149412  4.225421230531
6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434932421693  8.770155119998  9.997230950820  2.625075682490  0.179196142141  42.811143703341  4.183368783958  6.509439109893  6.029136702642  5.459020209208

Place-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  369594624
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  369594624       134.19         22          0          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9        0  369594624       134.19         22

Place-opt command complete                CPU:    26 s (  0.01 hr )  ELAPSE:   187 s (  0.05 hr )  MEM-PEAK:  1053 MB
Place-opt command statistics  CPU=6 sec (0.00 hr) ELAPSED=7 sec (0.00 hr) MEM-PEAK=1.028 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2025-06-09 00:24:55 / Session:  00:03:07 / Command:  00:00:12 / CPU:  00:00:10 / Memory: 1053 MB (FLW-8100)
1
legalize_placement
[icc2-lic Mon Jun  9 00:24:55 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  9 00:24:55 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:24:55 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:55 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:55 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:24:55 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:55 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:55 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:55 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:55 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:55 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:55 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:55 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:24:55 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:55 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:55 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:55 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:55 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:55 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-06-09 00:24:55 / Session:  00:03:07 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1053 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 54 vias out of 215 total vias.

Legalizing Top Level Design full_adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0087 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 11 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     199.249           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.065-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.065-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  8
number of locations attempted:      324
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          22 (528 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: reg2_reg[3] (DFFX1_RVT)
  Input location: (9.84,13.032)
  Legal location: (9.84,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[0] (DFFX1_RVT)
  Input location: (3,4.672)
  Legal location: (3,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[1] (DFFX1_RVT)
  Input location: (3,6.344)
  Legal location: (3,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[2] (DFFX1_RVT)
  Input location: (13.944,3)
  Legal location: (13.944,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (AO222X1_RVT)
  Input location: (7.56,4.672)
  Legal location: (7.56,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[3] (DFFX1_RVT)
  Input location: (13.792,6.344)
  Legal location: (13.792,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U19 (AO222X1_RVT)
  Input location: (15.16,9.688)
  Legal location: (15.16,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (AO222X1_RVT)
  Input location: (11.968,8.016)
  Legal location: (11.968,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U17 (AO222X1_RVT)
  Input location: (5.736,8.016)
  Legal location: (5.736,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg2_reg[2] (DFFX1_RVT)
  Input location: (13.488,14.704)
  Legal location: (13.488,14.704)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.256
Total Legalizer Wall Time: 0.256
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2025-06-09 00:24:56 / Session:  00:03:07 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1053 MB (FLW-8100)
1
save_block -as full_adder_placement
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'RIPPLE_ADDER_LIBfinal:ripple_adder.design' to 'RIPPLE_ADDER_LIBfinal:full_adder_placement.design'. (DES-028)
1
save_lib
Saving library 'RIPPLE_ADDER_LIBfinal'
1
#####################################################
#pre-clock sanity checks
####################################################
check_design -checks pre_clock_tree_stage
[icc2-lic Mon Jun  9 00:24:59 2025] Command 'check_design' requires licenses
[icc2-lic Mon Jun  9 00:24:59 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:24:59 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:59 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:59 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:24:59 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:59 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:59 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:24:59 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:24:59 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:24:59 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:59 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:59 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:24:59 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:24:59 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:59 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:24:59 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:24:59 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:24:59 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : full_adder
 Version: W-2024.09
 Date   : Mon Jun  9 00:25:00 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-914      Warn   1          set_input_transition %constraint on clock port %port exceeds the...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  ----------------------------------------------------------------------------------------------------
  Total 2 EMS messages : 0 errors, 1 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101      Info   1          %s will work on the following scenarios.
  CTS-107      Info   1          %s will work on all clocks in active scenarios, including %d mas...
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 5 non-EMS messages : 0 errors, 2 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Jun09002459.log'.
1
###################################################
##        CTS using CCD  commands
####################################################
##
##stage 1:
##
synthesize_clock_tree
[icc2-lic Mon Jun  9 00:25:00 2025] Command 'synthesize_clock_trees' requires licenses
[icc2-lic Mon Jun  9 00:25:00 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:00 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:00 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:00 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:00 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:00 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:00 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:00 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:00 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:00 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-06-09 00:25:00 / Session:  00:03:12 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1053 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 54 vias out of 215 total vias.
Total 0.0109 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
Total 0.0005 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6480, cell height 1.6720, cell area 6.0995 for total 22 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 14 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 14
 Number of Gates = 0
 Number of Loads = 14
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000248/nan  min r/f: 0.000248/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.44 sec, cpu time is 0 hr : 0 min : 0.42 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (9.08, 19.23)] [Pre-CTS Fanout: 14] [Phase Delay: (Rise: 0.000248, Fall: nan)]
 (2) reg1_reg[2]/CLK [Location: (14.58, 3.17)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 14, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Performing initial clock net global routing ...
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.17 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 34 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 28, DR 0), data (VR 31, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.96     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: ripple_adder; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; latency: 0.000248; gskew: 0.000134; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 49.9600; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9979
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9968
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0042
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9979
        # The rest of flow speed up       =     0.9980

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.19u 00:00:00.00s 00:00:00.19e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0358; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0001; ID = 0.0358; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =         -1

        # Accepted        removal moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9976
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9973
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9992
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9976
        # The rest of flow speed up       =     0.9977

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9985

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 47.8740; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0002            0.0000          C_out_reg/CLK
Shortest path:
  (0) 0.0001            0.0000          SUM_reg[3]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0441

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 47.8740; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.03u 00:00:00.00s 00:00:00.03e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 47.8740; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9976
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9974
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9977
        # The rest of flow speed up       =     0.9977

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.03u 00:00:00.00s 00:00:00.03e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 47.8740; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     4 

No. doRoutes           =    25 
No. doUnroutes         =    14 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    25 
No. undoUnroutes       =    14 
No. commitRoutes       =     3 
No. commitUnroutes     =     3 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  9 00:25:02 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  9 00:25:02 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:02 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:02 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:02 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:02 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:02 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:02 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:02 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:02 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:02 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5190 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 5190 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 5190 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.96     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5190 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5190 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5190 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 5190 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 5190 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 46.37
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 31.78
Initial. Layer M3 wire length = 14.59
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 21
Initial. Via VIA12SQ_C count = 14
Initial. Via VIA23SQ_C count = 7
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 5190 

Congestion utilization per direction:
Average vertical track utilization   =  1.23 %
Peak    vertical track utilization   = 13.33 %
Average horizontal track utilization =  0.40 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5190 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5190 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 14 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 12 total shapes.
Layer M2: cached 0 shapes out of 12 total shapes.
Cached 54 vias out of 236 total vias.

Legalizing Top Level Design full_adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0086 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 11 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     199.249           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 72 sites
        and the median cell width is 28 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 72 sites
        and the median cell width is 28 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.066-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.066-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  8
number of locations attempted:      145
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (164 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U14 (XOR3X1_RVT)
  Input location: (7.712,8.016)
  Legal location: (7.712,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U13 (XOR3X1_RVT)
  Input location: (6.952,11.36)
  Legal location: (6.952,11.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U12 (XOR3X1_RVT)
  Input location: (5.736,3)
  Legal location: (5.736,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (AO222X1_RVT)
  Input location: (7.56,4.672)
  Legal location: (7.56,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U19 (AO222X1_RVT)
  Input location: (15.16,9.688)
  Legal location: (15.16,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (AO222X1_RVT)
  Input location: (11.968,8.016)
  Legal location: (11.968,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U17 (AO222X1_RVT)
  Input location: (5.736,8.016)
  Legal location: (5.736,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U15 (XOR3X1_RVT)
  Input location: (13.64,11.36)
  Legal location: (13.64,11.36)
  Displacement:   0.000 um ( 0.00 row height)

Info: 14 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.27 sec, cpu time is 0 hr : 0 min : 0.27 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 34 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Compilation of clock trees finished successfully
 Run time for cts 00:00:02.03u 00:00:00.05s 00:00:02.21e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: Ending   'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-06-09 00:25:03 / Session:  00:03:14 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1472 MB (FLW-8100)
1
##stage 2:
#
set_app_options -name cts.optimize.enable_local_skew -value true
cts.optimize.enable_local_skew true
set_app_options -name cts.compile.enable_local_skew -value true
cts.compile.enable_local_skew true
set_app_options -name cts.compile.enable_global_route -value false
cts.compile.enable_global_route false
set_app_options -name clock_opt.flow.enable_ccd -value true
clock_opt.flow.enable_ccd true
clock_opt -to build_clock
[icc2-lic Mon Jun  9 00:25:03 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  9 00:25:03 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:03 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:03 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:03 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:03 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:03 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:03 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:03 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:03 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:03 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-06-09 00:25:03 / Session:  00:03:14 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1472 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-09 00:25:03 / Session:  00:03:15 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1472 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-09 00:25:03 / Session:  00:03:15 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1472 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 54 vias out of 215 total vias.
Total 0.0110 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
Total 0.0005 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6480, cell height 1.6720, cell area 6.0995 for total 22 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 14 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Setting target skew for clock: Clock (mode func corner nom) as 0.510000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789247 ohm/um, via_r = 0.463951 ohm/cut, c = 0.063713 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.070971 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 14
 Number of Gates = 0
 Number of Loads = 14
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000248/nan  min r/f: 0.000248/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.40 sec, cpu time is 0 hr : 0 min : 0.40 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (9.08, 19.23)] [Pre-CTS Fanout: 14] [Phase Delay: (Rise: 0.000248, Fall: nan)]
 (2) reg1_reg[2]/CLK [Location: (14.58, 3.17)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 14, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.33 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 34 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 28, DR 0), data (VR 31, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.96     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: ripple_adder; type: design; name: ripple_adder; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.000248; gskew: 0.000134; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 49.9600; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.0024
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     2.2734
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     3.1013
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.9875
        # The rest of flow speed up       =     1.9915

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.28u 00:00:00.12s 00:00:00.20e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.40 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.40 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.5015

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.2100

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_211/A
  (1) 0.0358            0.0357          ctosc_drc_inst_211/Y
  (2) 0.0359            0.0001          SUM_reg[1]/CLK
Shortest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_211/A
  (1) 0.0358            0.0357          ctosc_drc_inst_211/Y
  (2) 0.0358            0.0000          reg2_reg[0]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.9796

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.07u 00:00:00.02s 00:00:00.05e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.10 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.0397
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     2.0215
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     2.0259
        # The rest of flow speed up       =     2.0467

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.01s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 33, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
Clock        Yes     0.0346  0.0346  0.0358  0.0358   nom

Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789247 ohm/um, via_r = 0.463951 ohm/cut, c = 0.063713 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.070971 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 33, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 33, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 30, DR 0), data (VR 31, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.497972, Leakage = 0.434142, Internal = 0.059822, Switching = 0.004007
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.747811, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.021585, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.747811, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.021585, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.748, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.022, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.941419, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 2.747811, unweighted tns = 0.000000
          isHold: wns = 0.021585, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.988802
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.902435
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     2.027773
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.906888
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           2.014751
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 96.95%
     Prepare moo/get initial QOR:                0.54%
     Commit/annotate budget:                     0.00%
     Solve runtime: 2.28% of which 1.54% is incremental-LP runtime
     Other:                                      0.23%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.880257
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              2.106249

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.758719, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.018867, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.758719, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.018867, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.759, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.019, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.937282, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.5414; ClockCellArea = 2.5414; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     7 

No. doRoutes           =    25 
No. doUnroutes         =    14 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    25 
No. undoUnroutes       =    14 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  9 00:25:05 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  9 00:25:05 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:05 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:05 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:05 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:05 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:05 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:05 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:05 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:05 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:05 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5335 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 5335 
Net statistics:
Total number of nets     = 35
Number of nets to route  = 2
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 24 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           24 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 5335 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.96     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5335 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5335 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5335 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   99  Alloctr   99  Proc 5335 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 5335 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 58.99
Initial. Layer M1 wire length = 1.20
Initial. Layer M2 wire length = 25.86
Initial. Layer M3 wire length = 22.78
Initial. Layer M4 wire length = 9.16
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 35
Initial. Via VIA12SQ_C count = 17
Initial. Via VIA23SQ_C count = 14
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 5335 

Congestion utilization per direction:
Average vertical track utilization   =  1.44 %
Peak    vertical track utilization   = 14.29 %
Average horizontal track utilization =  0.87 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5335 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5335 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 14 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 2.54) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 1 buffers and 0 inverters (total area 2.54).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:02.36u 00:00:00.61s 00:00:02.12e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-09 00:25:05 / Session:  00:03:17 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1617 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 35 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789212 ohm/um, via_r = 0.463906 ohm/cut, c = 0.063721 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.070982 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 33, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 33, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    31 s (  0.01 hr )  ELAPSE:   197 s (  0.05 hr )  MEM-PEAK:  1616 MB
Info: update em.

Clock-opt timing update complete          CPU:    31 s (  0.01 hr )  ELAPSE:   197 s (  0.05 hr )  MEM-PEAK:  1616 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  385912416
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  385912416       136.73         23          1          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9        0  385912416       136.73         23
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    32 s (  0.01 hr )  ELAPSE:   198 s (  0.05 hr )  MEM-PEAK:  1616 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:17     0.000     0.000   136.729     2.600     0.000         1         0         0     0.000      1616 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
Total 0.0004 seconds to load 23 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 15; Macro cells: 0; User fixed cells: 0
Average cell width 3.5555, cell height 1.6720, cell area 5.9448 for total 23 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         8        136.73  385912416.00          23              0.05      1616

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-06-09 00:25:06 / Session:  00:03:18 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1617 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1616
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 33, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 15 total shapes.
Layer M2: cached 0 shapes out of 12 total shapes.
Cached 54 vias out of 250 total vias.
Total 0.0123 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
Total 0.0005 seconds to load 23 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 15; Macro cells: 0; User fixed cells: 0
Average cell width 3.5555, cell height 1.6720, cell area 5.9448 for total 23 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Design checksums     = 0x817599D4 (loc)  0x4545939D (lcell)  0x188529AE (name), 0xE90CD545 (net)
CTS: Design checksums = 0x817599D4 (loc)  0x4545939D (lcell)  0x188529AE (name), 0xE90CD545 (net)
CTS: Clock tree checksums = 0x785696DB (loc)  0x5B18EEF0 (lcell)  0xE63089E3 (term), 0xBC05B8B9 (net)  0x3C65826D (netLen)
CTS: f873c5cf (loc) 4545939d (lcell) 188529ae (name) e90cd545 (net) 12a40fee (graph) 0 (slack) 0 (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 30, DR 0), data (VR 31, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.96     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: ripple_adder; type: design; name: ripple_adder; type: design; name: ripple_adder; type: design; tot_drc_vio: 1; buf_ct: 1; buf_area: 2.541440; cell_area: 2.541440
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.050697; gskew: 0.000076; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 1; buf_area: 2.541440; cell_area: 2.541440
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0507; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.5414; ClockCellArea = 2.5414; ClockWireLen = 61.9790; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9981
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9968
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9948
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9979
        # The rest of flow speed up       =     0.9982

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.17u 00:00:00.00s 00:00:00.17e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0789; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 2; ClockBufArea = 8.6409; ClockCellArea = 8.6409; ClockWireLen = 68.2750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.17 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.17 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34, routed nets = 34, across physical hierarchy nets = 0, parasitics cached nets = 34, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 32, DR 0), data (VR 31, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.507505, Leakage = 0.450447, Internal = 0.052732, Switching = 0.004326
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.752201, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.013735, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.752201, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.013735, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.752, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.014, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.947905, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 2.752201, unweighted tns = 0.000000
          isHold: wns = 0.013735, unweighted tns = 0.000000

Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     1 

No. doRoutes           =     6 
No. doUnroutes         =     3 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =     6 
No. undoUnroutes       =     3 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  9 00:25:07 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  9 00:25:07 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:07 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:07 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:07 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:07 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:07 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:07 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:07 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:07 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:07 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:07 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:07 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:07 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:07 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:07 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:07 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:07 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:07 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell U13 is placed overlapping with other cells at {{6.952 11.360} {11.208 13.032}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5335 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 5335 
Net statistics:
Total number of nets     = 36
Number of nets to route  = 3
5 nets are fully connected,
 of which 2 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 5335 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.79     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5335 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5335 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5335 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 5335 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 5335 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.32%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 65.32
Initial. Layer M1 wire length = 1.20
Initial. Layer M2 wire length = 25.86
Initial. Layer M3 wire length = 29.11
Initial. Layer M4 wire length = 9.16
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 41
Initial. Via VIA12SQ_C count = 19
Initial. Via VIA23SQ_C count = 18
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 5335 

Congestion utilization per direction:
Average vertical track utilization   =  1.47 %
Peak    vertical track utilization   = 14.29 %
Average horizontal track utilization =  1.08 %
Peak    horizontal track utilization = 27.27 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5335 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5335 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 16 total shapes.
Layer M2: cached 0 shapes out of 11 total shapes.
Cached 54 vias out of 256 total vias.

Legalizing Top Level Design full_adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0087 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 13 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     199.249           24        Yes DEFAULT_VA

Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
        are simply snapped to their nearest legal location, the
        displacements are:
            Average displacement:    2.318 um (1.39 rows)
            Max Displacement:        5.177 um (3.10 rows)
            Number of cells moved: 2 (out of 8 cells)

Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.007-0001-nearest_legal_locations.gif'.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 45 sites
        and the median cell width is 28 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 45 sites
        and the median cell width is 28 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.007-0002-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.007-0003-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     24
number of references:                13
number of site rows:                  8
number of locations attempted:      328
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (164 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            2.741 um ( 1.64 row height)
rms weighted cell displacement:   2.741 um ( 1.64 row height)
max cell displacement:            5.177 um ( 3.10 row height)
avg cell displacement:            2.172 um ( 1.30 row height)
avg weighted cell displacement:   2.172 um ( 1.30 row height)
number of cells moved:                6
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U15 (XOR3X1_RVT)
  Input location: (13.64,11.36)
  Legal location: (9.688,8.016)
  Displacement:   5.177 um ( 3.10 row height)
Cell: U18 (AO222X1_RVT)
  Input location: (11.968,8.016)
  Legal location: (14.4,9.688)
  Displacement:   2.951 um ( 1.77 row height)
Cell: U14 (XOR3X1_RVT)
  Input location: (7.712,8.016)
  Legal location: (5.432,8.016)
  Displacement:   2.280 um ( 1.36 row height)
Cell: U13 (XOR3X1_RVT)
  Input location: (6.952,11.36)
  Legal location: (5.584,13.032)
  Displacement:   2.160 um ( 1.29 row height)
Cell: U17 (AO222X1_RVT)
  Input location: (5.736,8.016)
  Legal location: (6.952,9.688)
  Displacement:   2.067 um ( 1.24 row height)
Cell: U19 (AO222X1_RVT)
  Input location: (15.16,9.688)
  Legal location: (15.16,11.36)
  Displacement:   1.672 um ( 1.00 row height)
Cell: U12 (XOR3X1_RVT)
  Input location: (5.736,3)
  Legal location: (5.736,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (AO222X1_RVT)
  Input location: (7.56,4.672)
  Legal location: (7.56,4.672)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 14 sinks and boundary insts are collected
Info: 14 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 8.64) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 8.64).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.01u 00:00:00.02s 00:00:01.12e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 36 nets, 3 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
Total 0.0004 seconds to load 24 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
Average cell width 3.5593, cell height 1.6720, cell area 5.9512 for total 24 placed and application fixed cells
Information: Current block utilization is '0.71680', effective utilization is '0.71684'. (OPT-055)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789178 ohm/um, via_r = 0.463861 ohm/cut, c = 0.064122 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071462 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 34, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:19     0.000     0.000   142.829     2.600     0.000         2         0         0     0.000      1616 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-06-09 00:25:08 / Session:  00:03:19 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1617 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1616

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1616
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454287461  6.565921431750  9.017937505874  69.537949609339  8.634308660454  0.781231940852  7.442083511238  3.181156049079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787832247  8.763589305019  1.911351036960  24.864655709427  0.014857950076  4.045008744037  5.020605416976  6.345884229962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551116982  7.835139040708  8.372519099733  62.927649844586  7.609744294655  3.894387664966  9.819999861759  1.487347087763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173531613  9.852544278307  0.210066110127  75.676037154570  7.466543207562  8.788080507826  8.572536884759  1.334182635409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461936181  4.723121295478  6.753657767486  32.673451395845  6.246988292355  2.738713239211  6.086733906504  8.868234594724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744254660  9.230842805313  9.005588346071  38.209953024446  3.794571532270  0.705453568271  6.012888917343  3.718510993956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510972170  9.625254975481  7.417690064932  67.037440217031  0.435149093302  6.662697226730  8.833424549383  2.924350216216
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 36 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789178 ohm/um, via_r = 0.463861 ohm/cut, c = 0.064122 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071462 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 34, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  450447392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  450447392       142.83         24          2          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9        0  450447392       142.83         24

Clock-opt command complete                CPU:    34 s (  0.01 hr )  ELAPSE:   200 s (  0.06 hr )  MEM-PEAK:  1616 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.578 GB


Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-06-09 00:25:08 / Session:  00:03:19 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1617 MB (FLW-8100)
TEST: runCore bldClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-06-09 00:25:08 / Session:  00:03:19 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1617 MB (FLW-8100)
1
#stage 3:
###
#
clock_opt -from route_clock -to route_clock
[icc2-lic Mon Jun  9 00:25:08 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  9 00:25:08 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:08 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:08 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:08 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:08 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:08 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:08 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:08 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:08 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:08 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2025-06-09 00:25:08 / Session:  00:03:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1617 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-09 00:25:08 / Session:  00:03:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1617 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-09 00:25:08 / Session:  00:03:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1617 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Mon Jun  9 00:25:08 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  9 00:25:08 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:08 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:08 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:08 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:08 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:08 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:08 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:08 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:08 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:08 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 5335 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5335 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 5335 
Net statistics:
Total number of nets     = 36
Number of nets to route  = 3
5 nets are fully connected,
 of which 2 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 5335 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.93     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5335 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5335 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5335 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 5335 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  207  Proc 5335 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.32%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 65.32
Initial. Layer M1 wire length = 1.20
Initial. Layer M2 wire length = 25.86
Initial. Layer M3 wire length = 29.11
Initial. Layer M4 wire length = 9.16
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 41
Initial. Via VIA12SQ_C count = 19
Initial. Via VIA23SQ_C count = 18
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  9 00:25:08 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  207  Proc 5335 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 65.32
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 25.86
phase1. Layer M3 wire length = 30.31
phase1. Layer M4 wire length = 9.16
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 40
phase1. Via VIA12SQ_C count = 18
phase1. Via VIA23SQ_C count = 18
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun  9 00:25:08 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  207  Proc 5335 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 65.32
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 25.86
phase2. Layer M3 wire length = 30.31
phase2. Layer M4 wire length = 9.16
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 40
phase2. Via VIA12SQ_C count = 18
phase2. Via VIA23SQ_C count = 18
phase2. Via VIA34SQ_C count = 4
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  176  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  207  Proc 5335 

Congestion utilization per direction:
Average vertical track utilization   =  1.19 %
Peak    vertical track utilization   = 14.29 %
Average horizontal track utilization =  1.03 %
Peak    horizontal track utilization = 27.27 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  207  Proc 5335 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5335 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 5335 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Number of wires with overlap after iteration 0 = 7 of 54


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 5335 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 5335 

Number of wires with overlap after iteration 1 = 5 of 50


Wire length and via report:
---------------------------
Number of M1 wires: 6             : 0
Number of M2 wires: 25           VIA12SQ_C: 18
Number of M3 wires: 16           VIA23SQ_C: 21
Number of M4 wires: 3            VIA34SQ_C: 4
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 50                vias: 43

Total M1 wire length: 0.6
Total M2 wire length: 28.0
Total M3 wire length: 30.6
Total M4 wire length: 9.1
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 68.2

Longest M1 wire length: 0.3
Longest M2 wire length: 7.0
Longest M3 wire length: 4.7
Longest M4 wire length: 4.3
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 5335 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 5335 
Total number of nets = 36, of which 0 are not extracted
Total number of open nets = 31, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   89  Alloctr   89  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 5335 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 5335 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 5335 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    68 micron
Total Number of Contacts =             43
Total Number of Wires =                42
Total Number of PtConns =              6
Total Number of Routed Wires =       42
Total Routed Wire Length =           68 micron
Total Number of Routed Contacts =       43
        Layer             M1 :          0 micron
        Layer             M2 :         28 micron
        Layer             M3 :         31 micron
        Layer             M4 :          9 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :          4
        Via   VIA23SQ_C(rot) :         21
        Via        VIA12SQ_C :         18

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 43 vias)
 
    Layer VIA1       =  0.00% (0      / 18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18      vias)
    Layer VIA2       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA3       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 43 vias)
 
    Layer VIA1       =  0.00% (0      / 18      vias)
    Layer VIA2       =  0.00% (0      / 21      vias)
    Layer VIA3       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 43 vias)
 
    Layer VIA1       =  0.00% (0      / 18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18      vias)
    Layer VIA2       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA3       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 36
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-09 00:25:09 / Session:  00:03:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1617 MB (FLW-8100)


Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-09 00:25:09 / Session:  00:03:20 / Command:  00:00:01 / CPU:  00:00:00 / Memory: 1617 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2025-06-09 00:25:09 / Session:  00:03:20 / Command:  00:00:01 / CPU:  00:00:00 / Memory: 1617 MB (FLW-8100)
1
clock_opt
[icc2-lic Mon Jun  9 00:25:09 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  9 00:25:09 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:09 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:09 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:09 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:09 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:09 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:09 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:09 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:09 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:09 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-06-09 00:25:09 / Session:  00:03:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1617 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 36 nets, 0 global routed, 3 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-09 00:25:09 / Session:  00:03:21 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1617 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-09 00:25:09 / Session:  00:03:21 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1617 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 2 buffer(s) and 0 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 54 vias out of 215 total vias.
Total 0.0111 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
Total 0.0006 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6480, cell height 1.6720, cell area 6.0995 for total 22 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 14 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Setting target skew for clock: Clock (mode func corner nom) as 0.510000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789178 ohm/um, via_r = 0.463861 ohm/cut, c = 0.064122 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071462 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 14
 Number of Gates = 0
 Number of Loads = 14
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000248/nan  min r/f: 0.000248/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.40 sec, cpu time is 0 hr : 0 min : 0.40 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (9.08, 19.23)] [Pre-CTS Fanout: 14] [Phase Delay: (Rise: 0.000248, Fall: nan)]
 (2) reg1_reg[2]/CLK [Location: (14.58, 3.17)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 14, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 34 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 28, DR 0), data (VR 31, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  7.08     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: ripple_adder; type: design; name: ripple_adder; type: design; name: ripple_adder; type: design; name: ripple_adder; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.000248; gskew: 0.000134; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 49.9600; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9979
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9981
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9916
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9978
        # The rest of flow speed up       =     0.9979

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.20u 00:00:00.00s 00:00:00.20e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9970

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9963

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_431/A
  (1) 0.0358            0.0357          ctosc_drc_inst_431/Y
  (2) 0.0359            0.0001          SUM_reg[1]/CLK
Shortest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_431/A
  (1) 0.0358            0.0357          ctosc_drc_inst_431/Y
  (2) 0.0358            0.0000          reg2_reg[0]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9988

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9970
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9976
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9913
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9971
        # The rest of flow speed up       =     0.9967

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.0359; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 33, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
Clock        Yes     0.0346  0.0346  0.0359  0.0359   nom

Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789247 ohm/um, via_r = 0.463951 ohm/cut, c = 0.063883 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071309 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 33, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 33, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 30, DR 0), data (VR 31, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.498055, Leakage = 0.434142, Internal = 0.059878, Switching = 0.004035
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.747792, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.021566, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.747792, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.021566, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.748, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.022, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.936578, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 2.747792, unweighted tns = 0.000000
          isHold: wns = 0.021566, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997850
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996779
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.996797
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.997691
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.998427
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 96.93%
     Prepare moo/get initial QOR:                0.50%
     Commit/annotate budget:                     0.00%
     Solve runtime: 2.33% of which 1.59% is incremental-LP runtime
     Other:                                      0.24%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.997903
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.997288

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.758737, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.018886, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.758737, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.018886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.759, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.019, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.932478, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.5414; ClockCellArea = 2.5414; ClockWireLen = 61.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     7 

No. doRoutes           =    25 
No. doUnroutes         =    14 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    25 
No. undoUnroutes       =    14 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  9 00:25:11 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  9 00:25:11 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:11 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:11 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:11 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:11 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:11 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:11 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:11 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:11 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:11 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:11 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:11 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:12 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:12 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:12 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:12 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5415 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 5415 
Net statistics:
Total number of nets     = 35
Number of nets to route  = 2
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 24 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           24 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 5415 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  7.06     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5415 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5415 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5415 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   99  Alloctr   99  Proc 5415 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 5415 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 58.99
Initial. Layer M1 wire length = 1.20
Initial. Layer M2 wire length = 25.86
Initial. Layer M3 wire length = 22.78
Initial. Layer M4 wire length = 9.16
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 35
Initial. Via VIA12SQ_C count = 17
Initial. Via VIA23SQ_C count = 14
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 5415 

Congestion utilization per direction:
Average vertical track utilization   =  1.44 %
Peak    vertical track utilization   = 14.29 %
Average horizontal track utilization =  0.86 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5415 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5415 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 14 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 2.54) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 1 buffers and 0 inverters (total area 2.54).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.88u 00:00:00.01s 00:00:02.79e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-09 00:25:12 / Session:  00:03:23 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1697 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 35 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789212 ohm/um, via_r = 0.463906 ohm/cut, c = 0.063892 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071320 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 33, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 33, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    37 s (  0.01 hr )  ELAPSE:   204 s (  0.06 hr )  MEM-PEAK:  1696 MB
Info: update em.

Clock-opt timing update complete          CPU:    37 s (  0.01 hr )  ELAPSE:   204 s (  0.06 hr )  MEM-PEAK:  1696 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  385912416
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  385912416       136.73         23          1          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9        0  385912416       136.73         23
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    37 s (  0.01 hr )  ELAPSE:   205 s (  0.06 hr )  MEM-PEAK:  1696 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:24     0.000     0.000   136.729     2.600     0.000         1         0         0     0.000      1696 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0082 seconds to build cellmap data
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
Total 0.0004 seconds to load 23 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 15; Macro cells: 0; User fixed cells: 0
Average cell width 3.5555, cell height 1.6720, cell area 5.9448 for total 23 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-06-09 00:25:13 / Session:  00:03:25 / Command:  00:00:04 / CPU:  00:00:03 / Memory: 1697 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         8        136.73  385912416.00          23              0.06      1696
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 33, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 15 total shapes.
Layer M2: cached 0 shapes out of 12 total shapes.
Cached 54 vias out of 250 total vias.
Total 0.0124 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
Total 0.0006 seconds to load 23 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 15; Macro cells: 0; User fixed cells: 0
Average cell width 3.5555, cell height 1.6720, cell area 5.9448 for total 23 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Design checksums     = 0x957AF4CE (loc)  0x4545939D (lcell)  0x2E3E379E (name), 0xE90CD545 (net)
CTS: Design checksums = 0x957AF4CE (loc)  0x4545939D (lcell)  0x2E3E379E (name), 0xE90CD545 (net)
CTS: Clock tree checksums = 0x785696DB (loc)  0x5B18EEF0 (lcell)  0x71991461 (term), 0xBC05B8B9 (net)  0x3C65826D (netLen)
CTS: cea4f911 (loc) 4545939d (lcell) 2e3e379e (name) e90cd545 (net) 12a40fee (graph) 0 (slack) 0 (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 30, DR 0), data (VR 31, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  7.06     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: ripple_adder; type: design; name: ripple_adder; type: design; name: ripple_adder; type: design; name: ripple_adder; type: design; name: ripple_adder; type: design; tot_drc_vio: 1; buf_ct: 1; buf_area: 2.541440; cell_area: 2.541440
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.050716; gskew: 0.000076; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 1; buf_area: 2.541440; cell_area: 2.541440
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0507; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.5414; ClockCellArea = 2.5414; ClockWireLen = 61.9790; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9979
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9972
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0025
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9978
        # The rest of flow speed up       =     0.9979

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.16u 00:00:00.00s 00:00:00.16e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0789; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 2; ClockBufArea = 8.6409; ClockCellArea = 8.6409; ClockWireLen = 68.2750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34, routed nets = 34, across physical hierarchy nets = 0, parasitics cached nets = 34, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 32, DR 0), data (VR 31, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.507585, Leakage = 0.450447, Internal = 0.052784, Switching = 0.004353
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.752163, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.013735, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.752163, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.013735, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.752, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.014, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.943114, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 2.752163, unweighted tns = 0.000000
          isHold: wns = 0.013735, unweighted tns = 0.000000

Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     1 

No. doRoutes           =     6 
No. doUnroutes         =     3 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =     6 
No. undoUnroutes       =     3 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  9 00:25:14 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  9 00:25:14 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:14 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:14 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:14 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:14 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:14 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:14 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:14 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:14 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:14 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:14 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:14 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:14 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:14 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:14 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:14 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:14 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:14 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5415 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 5415 
Net statistics:
Total number of nets     = 36
Number of nets to route  = 3
5 nets are fully connected,
 of which 2 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 5415 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.93     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5415 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5415 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5415 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 5415 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 5415 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.32%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 65.32
Initial. Layer M1 wire length = 1.20
Initial. Layer M2 wire length = 25.86
Initial. Layer M3 wire length = 29.11
Initial. Layer M4 wire length = 9.16
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 41
Initial. Via VIA12SQ_C count = 19
Initial. Via VIA23SQ_C count = 18
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 5415 

Congestion utilization per direction:
Average vertical track utilization   =  1.47 %
Peak    vertical track utilization   = 14.29 %
Average horizontal track utilization =  1.07 %
Peak    horizontal track utilization = 27.27 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5415 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5415 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 16 total shapes.
Layer M2: cached 0 shapes out of 11 total shapes.
Cached 54 vias out of 256 total vias.

Legalizing Top Level Design full_adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0086 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 13 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     199.249           24        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 45 sites
        and the median cell width is 28 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 45 sites
        and the median cell width is 28 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.067-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.067-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     24
number of references:                13
number of site rows:                  8
number of locations attempted:      132
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (164 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U14 (XOR3X1_RVT)
  Input location: (5.432,8.016)
  Legal location: (5.432,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U13 (XOR3X1_RVT)
  Input location: (5.584,13.032)
  Legal location: (5.584,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U12 (XOR3X1_RVT)
  Input location: (5.736,3)
  Legal location: (5.736,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (AO222X1_RVT)
  Input location: (7.56,4.672)
  Legal location: (7.56,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U19 (AO222X1_RVT)
  Input location: (15.16,11.36)
  Legal location: (15.16,11.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (AO222X1_RVT)
  Input location: (14.4,9.688)
  Legal location: (14.4,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U17 (AO222X1_RVT)
  Input location: (6.952,9.688)
  Legal location: (6.952,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U15 (XOR3X1_RVT)
  Input location: (9.688,8.016)
  Legal location: (9.688,8.016)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 14 sinks and boundary insts are collected
Info: 14 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 8.64) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 8.64).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.89u 00:00:00.00s 00:00:01.30e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 36 nets, 3 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
Total 0.0004 seconds to load 24 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
Average cell width 3.5593, cell height 1.6720, cell area 5.9512 for total 24 placed and application fixed cells
Information: Current block utilization is '0.71680', effective utilization is '0.71684'. (OPT-055)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789178 ohm/um, via_r = 0.463861 ohm/cut, c = 0.064122 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071462 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 34, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:26     0.000     0.000   142.829     2.600     0.000         2         0         0     0.000      1696 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-06-09 00:25:14 / Session:  00:03:26 / Command:  00:00:05 / CPU:  00:00:04 / Memory: 1697 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454287461  6.565921431750  9.017937505874  69.537949609339  8.634308660454  0.781231940852  7.442083511238  3.181156049079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787832247  8.763589305019  1.911351036960  24.864655709427  0.014857950076  4.045008744037  5.020605416976  6.345884229962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551116982  7.835139040708  8.372519099733  62.927649844586  7.609744294655  3.894387664966  9.819999861759  1.487347087763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173531613  9.852544278307  0.210066110127  75.676037154570  7.466543207562  8.788080507826  8.572536884759  1.334182635409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461936181  4.723121295478  6.753657767486  32.673451395845  6.246988292355  2.738713239211  6.086733906504  8.868234594724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744254660  9.230842805313  9.005588346071  38.209953024446  3.794571532270  0.705453568271  6.012888917343  3.718510993956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510972170  9.625254975481  7.417690064932  67.037440217031  0.435149093302  6.662697226730  8.833424549383  2.924350216216
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 36 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789178 ohm/um, via_r = 0.463861 ohm/cut, c = 0.064122 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071462 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 34, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  450447392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  450447392       142.83         24          2          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9        0  450447392       142.83         24

Clock-opt command complete                CPU:    39 s (  0.01 hr )  ELAPSE:   207 s (  0.06 hr )  MEM-PEAK:  1696 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=3 sec (0.00 hr) MEM-PEAK=1.656 GB

Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-06-09 00:25:14 / Session:  00:03:26 / Command:  00:00:05 / CPU:  00:00:04 / Memory: 1697 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-09 00:25:14 / Session:  00:03:26 / Command:  00:00:05 / CPU:  00:00:04 / Memory: 1697 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-09 00:25:14 / Session:  00:03:26 / Command:  00:00:05 / CPU:  00:00:04 / Memory: 1697 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Mon Jun  9 00:25:14 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  9 00:25:14 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:14 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:14 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:14 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:15 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:15 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:15 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:15 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:15 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:15 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:15 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:15 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:15 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:15 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:15 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:15 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:15 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:15 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 5415 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5415 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 5415 
Net statistics:
Total number of nets     = 36
Number of nets to route  = 3
5 nets are fully connected,
 of which 2 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 5415 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.93     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5415 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5415 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5415 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 5415 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  207  Proc 5415 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.32%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 65.32
Initial. Layer M1 wire length = 1.20
Initial. Layer M2 wire length = 25.86
Initial. Layer M3 wire length = 29.11
Initial. Layer M4 wire length = 9.16
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 41
Initial. Via VIA12SQ_C count = 19
Initial. Via VIA23SQ_C count = 18
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  9 00:25:15 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  207  Proc 5415 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 65.32
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 25.86
phase1. Layer M3 wire length = 30.31
phase1. Layer M4 wire length = 9.16
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 40
phase1. Via VIA12SQ_C count = 18
phase1. Via VIA23SQ_C count = 18
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun  9 00:25:15 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  207  Proc 5415 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 65.32
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 25.86
phase2. Layer M3 wire length = 30.31
phase2. Layer M4 wire length = 9.16
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 40
phase2. Via VIA12SQ_C count = 18
phase2. Via VIA23SQ_C count = 18
phase2. Via VIA34SQ_C count = 4
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  176  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  207  Proc 5415 

Congestion utilization per direction:
Average vertical track utilization   =  1.19 %
Peak    vertical track utilization   = 14.29 %
Average horizontal track utilization =  1.03 %
Peak    horizontal track utilization = 27.27 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  207  Proc 5415 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5415 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 5415 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Number of wires with overlap after iteration 0 = 7 of 54


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 5415 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 5415 

Number of wires with overlap after iteration 1 = 5 of 50


Wire length and via report:
---------------------------
Number of M1 wires: 6             : 0
Number of M2 wires: 25           VIA12SQ_C: 18
Number of M3 wires: 16           VIA23SQ_C: 21
Number of M4 wires: 3            VIA34SQ_C: 4
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 50                vias: 43

Total M1 wire length: 0.6
Total M2 wire length: 28.0
Total M3 wire length: 30.6
Total M4 wire length: 9.1
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 68.2

Longest M1 wire length: 0.3
Longest M2 wire length: 7.0
Longest M3 wire length: 4.7
Longest M4 wire length: 4.3
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 5415 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 5415 
Total number of nets = 36, of which 0 are not extracted
Total number of open nets = 31, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   89  Alloctr   89  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 5415 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 5415 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 5415 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    68 micron
Total Number of Contacts =             43
Total Number of Wires =                42
Total Number of PtConns =              6
Total Number of Routed Wires =       42
Total Routed Wire Length =           68 micron
Total Number of Routed Contacts =       43
        Layer             M1 :          0 micron
        Layer             M2 :         28 micron
        Layer             M3 :         31 micron
        Layer             M4 :          9 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :          4
        Via   VIA23SQ_C(rot) :         21
        Via        VIA12SQ_C :         18

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 43 vias)
 
    Layer VIA1       =  0.00% (0      / 18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18      vias)
    Layer VIA2       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA3       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 43 vias)
 
    Layer VIA1       =  0.00% (0      / 18      vias)
    Layer VIA2       =  0.00% (0      / 21      vias)
    Layer VIA3       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 43 vias)
 
    Layer VIA1       =  0.00% (0      / 18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18      vias)
    Layer VIA2       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA3       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 36
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-09 00:25:15 / Session:  00:03:27 / Command:  00:00:06 / CPU:  00:00:04 / Memory: 1697 MB (FLW-8100)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-09 00:25:15 / Session:  00:03:27 / Command:  00:00:06 / CPU:  00:00:04 / Memory: 1697 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-06-09 00:25:15 / Session:  00:03:27 / Command:  00:00:06 / CPU:  00:00:04 / Memory: 1697 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 36 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789178 ohm/um, via_r = 0.463861 ohm/cut, c = 0.064122 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071462 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 34, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    40 s (  0.01 hr )  ELAPSE:   207 s (  0.06 hr )  MEM-PEAK:  1696 MB
INFO: Removed total 0 routing shapes from 31 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:    40 s (  0.01 hr )  ELAPSE:   207 s (  0.06 hr )  MEM-PEAK:  1696 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  450447392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  450447392       142.83         24          2          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9        0  450447392       142.83         24
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    40 s (  0.01 hr )  ELAPSE:   208 s (  0.06 hr )  MEM-PEAK:  1696 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
Total 0.0004 seconds to load 24 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 31 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 34 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.5593, cell height 1.6720, cell area 5.9512 for total 24 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696

Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 29          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 6 Iter 30          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         8        142.83  450447392.00          24              0.06      1696
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         8        148.93  432838144.00          28              0.06      1696
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         8        148.93  432838144.00          28              0.06      1696
ISR: Running first pass 
INFO: New Levelizer turned on
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter      27 |      0 

ISR: Running second pass 
INFO: New Levelizer turned on
[ISR-TRACE] Pass 2    Filter stats     #static   #dynamic
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter      27 |      0 

Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         8        148.93  432838144.00          28              0.06      1696
INFO: New Levelizer turned on
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter      27 |      0 


Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.140000

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
Total 0.0004 seconds to load 28 cell instances into cellmap
Moveable cells: 26; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 35 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 38 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.1811, cell height 1.6720, cell area 5.3189 for total 28 placed and application fixed cells
Information: Current block utilization is '0.74740', effective utilization is '0.74745'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
Snapped 26 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5415 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell C_out_reg is placed overlapping with other cells at {{13.944 8.016} {17.896 9.688}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5415 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 5415 
Net statistics:
Total number of nets     = 40
Number of nets to route  = 35
5 nets are fully connected,
 of which 5 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 35, Total Half Perimeter Wire Length (HPWL) 270 microns
HPWL   0 ~   50 microns: Net Count       35     Total HPWL          270 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 5415 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  7.11     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5415 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5415 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5415 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  135  Proc 5415 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  135  Proc 5415 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 223.48
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 98.60
Initial. Layer M3 wire length = 102.06
Initial. Layer M4 wire length = 16.32
Initial. Layer M5 wire length = 1.39
Initial. Layer M6 wire length = 5.12
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 120
Initial. Via VIA12SQ_C count = 64
Initial. Via VIA23SQ_C count = 49
Initial. Via VIA34SQ_C count = 5
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  9 00:25:17 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  135  Proc 5415 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 223.48
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 98.60
phase1. Layer M3 wire length = 102.06
phase1. Layer M4 wire length = 16.32
phase1. Layer M5 wire length = 1.39
phase1. Layer M6 wire length = 5.12
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 120
phase1. Via VIA12SQ_C count = 64
phase1. Via VIA23SQ_C count = 49
phase1. Via VIA34SQ_C count = 5
phase1. Via VIA45SQ_C count = 1
phase1. Via VIA56SQ_C count = 1
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  135  Proc 5415 

Congestion utilization per direction:
Average vertical track utilization   =  5.44 %
Peak    vertical track utilization   = 41.67 %
Average horizontal track utilization =  4.50 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Global Routing] Total (MB): Used  135  Alloctr  135  Proc 5415 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5415 
Using per-layer congestion maps for congestion reduction.
Information: 2.56% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.747 to 0.747. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp estimated wire length 
20.0947% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 606960
Total net wire length: 3.0205e+06
****** eLpp weights (with caps) (no lengths)
Number of nets: 38, of which 35 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.588235, average toggle rate = 0.0870039
Max non-clock toggle rate = 0.0792799
eLpp weight range = (0.168148, 3.61937)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 38
Amt power = 0.1
Non-default weight range: (0.916815, 5.26194)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates    0.0273282    0.588235   0.0870039     0.14787      3.0406
      Power Weights     0.168148     3.61937    0.535329    0.909834      3.0406
      Final Weights     0.916815     5.26194     1.26932     1.16897     3.12237
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=func::nom
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 299.329
Information: Coarse placer active wire length estimate = 46.5722
Information: Coarse placer weighted wire length estimate = 432.659
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 12 out of 28 cells, ratio = 0.428571
Total displacement = 28.855600(um)
Max displacement = 6.408800(um), ctmTdsLR_2_554 (13.184000, 8.016000, 0) => (10.006500, 4.784700, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.69(um)
  0 ~  20% cells displacement <=      0.81(um)
  0 ~  30% cells displacement <=      1.06(um)
  0 ~  40% cells displacement <=      1.72(um)
  0 ~  50% cells displacement <=      2.33(um)
  0 ~  60% cells displacement <=      2.41(um)
  0 ~  70% cells displacement <=      2.61(um)
  0 ~  80% cells displacement <=      2.66(um)
  0 ~  90% cells displacement <=      3.12(um)
  0 ~ 100% cells displacement <=      6.41(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 40 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789108 ohm/um, via_r = 0.463771 ohm/cut, c = 0.064305 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071838 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 38, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 38, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0085 seconds to build cellmap data
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
Total 0.0004 seconds to load 28 cell instances into cellmap, 12 cells are off site row
Moveable cells: 26; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 35 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 38 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.1811, cell height 1.6720, cell area 5.3189 for total 28 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
INFO: Running TieOpt on MG
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.00         8        148.93  432837984.00          28              0.06      1696
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (ripple_adder): 9
Total 0.0004 seconds to load 28 cell instances into cellmap, 12 cells are off site row
Moveable cells: 26; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 35 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 38 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.1811, cell height 1.6720, cell area 5.3189 for total 28 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 29 total shapes.
Cached 54 vias out of 258 total vias.

Legalizing Top Level Design full_adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0082 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 13 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     199.249           28        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.068-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.068-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     28
number of references:                13
number of site rows:                  8
number of locations attempted:      442
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          26 (552 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.528 um ( 0.32 row height)
rms weighted cell displacement:   0.528 um ( 0.32 row height)
max cell displacement:            1.848 um ( 1.11 row height)
avg cell displacement:            0.252 um ( 0.15 row height)
avg weighted cell displacement:   0.252 um ( 0.15 row height)
number of cells moved:               13
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmTdsLR_1_553 (XOR2X1_RVT)
  Input location: (15.1836,13.032)
  Legal location: (13.336,13.032)
  Displacement:   1.848 um ( 1.11 row height)
Cell: U19 (AO222X1_RVT)
  Input location: (15.919,11.3089)
  Legal location: (15.92,13.032)
  Displacement:   1.723 um ( 1.03 row height)
Cell: ctmTdsLR_1_549 (XOR2X1_RVT)
  Input location: (6.4296,11.963)
  Legal location: (6.496,13.032)
  Displacement:   1.071 um ( 0.64 row height)
Cell: U17 (AO222X1_RVT)
  Input location: (6.1506,7.1761)
  Legal location: (6.192,8.016)
  Displacement:   0.841 um ( 0.50 row height)
Cell: U18 (AO222X1_RVT)
  Input location: (13.5449,11.4904)
  Legal location: (14.248,11.36)
  Displacement:   0.715 um ( 0.43 row height)
Cell: U16 (AO222X1_RVT)
  Input location: (7.6376,5.6557)
  Legal location: (7.712,6.344)
  Displacement:   0.692 um ( 0.41 row height)
Cell: ctmTdsLR_2_550 (XOR2X1_RVT)
  Input location: (6.5774,9.26)
  Legal location: (6.952,9.688)
  Displacement:   0.569 um ( 0.34 row height)
Cell: ctmTdsLR_1_547 (XOR2X1_RVT)
  Input location: (7.2693,3.4598)
  Legal location: (7.256,3)
  Displacement:   0.460 um ( 0.28 row height)
Cell: reg2_reg[3] (DFFX1_RVT)
  Input location: (9.84,13.032)
  Legal location: (9.384,13.032)
  Displacement:   0.456 um ( 0.27 row height)
Cell: ctmTdsLR_2_548 (XOR2X1_RVT)
  Input location: (4.687,3.2082)
  Legal location: (4.672,3)
  Displacement:   0.209 um ( 0.12 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 13 out of 28 cells, ratio = 0.464286
Total displacement = 9.461600(um)
Max displacement = 1.847600(um), ctmTdsLR_1_553 (17.767599, 13.032000, 6) => (15.920000, 14.704000, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.09(um)
  0 ~  20% cells displacement <=      0.11(um)
  0 ~  30% cells displacement <=      0.13(um)
  0 ~  40% cells displacement <=      0.46(um)
  0 ~  50% cells displacement <=      0.47(um)
  0 ~  60% cells displacement <=      0.76(um)
  0 ~  70% cells displacement <=      0.83(um)
  0 ~  80% cells displacement <=      0.88(um)
  0 ~  90% cells displacement <=      1.14(um)
  0 ~ 100% cells displacement <=      1.85(um)
Information: The net parasitics of block full_adder are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 40 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder'. (NEX-022)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789108 ohm/um, via_r = 0.463771 ohm/cut, c = 0.064305 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071838 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 38, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 38, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
Total 0.0004 seconds to load 28 cell instances into cellmap
Moveable cells: 26; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 35 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 38 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.1811, cell height 1.6720, cell area 5.3189 for total 28 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
[icc2-lic Mon Jun  9 00:25:18 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  9 00:25:18 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:18 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:18 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:18 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:18 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:18 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:18 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:18 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:18 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:18 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:18 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:18 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:18 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:18 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:18 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:18 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:18 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:18 2025] Check-out of alternate set of keys directly with queueing was successful
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block full_adder are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5415 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5415 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5415 
Net statistics:
Total number of nets     = 40
Number of nets to route  = 36
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 36, Total Half Perimeter Wire Length (HPWL) 328 microns
HPWL   0 ~   50 microns: Net Count       36     Total HPWL          328 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5415 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.47     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5415 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5415 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5415 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 5415 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.32%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 261.25
Initial. Layer M1 wire length = 7.17
Initial. Layer M2 wire length = 131.28
Initial. Layer M3 wire length = 99.68
Initial. Layer M4 wire length = 16.32
Initial. Layer M5 wire length = 1.68
Initial. Layer M6 wire length = 5.12
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 127
Initial. Via VIA12SQ_C count = 71
Initial. Via VIA23SQ_C count = 49
Initial. Via VIA34SQ_C count = 5
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  9 00:25:18 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.32%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 261.25
phase1. Layer M1 wire length = 7.63
phase1. Layer M2 wire length = 131.28
phase1. Layer M3 wire length = 99.22
phase1. Layer M4 wire length = 16.32
phase1. Layer M5 wire length = 1.68
phase1. Layer M6 wire length = 5.12
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 123
phase1. Via VIA12SQ_C count = 69
phase1. Via VIA23SQ_C count = 47
phase1. Via VIA34SQ_C count = 5
phase1. Via VIA45SQ_C count = 1
phase1. Via VIA56SQ_C count = 1
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun  9 00:25:18 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 261.25
phase2. Layer M1 wire length = 7.63
phase2. Layer M2 wire length = 131.28
phase2. Layer M3 wire length = 99.22
phase2. Layer M4 wire length = 16.32
phase2. Layer M5 wire length = 1.68
phase2. Layer M6 wire length = 5.12
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 123
phase2. Via VIA12SQ_C count = 69
phase2. Via VIA23SQ_C count = 47
phase2. Via VIA34SQ_C count = 5
phase2. Via VIA45SQ_C count = 1
phase2. Via VIA56SQ_C count = 1
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 

Congestion utilization per direction:
Average vertical track utilization   =  6.14 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  4.73 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5415 
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 40 nets, 36 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 38, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 38, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  432836256
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  432836256       148.93         28          2          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9        0  432836256       148.93         28

Clock-opt Global-routing complete         CPU:    42 s (  0.01 hr )  ELAPSE:   210 s (  0.06 hr )  MEM-PEAK:  1696 MB

runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.47     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00        10        148.93  432836256.00          28              0.06      1696

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789108 ohm/um, via_r = 0.463771 ohm/cut, c = 0.064305 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071838 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00        10        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00        10        148.93  432836256.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00        10        148.93  432836256.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00        10        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00        10        148.93  432836256.00          28              0.06      1696

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 21 Iter  8         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT


register reference list:
   saed32rvt_c/AODFFARX1_RVT
   saed32rvt_c/AODFFARX2_RVT
   saed32rvt_c/AODFFNARX1_RVT
   saed32rvt_c/AODFFNARX2_RVT
   saed32rvt_c/DFFARX1_RVT
   saed32rvt_c/DFFARX2_RVT
   saed32rvt_c/DFFASRX1_RVT
   saed32rvt_c/DFFASRX2_RVT
   saed32rvt_c/DFFASX1_RVT
   saed32rvt_c/DFFASX2_RVT
   saed32rvt_c/DFFNARX1_RVT
   saed32rvt_c/DFFNARX2_RVT
   saed32rvt_c/DFFNASRNX1_RVT
   saed32rvt_c/DFFNASRNX2_RVT
   saed32rvt_c/DFFNASRQX1_RVT
   saed32rvt_c/DFFNASRQX2_RVT
   saed32rvt_c/DFFNASRX1_RVT
   saed32rvt_c/DFFNASRX2_RVT
   saed32rvt_c/DFFNASX1_RVT
   saed32rvt_c/DFFNASX2_RVT
   saed32rvt_c/DFFNX1_RVT
   saed32rvt_c/DFFNX2_RVT
   saed32rvt_c/DFFSSRX1_RVT
   saed32rvt_c/DFFSSRX2_RVT
   saed32rvt_c/DFFX1_RVT
   saed32rvt_c/DFFX2_RVT
   saed32rvt_c/LARX1_RVT
   saed32rvt_c/LARX2_RVT
   saed32rvt_c/LASRNX1_RVT
   saed32rvt_c/LASRNX2_RVT
   saed32rvt_c/LASRQX1_RVT
   saed32rvt_c/LASRQX2_RVT
   saed32rvt_c/LASRX1_RVT
   saed32rvt_c/LASRX2_RVT
   saed32rvt_c/LASX1_RVT
   saed32rvt_c/LASX2_RVT
   saed32rvt_c/LATCHX1_RVT
   saed32rvt_c/LATCHX2_RVT
   saed32rvt_c/LNANDX1_RVT
   saed32rvt_c/LNANDX2_RVT
   saed32rvt_c/RDFFARX1_RVT
   saed32rvt_c/RDFFARX2_RVT
   saed32rvt_c/RDFFNARX1_RVT
   saed32rvt_c/RDFFNARX2_RVT
   saed32rvt_c/RDFFNSRARX1_RVT
   saed32rvt_c/RDFFNSRARX2_RVT
   saed32rvt_c/RDFFNSRASRNX1_RVT
   saed32rvt_c/RDFFNSRASRNX2_RVT
   saed32rvt_c/RDFFNSRASRQX1_RVT
   saed32rvt_c/RDFFNSRASRQX2_RVT
   saed32rvt_c/RDFFNSRASRX1_RVT
   saed32rvt_c/RDFFNSRASRX2_RVT
   saed32rvt_c/RDFFNSRASX1_RVT
   saed32rvt_c/RDFFNSRASX2_RVT
   saed32rvt_c/RDFFNSRX1_RVT
   saed32rvt_c/RDFFNSRX2_RVT
   saed32rvt_c/RDFFNX1_RVT
   saed32rvt_c/RDFFNX2_RVT
   saed32rvt_c/RDFFSRARX1_RVT
   saed32rvt_c/RDFFSRARX2_RVT
   saed32rvt_c/RDFFSRASRX1_RVT
   saed32rvt_c/RDFFSRASRX2_RVT
   saed32rvt_c/RDFFSRASX1_RVT
   saed32rvt_c/RDFFSRASX2_RVT
   saed32rvt_c/RDFFSRSSRX1_RVT
   saed32rvt_c/RDFFSRX1_RVT
   saed32rvt_c/RDFFSRX2_RVT
   saed32rvt_c/RDFFX1_RVT
   saed32rvt_c/RDFFX2_RVT
   saed32rvt_c/RSDFFARX1_RVT
   saed32rvt_c/RSDFFARX2_RVT
   saed32rvt_c/RSDFFNARX1_RVT
   saed32rvt_c/RSDFFNARX2_RVT
   saed32rvt_c/RSDFFNSRARX1_RVT
   saed32rvt_c/RSDFFNSRARX2_RVT
   saed32rvt_c/RSDFFNSRASRNX1_RVT
   saed32rvt_c/RSDFFNSRASRNX2_RVT
   saed32rvt_c/RSDFFNSRASRQX1_RVT
   saed32rvt_c/RSDFFNSRASRQX2_RVT
   saed32rvt_c/RSDFFNSRASRX1_RVT
   saed32rvt_c/RSDFFNSRASRX2_RVT
   saed32rvt_c/RSDFFNSRASX1_RVT
   saed32rvt_c/RSDFFNSRASX2_RVT
   saed32rvt_c/RSDFFNSRX1_RVT
   saed32rvt_c/RSDFFNSRX2_RVT
   saed32rvt_c/RSDFFNX1_RVT
   saed32rvt_c/RSDFFNX2_RVT
   saed32rvt_c/RSDFFSRARX1_RVT
   saed32rvt_c/RSDFFSRARX2_RVT
   saed32rvt_c/RSDFFSRASRX1_RVT
   saed32rvt_c/RSDFFSRASRX2_RVT
   saed32rvt_c/RSDFFSRASX1_RVT
   saed32rvt_c/RSDFFSRASX2_RVT
   saed32rvt_c/RSDFFSRSSRX1_RVT
   saed32rvt_c/RSDFFSRSSRX2_RVT
   saed32rvt_c/RSDFFSRX1_RVT
   saed32rvt_c/RSDFFSRX2_RVT
   saed32rvt_c/RSDFFX1_RVT
   saed32rvt_c/RSDFFX2_RVT
   saed32rvt_c/SDFFARX1_RVT
   saed32rvt_c/SDFFARX2_RVT
   saed32rvt_c/SDFFASRSX1_RVT
   saed32rvt_c/SDFFASRSX2_RVT
   saed32rvt_c/SDFFASRX1_RVT
   saed32rvt_c/SDFFASRX2_RVT
   saed32rvt_c/SDFFASX1_RVT
   saed32rvt_c/SDFFASX2_RVT
   saed32rvt_c/SDFFNARX1_RVT
   saed32rvt_c/SDFFNARX2_RVT
   saed32rvt_c/SDFFNASRX1_RVT
   saed32rvt_c/SDFFNASRX2_RVT
   saed32rvt_c/SDFFNASX1_RVT
   saed32rvt_c/SDFFNASX2_RVT
   saed32rvt_c/SDFFNX1_RVT
   saed32rvt_c/SDFFNX2_RVT
   saed32rvt_c/SDFFSSRX1_RVT
   saed32rvt_c/SDFFSSRX2_RVT
   saed32rvt_c/SDFFX1_RVT
   saed32rvt_c/SDFFX2_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.002611, elapsed 0.002615, speed up 0.998470.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 2, DR 48), data (VR 0, GR 123, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 51 total shapes.
Layer M2: cached 0 shapes out of 71 total shapes.
Cached 54 vias out of 381 total vias.
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.489079, Leakage = 0.432836, Internal = 0.052105, Switching = 0.004137
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.753841, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.024194, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.753841, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.024194, TNHS = 0.000000, NHVP = 0
    Scenario func::nom
       Path Group **reg2out_default**  WNS = 2.753841, TNS = 0.000000, NVP = 0
       Path Group **in2reg_default**  WNS = 2.787308, TNS = 0.000000, NVP = 0
       Path Group Clock  WNS = 2.955595, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group Clock  WNHS = 0.024194, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.754, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.024, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.955595, tns=0.000000, nvp=0)

CCD: Before drc optimization
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.3500/0.0000, total Tran/Cap cost = 0.3500/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0032

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.753841, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.024194, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.753841, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.024194, TNHS = 0.000000, NHVP = 0
    Scenario func::nom
       Path Group **reg2out_default**  WNS = 2.753841, TNS = 0.000000, NVP = 0
       Path Group **in2reg_default**  WNS = 2.787308, TNS = 0.000000, NVP = 0
       Path Group Clock  WNS = 2.955595, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group Clock  WNHS = 0.024194, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.754, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.024, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.955595, tns=0.000000, nvp=0)
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.3500/0.0000, total Tran/Cap cost = 0.3500/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0093

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.753841, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.024194, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.753841, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.024194, TNHS = 0.000000, NHVP = 0
    Scenario func::nom
       Path Group **reg2out_default**  WNS = 2.753841, TNS = 0.000000, NVP = 0
       Path Group **in2reg_default**  WNS = 2.787308, TNS = 0.000000, NVP = 0
       Path Group Clock  WNS = 2.955595, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group Clock  WNHS = 0.024194, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.754, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.024, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.955595, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.076823, elapsed 0.076955, speed up 0.998285.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.131000

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         8        148.93  432836256.00          28              0.06      1696
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT


register reference list:
   saed32rvt_c/AODFFARX1_RVT
   saed32rvt_c/AODFFARX2_RVT
   saed32rvt_c/AODFFNARX1_RVT
   saed32rvt_c/AODFFNARX2_RVT
   saed32rvt_c/DFFARX1_RVT
   saed32rvt_c/DFFARX2_RVT
   saed32rvt_c/DFFASRX1_RVT
   saed32rvt_c/DFFASRX2_RVT
   saed32rvt_c/DFFASX1_RVT
   saed32rvt_c/DFFASX2_RVT
   saed32rvt_c/DFFNARX1_RVT
   saed32rvt_c/DFFNARX2_RVT
   saed32rvt_c/DFFNASRNX1_RVT
   saed32rvt_c/DFFNASRNX2_RVT
   saed32rvt_c/DFFNASRQX1_RVT
   saed32rvt_c/DFFNASRQX2_RVT
   saed32rvt_c/DFFNASRX1_RVT
   saed32rvt_c/DFFNASRX2_RVT
   saed32rvt_c/DFFNASX1_RVT
   saed32rvt_c/DFFNASX2_RVT
   saed32rvt_c/DFFNX1_RVT
   saed32rvt_c/DFFNX2_RVT
   saed32rvt_c/DFFSSRX1_RVT
   saed32rvt_c/DFFSSRX2_RVT
   saed32rvt_c/DFFX1_RVT
   saed32rvt_c/DFFX2_RVT
   saed32rvt_c/LARX1_RVT
   saed32rvt_c/LARX2_RVT
   saed32rvt_c/LASRNX1_RVT
   saed32rvt_c/LASRNX2_RVT
   saed32rvt_c/LASRQX1_RVT
   saed32rvt_c/LASRQX2_RVT
   saed32rvt_c/LASRX1_RVT
   saed32rvt_c/LASRX2_RVT
   saed32rvt_c/LASX1_RVT
   saed32rvt_c/LASX2_RVT
   saed32rvt_c/LATCHX1_RVT
   saed32rvt_c/LATCHX2_RVT
   saed32rvt_c/LNANDX1_RVT
   saed32rvt_c/LNANDX2_RVT
   saed32rvt_c/RDFFARX1_RVT
   saed32rvt_c/RDFFARX2_RVT
   saed32rvt_c/RDFFNARX1_RVT
   saed32rvt_c/RDFFNARX2_RVT
   saed32rvt_c/RDFFNSRARX1_RVT
   saed32rvt_c/RDFFNSRARX2_RVT
   saed32rvt_c/RDFFNSRASRNX1_RVT
   saed32rvt_c/RDFFNSRASRNX2_RVT
   saed32rvt_c/RDFFNSRASRQX1_RVT
   saed32rvt_c/RDFFNSRASRQX2_RVT
   saed32rvt_c/RDFFNSRASRX1_RVT
   saed32rvt_c/RDFFNSRASRX2_RVT
   saed32rvt_c/RDFFNSRASX1_RVT
   saed32rvt_c/RDFFNSRASX2_RVT
   saed32rvt_c/RDFFNSRX1_RVT
   saed32rvt_c/RDFFNSRX2_RVT
   saed32rvt_c/RDFFNX1_RVT
   saed32rvt_c/RDFFNX2_RVT
   saed32rvt_c/RDFFSRARX1_RVT
   saed32rvt_c/RDFFSRARX2_RVT
   saed32rvt_c/RDFFSRASRX1_RVT
   saed32rvt_c/RDFFSRASRX2_RVT
   saed32rvt_c/RDFFSRASX1_RVT
   saed32rvt_c/RDFFSRASX2_RVT
   saed32rvt_c/RDFFSRSSRX1_RVT
   saed32rvt_c/RDFFSRX1_RVT
   saed32rvt_c/RDFFSRX2_RVT
   saed32rvt_c/RDFFX1_RVT
   saed32rvt_c/RDFFX2_RVT
   saed32rvt_c/RSDFFARX1_RVT
   saed32rvt_c/RSDFFARX2_RVT
   saed32rvt_c/RSDFFNARX1_RVT
   saed32rvt_c/RSDFFNARX2_RVT
   saed32rvt_c/RSDFFNSRARX1_RVT
   saed32rvt_c/RSDFFNSRARX2_RVT
   saed32rvt_c/RSDFFNSRASRNX1_RVT
   saed32rvt_c/RSDFFNSRASRNX2_RVT
   saed32rvt_c/RSDFFNSRASRQX1_RVT
   saed32rvt_c/RSDFFNSRASRQX2_RVT
   saed32rvt_c/RSDFFNSRASRX1_RVT
   saed32rvt_c/RSDFFNSRASRX2_RVT
   saed32rvt_c/RSDFFNSRASX1_RVT
   saed32rvt_c/RSDFFNSRASX2_RVT
   saed32rvt_c/RSDFFNSRX1_RVT
   saed32rvt_c/RSDFFNSRX2_RVT
   saed32rvt_c/RSDFFNX1_RVT
   saed32rvt_c/RSDFFNX2_RVT
   saed32rvt_c/RSDFFSRARX1_RVT
   saed32rvt_c/RSDFFSRARX2_RVT
   saed32rvt_c/RSDFFSRASRX1_RVT
   saed32rvt_c/RSDFFSRASRX2_RVT
   saed32rvt_c/RSDFFSRASX1_RVT
   saed32rvt_c/RSDFFSRASX2_RVT
   saed32rvt_c/RSDFFSRSSRX1_RVT
   saed32rvt_c/RSDFFSRSSRX2_RVT
   saed32rvt_c/RSDFFSRX1_RVT
   saed32rvt_c/RSDFFSRX2_RVT
   saed32rvt_c/RSDFFX1_RVT
   saed32rvt_c/RSDFFX2_RVT
   saed32rvt_c/SDFFARX1_RVT
   saed32rvt_c/SDFFARX2_RVT
   saed32rvt_c/SDFFASRSX1_RVT
   saed32rvt_c/SDFFASRSX2_RVT
   saed32rvt_c/SDFFASRX1_RVT
   saed32rvt_c/SDFFASRX2_RVT
   saed32rvt_c/SDFFASX1_RVT
   saed32rvt_c/SDFFASX2_RVT
   saed32rvt_c/SDFFNARX1_RVT
   saed32rvt_c/SDFFNARX2_RVT
   saed32rvt_c/SDFFNASRX1_RVT
   saed32rvt_c/SDFFNASRX2_RVT
   saed32rvt_c/SDFFNASX1_RVT
   saed32rvt_c/SDFFNASX2_RVT
   saed32rvt_c/SDFFNX1_RVT
   saed32rvt_c/SDFFNX2_RVT
   saed32rvt_c/SDFFSSRX1_RVT
   saed32rvt_c/SDFFSSRX2_RVT
   saed32rvt_c/SDFFX1_RVT
   saed32rvt_c/SDFFX2_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 2 engines
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_REGISTER_POWER, 
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.003901, elapsed 0.003908, speed up 0.998209.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 2, DR 48), data (VR 0, GR 123, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.489079, Leakage = 0.432836, Internal = 0.052105, Switching = 0.004137
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.753841, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.024194, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.753841, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.024194, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.754, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.024, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.955595, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 2.753841, unweighted tns = 0.000000
          isHold: wns = 0.024194, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997580
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997504
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.996857

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.753841, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.024194, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.753841, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.024194, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.754, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.024, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.955595, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998326
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997837
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997706
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.997275
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.998776
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 95.96%
     Prepare moo/get initial QOR:                0.69%
     Commit/annotate budget:                     0.60%
     Solve runtime: 2.46% of which 1.79% is incremental-LP runtime
     Other:                                      0.29%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.000000
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.997243

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.764046, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.023357, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 2.764046, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.023357, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.764, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.023, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.955218, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.129176, elapsed 0.129405, speed up 0.998230.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
INFO: New Levelizer turned on
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter      27 |      0 

Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
INFO: New Levelizer turned on
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter      27 |      0 


Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.128000


Clock-opt route preserve complete         CPU:    44 s (  0.01 hr )  ELAPSE:   212 s (  0.06 hr )  MEM-PEAK:  1696 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  9 00:25:20 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  9 00:25:20 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:20 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:20 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 51 total shapes.
Layer M2: cached 0 shapes out of 71 total shapes.
Cached 54 vias out of 381 total vias.

Legalizing Top Level Design full_adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0086 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 13 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     199.249           28        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.069-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.069-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     28
number of references:                13
number of site rows:                  8
number of locations attempted:      406
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          26 (552 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: reg2_reg[3] (DFFX1_RVT)
  Input location: (9.384,13.032)
  Legal location: (9.384,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[0] (DFFX1_RVT)
  Input location: (3,4.672)
  Legal location: (3,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[1] (DFFX1_RVT)
  Input location: (3,6.344)
  Legal location: (3,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[2] (DFFX1_RVT)
  Input location: (13.944,3)
  Legal location: (13.944,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (AO222X1_RVT)
  Input location: (7.712,6.344)
  Legal location: (7.712,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[3] (DFFX1_RVT)
  Input location: (13.792,6.344)
  Legal location: (13.792,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U19 (AO222X1_RVT)
  Input location: (15.92,13.032)
  Legal location: (15.92,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (AO222X1_RVT)
  Input location: (14.248,11.36)
  Legal location: (14.248,11.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U17 (AO222X1_RVT)
  Input location: (6.192,8.016)
  Legal location: (6.192,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg2_reg[2] (DFFX1_RVT)
  Input location: (13.488,14.704)
  Legal location: (13.488,14.704)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.261
Total Legalizer Wall Time: 0.261
----------------------------------------------------------------

Clock-opt legalization complete           CPU:    44 s (  0.01 hr )  ELAPSE:   212 s (  0.06 hr )  MEM-PEAK:  1696 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =    19 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Mon Jun  9 00:25:20 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  9 00:25:20 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:20 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:20 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block full_adder are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5415 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5415 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5415 
Net statistics:
Total number of nets     = 40
Number of nets to route  = 37
40 nets are fully connected,
 of which 3 are detail routed and 35 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 4 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL            4 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5415 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.51     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5415 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5415 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5415 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 5415 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 261.25
Initial. Layer M1 wire length = 7.63
Initial. Layer M2 wire length = 131.28
Initial. Layer M3 wire length = 99.22
Initial. Layer M4 wire length = 16.32
Initial. Layer M5 wire length = 1.68
Initial. Layer M6 wire length = 5.12
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 125
Initial. Via VIA12SQ_C count = 70
Initial. Via VIA23SQ_C count = 48
Initial. Via VIA34SQ_C count = 5
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  9 00:25:20 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 261.25
phase1. Layer M1 wire length = 7.63
phase1. Layer M2 wire length = 131.28
phase1. Layer M3 wire length = 99.22
phase1. Layer M4 wire length = 16.32
phase1. Layer M5 wire length = 1.68
phase1. Layer M6 wire length = 5.12
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 125
phase1. Via VIA12SQ_C count = 70
phase1. Via VIA23SQ_C count = 48
phase1. Via VIA34SQ_C count = 5
phase1. Via VIA45SQ_C count = 1
phase1. Via VIA56SQ_C count = 1
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun  9 00:25:21 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 261.25
phase2. Layer M1 wire length = 7.63
phase2. Layer M2 wire length = 131.28
phase2. Layer M3 wire length = 99.22
phase2. Layer M4 wire length = 16.32
phase2. Layer M5 wire length = 1.68
phase2. Layer M6 wire length = 5.12
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 125
phase2. Via VIA12SQ_C count = 70
phase2. Via VIA23SQ_C count = 48
phase2. Via VIA34SQ_C count = 5
phase2. Via VIA45SQ_C count = 1
phase2. Via VIA56SQ_C count = 1
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Jun  9 00:25:21 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 261.25
phase3. Layer M1 wire length = 7.63
phase3. Layer M2 wire length = 131.28
phase3. Layer M3 wire length = 99.22
phase3. Layer M4 wire length = 16.32
phase3. Layer M5 wire length = 1.68
phase3. Layer M6 wire length = 5.12
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 125
phase3. Via VIA12SQ_C count = 70
phase3. Via VIA23SQ_C count = 48
phase3. Via VIA34SQ_C count = 5
phase3. Via VIA45SQ_C count = 1
phase3. Via VIA56SQ_C count = 1
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 

Congestion utilization per direction:
Average vertical track utilization   =  6.14 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  4.63 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5415 

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt Incremental Global-routing complete  CPU:    45 s (  0.01 hr )  ELAPSE:   213 s (  0.06 hr )  MEM-PEAK:  1696 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 40 nets, 36 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 38, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 38, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
INFO: creating 4(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (ripple_adder): 20
Total 0.0005 seconds to load 28 cell instances into cellmap
Moveable cells: 26; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 35 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 38 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0943, cell height 1.6720, cell area 5.1736 for total 28 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (178960 163760)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.51     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00        10        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 36 Iter  4         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 36 Iter  5         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 36 Iter  6         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696

Clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 37 Iter  2         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 37 Iter  3         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 37 Iter  4         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 37 Iter  5         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 37 Iter  6         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 37 Iter  7         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 37 Iter  8         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 37 Iter  9         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 37 Iter 10         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 37 Iter 11         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 37 Iter 12         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Design Average RC for design ripple_adder  (NEX-011)
Information: r = 1.789143 ohm/um, via_r = 0.463816 ohm/cut, c = 0.064288 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.670201 ohm/um, via_r = 0.581687 ohm/cut, c = 0.071823 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Clock-opt optimization Phase 38 Iter  5         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696

Clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2         0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.129000


Clock-opt route preserve complete         CPU:    45 s (  0.01 hr )  ELAPSE:   213 s (  0.06 hr )  MEM-PEAK:  1696 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2025-06-09 00:25:21 / Session:  00:03:33 / Command:  00:00:12 / CPU:  00:00:10 / Memory: 1697 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.00         8        144.86  376349568.00          28              0.06      1696
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  9 00:25:21 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  9 00:25:21 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:21 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:21 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:21 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:21 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:21 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:21 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:21 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:21 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:21 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:21 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:21 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:21 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:21 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:21 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:21 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:21 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:21 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 51 total shapes.
Layer M2: cached 0 shapes out of 68 total shapes.
Cached 54 vias out of 381 total vias.

Legalizing Top Level Design full_adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0086 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 13 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     199.249           28        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 98 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.070-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ripple_adder_SITE_unit.070-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     28
number of references:                13
number of site rows:                  8
number of locations attempted:      406
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          26 (552 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: reg2_reg[3] (DFFX1_RVT)
  Input location: (9.384,13.032)
  Legal location: (9.384,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[0] (DFFX1_RVT)
  Input location: (3,4.672)
  Legal location: (3,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[1] (DFFX1_RVT)
  Input location: (3,6.344)
  Legal location: (3,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[2] (DFFX1_RVT)
  Input location: (13.944,3)
  Legal location: (13.944,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (AO222X1_RVT)
  Input location: (7.712,6.344)
  Legal location: (7.712,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg1_reg[3] (DFFX1_RVT)
  Input location: (13.792,6.344)
  Legal location: (13.792,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U19 (AO222X1_RVT)
  Input location: (15.92,13.032)
  Legal location: (15.92,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (AO222X1_RVT)
  Input location: (14.248,11.36)
  Legal location: (14.248,11.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U17 (AO222X1_RVT)
  Input location: (6.192,8.016)
  Legal location: (6.192,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg2_reg[2] (DFFX1_RVT)
  Input location: (13.488,14.704)
  Legal location: (13.488,14.704)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.268
Total Legalizer Wall Time: 0.269
----------------------------------------------------------------

Clock-opt legalization complete           CPU:    45 s (  0.01 hr )  ELAPSE:   214 s (  0.06 hr )  MEM-PEAK:  1696 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =    18 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Mon Jun  9 00:25:22 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  9 00:25:22 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  9 00:25:22 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:22 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:22 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  9 00:25:22 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:22 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:22 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  9 00:25:22 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:22 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:22 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:22 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:22 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  9 00:25:22 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  9 00:25:22 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:22 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  9 00:25:22 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:22 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  9 00:25:22 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block full_adder are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5415 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ripple_adder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5415 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,20.90um,19.38um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5415 
Net statistics:
Total number of nets     = 40
Number of nets to route  = 37
40 nets are fully connected,
 of which 3 are detail routed and 35 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5415 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  6.51     on layer (1)    M1
Average gCell capacity  9.86     on layer (2)    M2
Average gCell capacity  5.12     on layer (3)    M3
Average gCell capacity  4.92     on layer (4)    M4
Average gCell capacity  2.53     on layer (5)    M5
Average gCell capacity  2.15     on layer (6)    M6
Average gCell capacity  1.03     on layer (7)    M7
Average gCell capacity  1.12     on layer (8)    M8
Average gCell capacity  0.58     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 10.67         on layer (1)    M1
Average number of tracks per gCell 10.62         on layer (2)    M2
Average number of tracks per gCell 5.42  on layer (3)    M3
Average number of tracks per gCell 5.38  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.46  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5415 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5415 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5415 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 5415 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 261.25
Initial. Layer M1 wire length = 7.63
Initial. Layer M2 wire length = 131.28
Initial. Layer M3 wire length = 99.22
Initial. Layer M4 wire length = 16.32
Initial. Layer M5 wire length = 1.68
Initial. Layer M6 wire length = 5.12
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 125
Initial. Via VIA12SQ_C count = 70
Initial. Via VIA23SQ_C count = 48
Initial. Via VIA34SQ_C count = 5
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  9 00:25:22 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 261.25
phase1. Layer M1 wire length = 7.63
phase1. Layer M2 wire length = 131.28
phase1. Layer M3 wire length = 99.22
phase1. Layer M4 wire length = 16.32
phase1. Layer M5 wire length = 1.68
phase1. Layer M6 wire length = 5.12
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 125
phase1. Via VIA12SQ_C count = 70
phase1. Via VIA23SQ_C count = 48
phase1. Via VIA34SQ_C count = 5
phase1. Via VIA45SQ_C count = 1
phase1. Via VIA56SQ_C count = 1
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun  9 00:25:22 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 261.25
phase2. Layer M1 wire length = 7.63
phase2. Layer M2 wire length = 131.28
phase2. Layer M3 wire length = 99.22
phase2. Layer M4 wire length = 16.32
phase2. Layer M5 wire length = 1.68
phase2. Layer M6 wire length = 5.12
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 125
phase2. Via VIA12SQ_C count = 70
phase2. Via VIA23SQ_C count = 48
phase2. Via VIA34SQ_C count = 5
phase2. Via VIA45SQ_C count = 1
phase2. Via VIA56SQ_C count = 1
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Jun  9 00:25:22 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 261.25
phase3. Layer M1 wire length = 7.63
phase3. Layer M2 wire length = 131.28
phase3. Layer M3 wire length = 99.22
phase3. Layer M4 wire length = 16.32
phase3. Layer M5 wire length = 1.68
phase3. Layer M6 wire length = 5.12
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 125
phase3. Via VIA12SQ_C count = 70
phase3. Via VIA23SQ_C count = 48
phase3. Via VIA34SQ_C count = 5
phase3. Via VIA45SQ_C count = 1
phase3. Via VIA56SQ_C count = 1
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 

Congestion utilization per direction:
Average vertical track utilization   =  6.14 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  4.63 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 5415 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5415 

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt Incremental Global-routing complete  CPU:    46 s (  0.01 hr )  ELAPSE:   214 s (  0.06 hr )  MEM-PEAK:  1696 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454287461  6.565921431750  9.017937505874  76.080437209339  8.634309270309  0.781231040852  7.442083611238  3.181156049079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787832247  8.763589305019  1.911351036960  31.317143309427  0.014858560921  4.045008844037  5.020605516976  6.345884229962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551116982  7.835139040708  8.372519099733  79.470137444586  7.609745804500  3.894387764966  9.819999961759  1.487347087763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173531613  9.852544278307  0.210066110127  82.129525754570  7.466544817417  8.788080607826  8.572536984759  1.334182635409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  49.126949995845  6.246989802200  2.738713339211  6.086733006504  8.868234594724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  38.209953024446  3.794571532270  0.705453568271  6.012888917343  3.718510993956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  67.037440217031  0.435149093302  6.662697226730  8.833424549383  2.924350216216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631259359  5.213535621450  4.512012804123  82.795541853000  5.220018359496  1.353310738724  6.508164685577  3.718848483731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327546769  7.943493466056  3.877015511999  24.931969250820  2.625089640396  0.179198542141  1.696278330334  1.418335537515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433041463  7.138041576385  4.361330991019  21.131181998206  1.031916009717  5.295625807259  5.477269563008  6.963367403103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605055657  8.038173954134  9.639287277774  86.819133210485  0.500017715962  5.658339245567  2.147545072894  4.543874616565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260732464  6.239500865279  3.702212269387  53.446690131424  2.940670181470  5.278998866131  8.072329641465  7.879322478763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795977596  7.847396992519  4.305671704023  20.150964403284  5.095801841440  1.512373270128  7.396892920513  5.512169827835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266667907  8.063326107028  4.288630187880  91.352097630072  3.435305018009  0.373269850450  4.947802603928  1.736316139852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263772509823  6.528340840039  5.386746381676  08.474689274740  2.249519928396  9.662152075706  1.856261398134  4.610361814723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240933584843  9.499448195002  4.902068601492  87.635998410405  1.691913326329  7.689211504170  9.512091790006  7.443546609230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361685277  2.683894891150  7.652116996953  60.257217346656  2.623004761238  7.955582526136  9.931131597763  5.100721709625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612042422  5.277311370679  1.040823519141  05.086259012866  9.380234987421  8.426033125858  4.450248225513  6.313593595213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368910550  3.386714165139  2.542123053166  53.183387327011  2.330824509674  2.560749910998  5.851474564042  3.276467697943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790889360  2.913670488141  5.902020920846  82.151096095117  7.467461526876  3.171276521421  9.815920940044  4.331414637138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641415702  7.411336370363  6.944246976650  95.578274810874  8.021800265652  8.944016438324  5.316104393421  6.051556578038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639917937  5.058743328567  8.009339863439  93.168785381239  6.408531234812  4.112385981156  0.490796192250  2.608324646239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221811351  0.369609851238  4.109427001484  86.064909645006  4.440389812434  3.169768145884  2.299621420116  7.950775967847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118272519  0.997333667537  8.244586760973  59.400798494385  3.649673601728  7.617593287347  0.877632306393  2.667679078063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100110066  1.101274932476  6.554570746653  49.539863388088  2.078272364365  7.847593134182  6.354090479263  7.726098236528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816653657  7.674860632118  0.795845624697  99.487797338711  9.392120878562  8.065040668234  5.947245090240  9.336848439499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269905588  3.460719540419  4.824446379456  16.787495305451  1.682720804617  7.173435518510  9.939562908373  3.617852772683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947317690  0.649322423268  1.017031043513  91.398711262695  8.267312625253  3.493834724350  2.162169383179  6.121424225277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634412012  8.041234999078  2.653000522000  84.959656953318  3.387250390993  4.855775518848  4.837311454829  3.680105503386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421693777015  5.119998113610  0.050820262507  97.868655779196  1.421425488007  1.303343218335  5.375155850943  7.909893602913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524984261330  9.910198833632  2.798206103190  55.803191095623  4.072509853467  3.630088763367  4.031037047093  6.415157027411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479539287  2.777744301437  4.010485050000  62.965641458337  8.455686523743  8.728946343874  6.165659412178  6.390179375058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413823602212  2.693871064183  1.931424294066  96.620721078996  4.661322458527  4.414659679322  4.787635091811  2.219113510369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224205671  7.040238911602  0.003284509589  07.120067312371  4.701291772090  7.205137312169  8.278351598268  1.183725190997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314188630  1.878805031815  3.230072343539  49.896656173267  0.504518323000  4.039283536316  1.398525640544  1.002100661101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261425286746  3.816766743086  1.874740224950  88.999525462150  2.757075232469  1.981346410361  8.147231410715  8.167536577674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711154802068  6.014924669117  0.010405169190  22.979853489219  7.041713998299  5.900069243546  6.092308626814  2.690055883460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772637552116  9.969532921349  9.946656262309  36.328943755580  7.261373317339  3.977637900721  7.096252747515  9.474176900649
3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  1.424225277311  1.567821940823  5.191416404243  1.612866938022  38.580874226031  3.258598836446  0.255138113593  5.952135554075  6.345120128041
2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.412422442123  0.531661214963  2.727011233081  34.702308360747  1.109999237672  3.640425076467  6.979434132421  6.938770155119
9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642545802020  9.208464111734  1.495117746745  04.974329971274  7.214223291128  7.400446131414  6.371380613524  9.843613309910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766844246  9.766505453452  9.210874802189  91.362184744014  6.383259792302  1.934218851556  5.780381937302  4.796392872777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046708909339  8.634395212403  0.781239640852  01.054780912383  1.811574876994  9.922504408324  6.462395206413  8.237022122693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414009427  0.014844502025  4.045006444037  87.830909969766  3.458856675829  2.201169750775  9.678473167786  2.243056717040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408144586  7.609731846604  3.894385364966  25.723843417591  4.873484253830  1.063934467679  0.780633469831  3.142886301878
Information: The stitching and editing of coupling caps is turned OFF for design 'RIPPLE_ADDER_LIBfinal:ripple_adder.design'. (TIM-125)
Information: Design ripple_adder has 40 nets, 35 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'full_adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 38, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 38, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  376349568
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9     2.2500        0  376349568       144.86         28          2          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        9        0  376349568       144.86         28

Clock-opt command complete                CPU:    46 s (  0.01 hr )  ELAPSE:   214 s (  0.06 hr )  MEM-PEAK:  1696 MB
Clock-opt command statistics  CPU=6 sec (0.00 hr) ELAPSED=7 sec (0.00 hr) MEM-PEAK=1.656 GB
1
TEST: runCore finalOptoEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2025-06-09 00:25:22 / Session:  00:03:34 / Command:  00:00:13 / CPU:  00:00:11 / Memory: 1697 MB (FLW-8100)
1
###########################################################
###  to report qor the respective CTS
############################################################
#
#report_clock_qor
#report_clock_qor -largest 2 -show_verbose_paths
#report_clock_qor -largest 2 -show_verbose_paths > cts_ccd.rpt
##########################################################
#  to save the block
########################################################
save_block -as full_adder_cts_CCD
Information: Saving 'RIPPLE_ADDER_LIBfinal:ripple_adder.design' to 'RIPPLE_ADDER_LIBfinal:full_adder_cts_CCD.design'. (DES-028)
1
save_lib
Saving library 'RIPPLE_ADDER_LIBfinal'
1
Information: 56 out of 66 POW-080 messages were not printed due to limit 10  (MSG-3913)
#######################################################
# set app options
#########################################################
#
set_app_options -name route.global.crosstalk_driven -value false
route.global.crosstalk_driven false
#track assignment
set_app_options -name route.track.timing_driven -value true
route.track.timing_driven true
set_app_options -name route.track.crosstalk_driven -value true
route.track.crosstalk_driven true
#
#detail route 
set_app_options -name route.detail.timing_driven -value true
route.detail.timing_driven true
set_app_options -name route.detail.save_after_iterations -value false
Error: Invalid value 'false' specified for option 'route.detail.save_after_iterations'
        Use error_info for more info. (CMD-013)
Information: script '/home/student/Downloads/RTL2GDSII/ICCII/scripts/route.tcl'
                stopped at line 16 due to error. (CMD-081)
Extended error info:
Invalid value 'false' specified for option 'route.detail.save_after_iterations'
    while executing
"set_app_options -name route.detail.save_after_iterations -value false"
    (file "/home/student/Downloads/RTL2GDSII/ICCII/scripts/route.tcl" line 16)
 -- End Extended Error Info
Error  when sourcing file /home/student/Downloads/RTL2GDSII/ICCII/scripts/route.tcl
       Tcl stack follows:
Invalid value 'false' specified for option 'route.detail.save_after_iterations'
    while executing
"set_app_options -name route.detail.save_after_iterations -value false"
    (file "/home/student/Downloads/RTL2GDSII/ICCII/scripts/route.tcl" line 16)
    invoked from within
"source -verbose -echo /home/student/Downloads/RTL2GDSII/ICCII/scripts/route.tcl"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: {source -verbose -echo /home/student/Downloads/RTL2GDSII/ICCII/scripts/route.tcl}"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: $source_cmd "
[icc2-lic Mon Jun  9 00:25:45 2025] Sending check-in request for 'ICCompilerII-8'
[icc2-lic Mon Jun  9 00:25:46 2025] Check-in completed for 'ICCompilerII-8'
[icc2-lic Mon Jun  9 00:25:46 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  9 00:25:46 2025] Checkout check request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  9 00:25:46 2025] Sending check-in request for 'ICCompilerII-NX'
[icc2-lic Mon Jun  9 00:25:46 2025] Check-in completed for 'ICCompilerII-NX'
[icc2-lic Mon Jun  9 00:25:46 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  9 00:25:46 2025] Checkout check request for 'ICCompilerII-NX' returned 1 
