#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec 27 01:40:39 2024
# Process ID: 3132
# Current directory: C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.runs/synth_1
# Command line: vivado.exe -log processor_top1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_top1.tcl
# Log file: C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.runs/synth_1/processor_top1.vds
# Journal file: C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.runs/synth_1\vivado.jou
# Running On: Tizen, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8345 MB
#-----------------------------------------------------------
source processor_top1.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 456.125 ; gain = 183.344
Command: read_checkpoint -auto_incremental -incremental C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/utils_1/imports/synth_1/riscv_processor_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/utils_1/imports/synth_1/riscv_processor_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top processor_top1 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2444
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 911.664 ; gain = 437.168
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'rs1_data', assumed default net type 'wire' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:100]
INFO: [Synth 8-11241] undeclared symbol 'rs2_data', assumed default net type 'wire' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:101]
INFO: [Synth 8-6157] synthesizing module 'processor_top1' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/pipeline_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/instruction_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/instruction_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/pipeline_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/pipeline_stage.sv:27]
INFO: [Synth 8-6157] synthesizing module 'instruction_decode' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/instruction_decode.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'instruction_decode' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/instruction_decode.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/pipeline_stage.sv:27]
INFO: [Synth 8-6157] synthesizing module 'ex_stage' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/pipeline_stage.sv:48]
INFO: [Synth 8-6157] synthesizing module 'alu_64bit' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/alu_64bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu_64bit' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/alu_64bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ex_stage' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/pipeline_stage.sv:48]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/pipeline_stage.sv:65]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/pipeline_stage.sv:65]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/pipeline_stage.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/pipeline_stage.sv:83]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/control_unit.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/control_unit.sv:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/control_unit.sv:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/control_unit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/control_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:1]
WARNING: [Synth 8-689] width (1) of port connection 'rs1_data' does not match port width (64) of module 'register_file' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:100]
WARNING: [Synth 8-689] width (1) of port connection 'rs2_data' does not match port width (64) of module 'register_file' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'processor_top1' (0#1) [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:1]
WARNING: [Synth 8-7137] Register registers_reg[31] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[30] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[29] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[28] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[27] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[26] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[25] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[24] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[23] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[22] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[21] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[20] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[19] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[18] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[17] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[16] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[15] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[14] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[13] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[12] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[11] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[10] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[9] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[8] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[7] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[6] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[5] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-7137] Register registers_reg[4] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/register_file.sv:19]
WARNING: [Synth 8-3848] Net a in module/entity processor_top1 does not have driver. [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:17]
WARNING: [Synth 8-3848] Net b in module/entity processor_top1 does not have driver. [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:17]
WARNING: [Synth 8-3848] Net address in module/entity processor_top1 does not have driver. [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:18]
WARNING: [Synth 8-7129] Port reg_write in module wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[63] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[62] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[61] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[60] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[59] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[58] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[57] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[56] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[55] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[54] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[53] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[52] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[51] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[50] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[49] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[48] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[47] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[46] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[45] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[44] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[43] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[42] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[41] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[40] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[39] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[38] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[37] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[36] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[35] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[34] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[33] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[32] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mem_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module ex_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ex_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[1] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[0] in module instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1023.355 ; gain = 548.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1023.355 ; gain = 548.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1023.355 ; gain = 548.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/utils_1/imports/synth_1/riscv_processor_top.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1023.355 ; gain = 548.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1023.355 ; gain = 548.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1023.355 ; gain = 548.859
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   3 Input   64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 36    
+---RAMs : 
	              64K Bit	(1024 X 64 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 3     
	   8 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1236.625 ; gain = 762.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|instruction_memory | memory     | 1024x21       | LUT            | 
|processor_top1     | p_0_out    | 1024x21       | LUT            | 
+-------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1236.625 ; gain = 762.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1236.625 ; gain = 762.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1236.625 ; gain = 762.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1236.625 ; gain = 762.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1236.625 ; gain = 762.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1236.625 ; gain = 762.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1236.625 ; gain = 762.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1236.625 ; gain = 762.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1236.625 ; gain = 762.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 96 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1236.625 ; gain = 762.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1236.625 ; gain = 762.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1236.625 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1339.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5b1dbd7b
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 96 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 1339.852 ; gain = 871.941
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.runs/synth_1/processor_top1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_top1_utilization_synth.rpt -pb processor_top1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 01:42:01 2024...
