# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:57 on May 02,2018
# vlog -reportprogress 300 ./MT1MUX.sv 
# -- Compiling module MT1MUX
# 
# Top level modules:
# 	MT1MUX
# End time: 12:08:57 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:57 on May 02,2018
# vlog -reportprogress 300 ./MT1_2.sv 
# -- Compiling module MT1_2
# -- Compiling module MT1_2test
# 
# Top level modules:
# 	MT1_2
# 	MT1_2test
# End time: 12:08:57 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_2Test 
# Start time: 12:08:58 on May 02,2018
# ** Error: (vsim-3170) Could not find 'MT1_2Test'.
#         Searched libraries:
#             C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/midterm/MT1_2/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 13
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:19 on May 02,2018
# vlog -reportprogress 300 ./MT1MUX.sv 
# -- Compiling module MT1MUX
# 
# Top level modules:
# 	MT1MUX
# End time: 12:09:19 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:19 on May 02,2018
# vlog -reportprogress 300 ./MT1_2.sv 
# -- Compiling module MT1_2
# -- Compiling module MT1_2test
# 
# Top level modules:
# 	MT1_2
# 	MT1_2test
# End time: 12:09:19 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_2test 
# Start time: 12:08:58 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_2test
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 18
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position end  sim:/MT1_2test/in
add wave -position end  sim:/MT1_2test/in[2]
add wave -position end  sim:/MT1_2test/in[1]
add wave -position end  sim:/MT1_2test/in[0]
add wave -position end  sim:/MT1_2test/out
add wave -position end  sim:/MT1_2test/select
add wave -position end  sim:/MT1_2test/select[1]
add wave -position end  sim:/MT1_2test/select[0]
run -all
# Break key hit
# Break in Module MT1_2test at ./MT1_2.sv line 24
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:27 on May 02,2018
# vlog -reportprogress 300 ./MT1MUX.sv 
# -- Compiling module MT1MUX
# 
# Top level modules:
# 	MT1MUX
# End time: 12:10:27 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:27 on May 02,2018
# vlog -reportprogress 300 ./MT1_2.sv 
# -- Compiling module MT1_2
# -- Compiling module MT1_2test
# 
# Top level modules:
# 	MT1_2
# 	MT1_2test
# End time: 12:10:27 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:10:29 on May 02,2018, Elapsed time: 0:01:31
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_2test 
# Start time: 12:10:29 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_2test
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 18
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position end  sim:/MT1_2test/in
add wave -position end  sim:/MT1_2test/in[2]
add wave -position end  sim:/MT1_2test/in[1]
add wave -position end  sim:/MT1_2test/in[0]
add wave -position end  sim:/MT1_2test/out
add wave -position end  sim:/MT1_2test/select
add wave -position end  sim:/MT1_2test/select[1]
add wave -position end  sim:/MT1_2test/select[0]
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/midterm/MT1_2/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:35 on May 02,2018
# vlog -reportprogress 300 ./MT1MUX.sv 
# -- Compiling module MT1MUX
# 
# Top level modules:
# 	MT1MUX
# End time: 12:11:35 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:36 on May 02,2018
# vlog -reportprogress 300 ./MT1_2.sv 
# -- Compiling module MT1_2
# -- Compiling module MT1_2test
# 
# Top level modules:
# 	MT1_2test
# End time: 12:11:36 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:11:38 on May 02,2018, Elapsed time: 0:01:09
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_2test 
# Start time: 12:11:38 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_2test
# Loading work.MT1_2
# Loading work.MT1MUX
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 12:12:22 on May 02,2018, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
