;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB -7, <-120
	SUB -7, <-100
	SUB @127, 106
	SUB -277, <-120
	SUB 0, 300
	CMP @125, 106
	SUB 400, 80
	ADD <-30, 9
	SUB -7, <-120
	SPL 0, <332
	JMZ 400, 80
	SUB 400, 80
	SUB @121, 106
	SPL 0, #302
	SUB -7, <-120
	ADD 210, 990
	MOV -7, <-820
	SUB @121, 106
	SUB 0, 300
	SUB 0, 0
	SUB 0, 0
	CMP 12, @10
	SUB 0, 0
	SLT 210, 990
	MOV -7, <-820
	SLT <-30, 9
	SUB -7, <-120
	SUB #-0, @42
	SUB 12, @10
	JMP -7, @-20
	SUB -0, 0
	SUB -7, <-120
	CMP 0, 300
	SUB 0, 300
	SUB @-127, 100
	CMP -277, <-120
	CMP -207, <-120
	SPL 0, #302
	SUB @121, 106
	ADD 210, 990
	SUB @-127, 100
	SPL 0, <332
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
