Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Wed Aug 29 19:29:32 2018
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   642 |
| Unused register locations in slices containing registers |   950 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           20 |
|      4 |           13 |
|      6 |            9 |
|      8 |           68 |
|     10 |           17 |
|     12 |           20 |
|     14 |           26 |
|    16+ |          469 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10938 |         1501 |
| No           | No                    | Yes                    |             340 |           49 |
| No           | Yes                   | No                     |            3540 |          649 |
| Yes          | No                    | No                     |            8240 |         1187 |
| Yes          | No                    | Yes                    |             206 |           24 |
| Yes          | Yes                   | No                     |            7858 |         1196 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                            Clock Signal                                                           |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                        | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              2 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                |                1 |              2 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                           | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                        | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                        | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              2 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                      | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              2 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                |                1 |              2 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                      | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              2 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                          | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                          | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                        | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                        | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              2 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  AC_BCLK_IBUF_BUFG                                                                                                                |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                         |                1 |              4 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_y_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/sel_tmp4_reg_404_pp0_iter2_reg_reg[0]__0                                                            |                                                                                                                                                                                                                                         |                2 |              4 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              4 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_3                                                                                                                                          | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                1 |              4 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              4 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                      |                3 |              6 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_3                                                                                                                              |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int                                                                                                                                                                                |                3 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_5_reg_17280                                                                                                                                                                    | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_5_reg_1733[7]_i_1_n_3                                                                                                                                                          |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgCheckerBoardArray_U/base_v_tpg_0_0_tpgPatternCheckerocq_rom_U/ap_enable_reg_pp0_iter1_reg                                                                  | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                              |                2 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                              |                3 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                               | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                        |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_3                                                                                                                             |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                  |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                               | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                        |                2 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                       |                2 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_3                                                                                                                             |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_3                                                                                                                             |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_8_reg_1663[6]_i_1_n_3                                                                                                                                                          | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelRgb_b_U/base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/outpix_val_2_V_9_reg_1673_reg[0]                                                                    |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/proc_sys_reset_rx_pclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_3                                                                                                                                                  | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_3                                                                                                                                                  |                2 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_7_reg_16980                                                                                                                                                                    | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_7_reg_1703[7]_i_1_n_3                                                                                                                                                          |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                          |                2 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                           |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_20_reg_1648[6]_i_1_n_3                                                                                                                                                         | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelRgb_b394_U/base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/outpix_val_2_V_22_reg_1658_reg[0]                                                               |                3 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                               | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_3                                                                                                                                                 |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_13_out                                                                                                                                                                         |                3 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                  |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                               | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_3                                                                                                                                                 |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_6_reg_17130                                                                                                                                                                    | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_6_reg_1718[7]_i_1_n_3                                                                                                                                                          |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                             | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_3                                                                                                                                               |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_3                                                                                                                              |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_3                                                                                                                               |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                    |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_3                                                                                                                              |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_3                                                                                                                               |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_3                                                                                                                               |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_3                                                                                                                               |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                    |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_3                                                                                                                               |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_3                                                                                                                               |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_3                                                                                                                               |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_3                                                                                                                               |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                               | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                  |                2 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_3                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_3                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_3                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_3                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgTartanBarArray_U/base_v_tpg_0_0_tpgPatternTartanCEe0_rom_U/ap_enable_reg_pp0_iter1_reg                                                                     | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                2 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_3                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_3                                                                                                                              |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_963/redYuv_U/base_v_tpg_0_0_tpgPatternSolidReZio_rom_U/redYuv_ce0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_3                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_954/grnYuv_U/base_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/grnYuv_ce0                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_945/bluYuv_U/base_v_tpg_0_0_tpgPatternSolidBlXh4_rom_U/bluYuv_ce0                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_3                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_3                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_3                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_3                                                                                                                                            |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_3                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__14_n_3                                                                                                                               |                1 |              8 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_21_reg_1633[7]_i_1_n_3                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             10 |
|  ETH0_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_3                                                                                                             |                1 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                         |                2 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_24_reg_1603[7]_i_1_n_3                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/proc_sys_reset_150MHz/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                3 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgCheckerBoardArray_U/base_v_tpg_0_0_tpgPatternCheckerocq_rom_U/ap_enable_reg_pp0_iter1_reg                                                                  |                                                                                                                                                                                                                                         |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in                                                                                                     |                1 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/base_v_tpg_0_0_tpgPatternCrossHa0iy_rom_U/q0_reg[5]_0                                                                                               |                                                                                                                                                                                                                                         |                3 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                         |                3 |             10 |
|  ETH1_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_3                                                                                                                                   |                1 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in                                                                                                                           |                1 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/base_v_tpg_0_0_tpgPatternCrossHa0iy_rom_U/q0_reg[5]_0                                                                                               | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                1 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_3                                                                                   | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                  |                1 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_3                                                                                                         | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                        |                1 |             10 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_3                                                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/proc_sys_reset_150MHz/U0/SEQ/seq_cnt_en                                                                                                                                                                                          | base_i/proc_sys_reset_150MHz/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                   |                1 |             12 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                    |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_3                                                                                                                                                  |                2 |             12 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                      |                2 |             12 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_195                                                                                                                    |                2 |             12 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             12 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_3                                                                                                                                                 |                2 |             12 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_8_reg_1663[6]_i_1_n_3                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             12 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_3                                                                                                                                                 |                2 |             12 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_20_reg_1648[6]_i_1_n_3                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/proc_sys_reset_rx_pclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                    | base_i/hdmi/proc_sys_reset_rx_pclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                             |                1 |             12 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_2851                                                                                                                 | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/yCount_V_4                                                                                                                                                    |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |             12 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_3                                                                                |                                                                                                                                                                                                                                         |                3 |             12 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/intr_error_int                                                                                                                                                                                          | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                            |                2 |             12 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/seq_cnt_en                                                                                                                                                                                 | base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                          |                1 |             12 |
|  AC_BCLK_IBUF_BUFG                                                                                                                |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                    |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |             14 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                1 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_3                                                                                                                                                   | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_3                                                                                                                                                  |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                               |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_8_reg_1663[6]_i_1_n_3                                                                                                                                                          | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelRgb_r_U/base_v_tpg_0_0_tpgPatternDPColorcud_rom_U/outpix_val_0_V_8_reg_1663_reg[0]                                                                    |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                               |                2 |             14 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                1 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_3_reg_1743[7]_i_1_n_3                                                                                                                                                          | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_2_V_2_reg_1753[0]_i_1_n_3                                                                                                                                                          |                3 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5890                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_u_2_reg_8300                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgTartanBarArray_U/base_v_tpg_0_0_tpgPatternTartanCEe0_rom_U/ap_enable_reg_pp0_iter1_reg                                                                     |                                                                                                                                                                                                                                         |                5 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_20_reg_1648[6]_i_1_n_3                                                                                                                                                         | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelRgb_r390_U/base_v_tpg_0_0_tpgPatternDPColorcud_rom_U/outpix_val_0_V_20_reg_1648_reg[0]                                                               |                2 |             14 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1_n_3                                                                                                                      |                5 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                  | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_3                                                                                                                                                    |                2 |             14 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_gen/U0/U_TC_TOP/reset                                                                                                                                                                                                   |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_3                                                                                                                                                     | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_3                                                                                                                                                    |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_9_reg_1851[7]_i_1_n_3                                                                                                                                                          | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_2_V_21_reg_1861[0]_i_1_n_3                                                                                                                                                         |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_3                                                                                                                                                     | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_3                                                                                                                                                    |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                  | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_3                                                                                                                                                    |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                       |                3 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/ap_block_pp0_stage0_subdone                                                                                                                                    | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                5 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_3                                                                                                                                                  |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                    |                1 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                    |                1 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                2 |             14 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                2 |             14 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                1 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_26_reg_1588[7]_i_1_n_3                                                                                                                                                         | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_2_V_28_reg_1598[7]_i_1_n_3                                                                                                                                                         |                3 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_910/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/sel_tmp4_reg_8400                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                                               | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                                                                                           |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampStart_load_reg_1539_reg[0][0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_22_reg_18360                                                                                                                                                                 | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_24_reg_1846_reg[7]                                                                                                                                                           |                1 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                               | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                1 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                                     | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                3 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_enableInput[7]_i_1_n_3                                                                                                                                                                  | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                3 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                                    | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                                  | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                                     | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                1 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                                  | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                5 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6190                                                                                                                                                                     | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_2_s_reg_629_reg[7]                                                                                                                                                                        |                1 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6190                                                                                                                                                                     | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_1_reg_619_reg[7]_1                                                                                                                                                           |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6190                                                                                                                                                                     | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_1_reg_624_reg[7]                                                                                                                                                             |                1 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_1003/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/tpgSinTableArray_U/base_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/p                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                                               | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/b_reg_668_reg[0][0]                                                                             |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_921/rampVal                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_933/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                4 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/rampStart[7]_i_1_n_3                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_3                                                                                                                     | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                2 |             16 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                               | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                               |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                                               | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/g_reg_662_reg[0][0]                                                                             |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_3                                                                                                                     | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                1 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tmp_64_reg_7200                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                                               | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tmp_19_reg_742[7]_i_1_n_3                                                                                                                                        |                3 |             16 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                               |                2 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_condition_650                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_9_reg_1851[7]_i_1_n_3                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             18 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                   | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_3                                                                                                                                               |                2 |             18 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_3                                                                                                                                              | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_3                                                                                                                                              |                2 |             18 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_3_reg_1743[7]_i_1_n_3                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             18 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_3                                                                                                                                            | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_3                                                                                                                                            |                2 |             18 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_3                                                                                                                                              | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_3                                                                                                                                              |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             20 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                        |                2 |             20 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_3                                                                                                                                                            |                3 |             20 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_3                                                                                                                                                            |                2 |             20 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/proc_sys_reset_rx_pclk/U0/peripheral_reset[0]                                                                                                                                                                               |                5 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             20 |
|  ETH1_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out                                                                                                          |                3 |             20 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                  | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                         |                3 |             20 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                  | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                               |                4 |             20 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             20 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_1952                                                                                                                   | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/yCount_V_3                                                                                                                                                    |                2 |             20 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_2012                                                                                                                 | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/yCount_V                                                                                                                                                      |                3 |             20 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/ap_condition_222                                                                                                                                              | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/xCount_V_0[9]_i_1_n_3                                                                                                                                         |                3 |             20 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/grp_reg_ap_uint_10_s_fu_192/E[0]                                                                                                                              | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/grp_reg_ap_uint_10_s_fu_192/SR[0]                                                                                                                             |                3 |             20 |
|  ETH0_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out                                                                                    |                3 |             20 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                                               | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                3 |             20 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             20 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                        |                3 |             20 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_3                                                                                                                                          |                5 |             22 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_3                                                                                                                                          |                3 |             22 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/vHatch[0]_i_2_n_3                                                                                                                                             | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/vHatch0                                                                                                                                                       |                4 |             22 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                4 |             22 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                4 |             22 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                    | base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                           |                5 |             22 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                  | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                            |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                               | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_3                                                                                                                                                      |                3 |             24 |
|  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/reset_sync6                       |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_10                                                                                                                                                       | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_3                                                                                                                                              |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/grp_tpgPatternDPColorSqu_fu_734_ap_ready                                                                                                                      | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_reg_300                                                                                                                  |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                   | base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_3                                                                                                                                                               |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_3                                                                                                                                               | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_3                                                                                                                                        |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count                                                                                                                                                                     | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_3                                                                                                                                               |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |                6 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_7                                                                                                                                                    | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_3                                                                                                                                          |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                             |                                                                                                                                                                                                                                         |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                                                                                                     | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_3                                                                                                                                               |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                     | base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_3                                                                                                                                                               |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/reset_sync6 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_3                                                                                                                                         |                5 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_3                                                                                                                                         |                4 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_3                                                                            |                                                                                                                                                                                                                                         |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_9                                                                                                                                                          | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_3                                                                                                                                                      |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/grp_reg_ap_uint_10_s_fu_192/ap_return_reg[0]_0[0]                                                                                                             |                                                                                                                                                                                                                                         |                6 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                 | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                           | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                          |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_3                                                                                                                                         |                2 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_3                                                                                                                                         |                7 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                                                                                      | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_3                                                                                                                                                 |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                                                                                                      | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1_n_3                                                                                                                      |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_2_n_3                                                                                                                                                               | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_3                                                                                                                                                               |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                      | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_3                                                                                                                                                 |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_9                                                                                                                                                          | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1_n_3                                                                                                                      |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_8                                                                                                                                                                | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_3                                                                                                                                                      |                2 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                         |                5 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                           | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                          |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                 | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_6                                                                                                                                                              | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_3                                                                                                                                                      |                2 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_11                                                                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_3                                                                                                                                                      |                4 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_6                                                                                                                                                              | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1_n_3                                                                                                                      |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_3                                                                                | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_3                                                                                |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_5                                                                                                                                                              | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_3                                                                                                                                                      |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                    |                                                                                                                                                                                                                                         |                4 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_11                                                                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1_n_3                                                                                                                      |                2 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_5                                                                                                                                                              | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1_n_3                                                                                                                      |                2 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_2                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_3                                                                                                                                                      |                2 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                        | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_3                                                                                                                                                               |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_3                                                                                                      | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_3                                                                                                      |                2 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                            | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                           |                3 |             24 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                  |                3 |             26 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                            | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_3                                                                                                                                                                    |                4 |             26 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             26 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                       |                4 |             26 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                        |                5 |             26 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/ap_condition_220                                                                                                                                              | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/ap_phi_reg_pp0_iter2_hBarSel_0_loc_reg_210                                                                                                                    |                4 |             26 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             28 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_3                                                                                                                                       |                7 |             28 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/ap_condition_173                                                                                                                                               | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/ap_phi_reg_pp0_iter2_hBarSel_4_0_loc_reg_154                                                                                                                   |                4 |             28 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                                                                                                                             | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                        |                3 |             28 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                         |                3 |             28 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                                                                                                       | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                  |                3 |             28 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                           |                4 |             28 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                           |                8 |             28 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                7 |             30 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                7 |             30 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_out                                                                                                                                       |                3 |             30 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_3                                                                                                                                       |                9 |             30 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                6 |             30 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                7 |             30 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                         |                7 |             30 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_y_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                |                                                                                                                                                                                                                                         |                4 |             30 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_y388_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                            |                                                                                                                                                                                                                                         |                3 |             30 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_3                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/x_2_reg_15720                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                            |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_3                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_3                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_3                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_3                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_3                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_3                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_3                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_3                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_3                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_3                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_3                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_3                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_3                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_3                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_3                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_3                                                                                                           |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_3                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_3                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_3                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_3                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_3                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_3                                                                                                           |                                                                                                                                                                                                                                         |                2 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                      |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/srcYUV_V_val_0_V_U/U_base_v_tpg_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/srcYUV_V_val_1_V_U/U_base_v_tpg_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/srcYUV_V_val_2_V_U/U_base_v_tpg_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state8                                                                                                                                                                       | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_257/SR[0]                                                                                                                                                  |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/i_1_reg_4720                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/j_reg_2100                                                                                                                                                                             | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm1                                                                                                                                                                             |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_257/ap_NS_fsm1                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_263/ap_NS_fsm1                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/i_2_reg_5150                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/j_reg_2360                                                                                                                                                                             | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/j_reg_236                                                                                                                                                                              |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_339/ap_NS_fsm1                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_345/ap_NS_fsm1                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state11                                                                                                                                                                      | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state4                                                                                                                                                                       |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/E[0]                                                                                                                                                           | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/SR[0]                                                                                                                                                          |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state13                                                                                                                                                                             | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/y_reg_511                                                                                                                                                                                     |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_26_reg_1588[7]_i_1_n_3                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_23_reg_1618[7]_i_1_n_3                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_2_reg_1758[7]_i_1_n_3                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state11                                                                                                                                                                             | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/y_reg_259                                                                                                                                                                                     |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                                                                                        | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                      |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/x_1_reg_5630                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                        | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                8 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContStart_reg[0]_0[0]                                                                                                                                                          | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                8 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                              |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                                          | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                                     | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                                   | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                                   | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                 |               12 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]                                                                                                                                   |                8 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                                          | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                                   | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_3                                                                                                                                         |                8 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_passthruEndX[15]_i_1_n_3                                                                                                                                                                | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_3                                                                                                                                         |                8 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                            |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                      | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_3                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_passthruEndY[15]_i_1_n_3                                                                                                                                                                | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_passthruStartX[15]_i_1_n_3                                                                                                                                                              | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_3                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                                  | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                                  | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                2 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_passthruStartY[15]_i_1_n_3                                                                                                                                                              | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_22_reg_18360                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_3                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_3                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_3                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_3                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_3                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_3                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_3                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_3                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_3                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_3                                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_3                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_3                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5890                                                                                                                                                                     | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/intpix_val_0_V_1_reg_589_reg[3]                                                                                                                                |                4 |             34 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                     | base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                           |                7 |             34 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             36 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                               |                                                                                                                                                                                                                                         |                6 |             42 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                |                                                                                                                                                                                                                                         |               10 |             42 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                7 |             44 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               12 |             44 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             46 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               10 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                6 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                9 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                6 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               11 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                5 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                9 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                7 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               15 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               10 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int_3                                                                                                                                                             | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_3                                                                                                                                                      |                5 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                               | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1_n_3                                                                                                                      |                4 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_2                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1_n_3                                                                                                                      |                5 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_3                                                                                                                   | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1_n_3                                                                                                                      |                4 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               12 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                       | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                      |               10 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               10 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                9 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               13 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int_4                                                                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_3                                                                                                                                                      |                3 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter7_tmp_val_0_V_reg_3300                                                                                                                                                     | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter7_tmp_val_0_V_reg_330[7]_i_1_n_3                                                                                                                                           |                4 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                     | base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                            |                6 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               14 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/tmp_val_0_V_reg_4910                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               11 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                9 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/ap_phi_reg_pp0_iter8_outpix_val_V_0_2_reg_629[7]_i_1_n_3                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_19_reg_1773_reg[7]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/tmp_val_2_V_5_reg_680                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/tmp_val_0_V_fu_368                                                                                                                                                                            |                                                                                                                                                                                                                                         |               15 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/tpgBackground_U0_srcImg_V_val_0_V_read                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                7 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/ap_condition_327                                                                                                                                                                              | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_phi_reg_pp0_iter2_outpix_val_0_V_reg_307_reg[7]                                                                                                                                          |                9 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_reg_2830                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_reg_2830                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_reg_2830                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_reg_2830                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_2_reg_6040                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_5680                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                5 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                9 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                7 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                6 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                6 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                9 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                9 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                6 |             48 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                               | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |               13 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/axi_data_V1_reg_203[23]_i_1_n_3                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/ethernet/proc_sys_reset_200MHz/U0/peripheral_reset[0]                                                                                                                                                                            |                5 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             50 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_3                                                                                                                                                      |               15 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             50 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                            | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               15 |             50 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                            | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               10 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             50 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                        | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_3                                                                                                                                                      |               10 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             50 |
|  ETH0_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             50 |
|  ETH1_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             50 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             50 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                9 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                9 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               11 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               11 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                6 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               10 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                              | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               10 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               10 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                              | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                8 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               12 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               10 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               10 |             52 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/eol_2_reg_294[0]_i_1_n_3                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             52 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/eol_reg_224                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               13 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                      | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1_n_3                                                                                                                      |                4 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                           | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |                6 |             52 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                           |                7 |             54 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                    |                                                                                                                                                                                                                                         |                4 |             54 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_709_y_U/base_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                                                         |                                                                                                                                                                                                                                         |                6 |             56 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarArray_U/base_v_tpg_0_0_tpgPatternDPColorbkb_rom_U/DPtpgBarArray_load_reg_765_reg[2]                                                                   |                                                                                                                                                                                                                                         |                9 |             56 |
|  AC_BCLK_IBUF_BUFG                                                                                                                |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                         |                9 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             62 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                           |                9 |             64 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/storemerge1_reg_5910                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             64 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                    | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             64 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/zonePlateVAddr                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             64 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                           |               13 |             64 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_339/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             64 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_condition_251                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             64 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_condition_172                                                                                                                                                     | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_phi_reg_pp0_iter2_boxTop_reg_177[15]_i_1_n_3                                                                                                                      |                6 |             64 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_990/call_ret15_tpgPRBS_fu_990_ap_ready                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             66 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                |               14 |             66 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                |               14 |             66 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             66 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |               12 |             66 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |               12 |             66 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             68 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                         |               10 |             68 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             68 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             70 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                            | base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                       |                9 |             72 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               13 |             72 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             72 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               12 |             72 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             72 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             72 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                           |                                                                                                                                                                                                                                         |                5 |             80 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             82 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             82 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                         |               10 |             94 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             94 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                         |               12 |             96 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                         |                8 |             96 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                          |               12 |             96 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                         |                9 |             96 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                           |                                                                                                                                                                                                                                         |                9 |             96 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_257/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             98 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                            |               24 |            116 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |               20 |            122 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |            136 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               33 |            138 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/ap_block_pp0_stage0_subdone                                                                                                                                    |                                                                                                                                                                                                                                         |               26 |            152 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/VID_RESET0                                                                                                                             |               18 |            162 |
|  AC_BCLK_IBUF_BUFG                                                                                                                |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               31 |            188 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               26 |            206 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               27 |            206 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |            206 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |            206 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               52 |            206 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                                               |                                                                                                                                                                                                                                         |               31 |            208 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               45 |            218 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         | base_i/hdmi/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |               53 |            256 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                            |               33 |            278 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                     | base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_3                                                                                                                                                               |               33 |            290 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_3                                                                                                                                          | base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_3                                                                                                                                                                             |               42 |            346 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       | base_i/hdmi/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/grp_tpgPatternBox_fu_352_ap_ce                                                                                                                                       |                                                                                                                                                                                                                                         |               42 |            390 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              584 |           4558 |
|  base_i/processing_system7_0/inst/xlnx_opt_                                                                                       |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              863 |           6200 |
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


