

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff54d5c10c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff54d5c108..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff54d5c100..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff54d5c0f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff54d5c0f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4071dc (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvmoiiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvmoiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvmoiiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvmoiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvmoiiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvmoiiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvmoiiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5a00 (mri-gridding.4.sm_70.ptx:492) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a30 (mri-gridding.4.sm_70.ptx:501) shl.b32 %r82, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5a50 (mri-gridding.4.sm_70.ptx:505) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a68 (mri-gridding.4.sm_70.ptx:511) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5f08 (mri-gridding.4.sm_70.ptx:661) @%p3 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ff8 (mri-gridding.4.sm_70.ptx:698) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5f20 (mri-gridding.4.sm_70.ptx:666) @%p4 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd8 (mri-gridding.4.sm_70.ptx:692) shl.b32 %r311, %r311, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5ff0 (mri-gridding.4.sm_70.ptx:695) @%p5 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ff8 (mri-gridding.4.sm_70.ptx:698) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6000 (mri-gridding.4.sm_70.ptx:699) @%p6 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6038 (mri-gridding.4.sm_70.ptx:709) mov.u32 %r312, %r86;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6040 (mri-gridding.4.sm_70.ptx:710) @%p3 bra BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6140 (mri-gridding.4.sm_70.ptx:749) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6060 (mri-gridding.4.sm_70.ptx:716) @%p8 bra BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (mri-gridding.4.sm_70.ptx:744) shl.b32 %r312, %r312, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6138 (mri-gridding.4.sm_70.ptx:746) @%p9 bra BB1_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6140 (mri-gridding.4.sm_70.ptx:749) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x62c0 (mri-gridding.4.sm_70.ptx:797) @%p14 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62c8 (mri-gridding.4.sm_70.ptx:799) @%p1 bra BB1_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x62c8 (mri-gridding.4.sm_70.ptx:799) @%p1 bra BB1_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6458 (mri-gridding.4.sm_70.ptx:884) @%p2 bra BB1_20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6458 (mri-gridding.4.sm_70.ptx:884) @%p2 bra BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64b0 (mri-gridding.4.sm_70.ptx:902) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvmoiiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvmoiiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvmoiiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvmoiiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvmoiiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 371210
gpu_sim_insn = 978172176
gpu_ipc =    2635.0911
gpu_tot_sim_cycle = 371210
gpu_tot_sim_insn = 978172176
gpu_tot_ipc =    2635.0911
gpu_tot_issued_cta = 2594
gpu_occupancy = 58.8816% 
gpu_tot_occupancy = 58.8816% 
max_total_param_size = 0
gpu_stall_dramfull = 3250536
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      16.3218
partiton_level_parallism_total  =      16.3218
partiton_level_parallism_util =      17.9780
partiton_level_parallism_util_total  =      17.9780
L2_BW  =     591.2404 GB/Sec
L2_BW_total  =     591.2404 GB/Sec
gpu_total_sim_rate=257075
############## bottleneck_stats #############
cycles: core 371210, icnt 371210, l2 371210, dram 278735
gpu_ipc	2635.091
gpu_tot_issued_cta = 2594, average cycles = 143
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 663978 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 2212239 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.280	80
L1D data util	0.452	80	0.460	2
L1D tag util	0.137	80	0.146	49
L2 data util	0.359	64	0.363	17
L2 tag util	0.255	64	0.257	54
n_l2_access	 6062500
icnt s2m util	0.000	0	0.000	54	flits per packet: -nan
icnt m2s util	0.000	0	0.000	54	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.700	32	0.703	9

latency_l1_hit:	2468831, num_l1_reqs:	10518
L1 hit latency:	234
latency_l2_hit:	-1154917778, num_l2_reqs:	5103904
L2 hit latency:	615
latency_dram:	1485374722, num_dram_reqs:	944388
DRAM latency:	1572

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.859
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.625	80	0.637	2

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.155	80	0.157	2
sp pipe util	0.000	0	0.000	2
sfu pipe util	0.000	0	0.000	2
ldst mem cycle	0.091	80	0.092	2

smem port	0.633	80

n_reg_bank	16
reg port	0.147	16	0.236	3
L1D tag util	0.137	80	0.146	49
L1D fill util	0.022	80	0.023	2
n_l1d_mshr	4096
L1D mshr util	0.011	80
n_l1d_missq	16
L1D missq util	0.038	80
L1D hit rate	0.003
L1D miss rate	0.823
L1D rsfail rate	0.175
L2 tag util	0.255	64	0.257	54
L2 fill util	0.028	64	0.028	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.145	64	0.150	15
L2 missq util	0.004	64	0.004	54
L2 hit rate	0.844
L2 miss rate	0.156
L2 rsfail rate	0.001

dram activity	0.838	32	0.841	6

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 5311824, load_transaction_bytes 21247296, icnt_m2s_bytes 0
n_gmem_load_insns 41500, n_gmem_load_accesses 663978
n_smem_access_insn 3937692, n_smem_accesses 18796124

tmp_counter/12	0.265

run 0.046, fetch 0.001, sync 0.594, control 0.004, data 0.340, struct 0.015
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 42338, Miss = 42157, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 6670
	L1D_cache_core[1]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6857
	L1D_cache_core[2]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 5106
	L1D_cache_core[3]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 5120
	L1D_cache_core[4]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6288
	L1D_cache_core[5]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6839
	L1D_cache_core[6]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 5529
	L1D_cache_core[7]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6383
	L1D_cache_core[8]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 8395
	L1D_cache_core[9]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6695
	L1D_cache_core[10]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 7401
	L1D_cache_core[11]: Access = 42768, Miss = 42608, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 7209
	L1D_cache_core[12]: Access = 42768, Miss = 42543, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 6559
	L1D_cache_core[13]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 7543
	L1D_cache_core[14]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6859
	L1D_cache_core[15]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 7270
	L1D_cache_core[16]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 7152
	L1D_cache_core[17]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 8662
	L1D_cache_core[18]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6116
	L1D_cache_core[19]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6676
	L1D_cache_core[20]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6888
	L1D_cache_core[21]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 7163
	L1D_cache_core[22]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6951
	L1D_cache_core[23]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 7422
	L1D_cache_core[24]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 7715
	L1D_cache_core[25]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6894
	L1D_cache_core[26]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6111
	L1D_cache_core[27]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6416
	L1D_cache_core[28]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 7653
	L1D_cache_core[29]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6695
	L1D_cache_core[30]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 5876
	L1D_cache_core[31]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 5913
	L1D_cache_core[32]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9610
	L1D_cache_core[33]: Access = 42768, Miss = 42615, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 10304
	L1D_cache_core[34]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 8243
	L1D_cache_core[35]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9059
	L1D_cache_core[36]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 8911
	L1D_cache_core[37]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10846
	L1D_cache_core[38]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10420
	L1D_cache_core[39]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10474
	L1D_cache_core[40]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9227
	L1D_cache_core[41]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 8653
	L1D_cache_core[42]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9392
	L1D_cache_core[43]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10765
	L1D_cache_core[44]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 7680
	L1D_cache_core[45]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10654
	L1D_cache_core[46]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 8929
	L1D_cache_core[47]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9801
	L1D_cache_core[48]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10150
	L1D_cache_core[49]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 12874
	L1D_cache_core[50]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10178
	L1D_cache_core[51]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9999
	L1D_cache_core[52]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10587
	L1D_cache_core[53]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10160
	L1D_cache_core[54]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 12034
	L1D_cache_core[55]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10057
	L1D_cache_core[56]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9459
	L1D_cache_core[57]: Access = 42768, Miss = 42600, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 10067
	L1D_cache_core[58]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9526
	L1D_cache_core[59]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11045
	L1D_cache_core[60]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10696
	L1D_cache_core[61]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10978
	L1D_cache_core[62]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10739
	L1D_cache_core[63]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9431
	L1D_cache_core[64]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10158
	L1D_cache_core[65]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10508
	L1D_cache_core[66]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11020
	L1D_cache_core[67]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11258
	L1D_cache_core[68]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11131
	L1D_cache_core[69]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10241
	L1D_cache_core[70]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11137
	L1D_cache_core[71]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11188
	L1D_cache_core[72]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10878
	L1D_cache_core[73]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11356
	L1D_cache_core[74]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10297
	L1D_cache_core[75]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 8580
	L1D_cache_core[76]: Access = 41472, Miss = 41313, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 10587
	L1D_cache_core[77]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 12354
	L1D_cache_core[78]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10901
	L1D_cache_core[79]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11419
	L1D_total_cache_accesses = 3361394
	L1D_total_cache_misses = 3350876
	L1D_total_cache_miss_rate = 0.9969
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 710987
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 610051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2686891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 610051
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 100936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19824, 11844, 10556, 10556, 9268, 9268, 9268, 9268, 19824, 11844, 10556, 10556, 9268, 9268, 9268, 9268, 19824, 11844, 10556, 10556, 9268, 9268, 9214, 9214, 16992, 10152, 9048, 9048, 7944, 7944, 7944, 7944, 16992, 10152, 9048, 9048, 7944, 7944, 7944, 7944, 
gpgpu_n_tot_thrd_icount = 1065487232
gpgpu_n_tot_w_icount = 33296476
gpgpu_n_stall_shd_mem = 21792551
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663978
gpgpu_n_mem_write_global = 5394832
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1327956
gpgpu_n_store_insn = 10706656
gpgpu_n_shmem_insn = 114250136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3786129
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2528822
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40854287	W0_Idle:7492401	W0_Scoreboard:33059712	W1:539552	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:54	W11:0	W12:0	W13:0	W14:0	W15:0	W16:508424	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30816558
single_issue_nums: WS0:10780664	WS1:7823504	WS2:7346154	WS3:7346154	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5311824 {8:663978,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 129475968 {8:2697416,40:2697416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26559120 {40:663978,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43158656 {8:5394832,}
maxmflatency = 8674 
max_icnt2mem_latency = 8147 
maxmrqlatency = 6860 
max_icnt2sh_latency = 405 
averagemflatency = 763 
avg_icnt2mem_latency = 403 
avg_mrq_latency = 152 
avg_icnt2sh_latency = 12 
mrq_lat_table:148976 	119468 	73501 	155727 	269990 	485740 	540909 	555576 	364855 	137695 	22663 	890 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3018709 	1001979 	618989 	756384 	580580 	79378 	2791 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	347431 	243087 	365084 	1572659 	1195549 	583868 	330625 	265408 	307657 	440378 	356305 	50759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2726981 	1009618 	939378 	791441 	427719 	140203 	22923 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	139 	325 	87 	54 	59 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       144       144       168       192       192       200       176       176       224       200       184       208       175       184       192       184 
dram[1]:       192       160       192       192       216       200       160       152       192       171       184       192       181       168       168       152 
dram[2]:       192       168       192       192       184       192       144       176       192       192       184       192       136       160       168       136 
dram[3]:       184       168       184       192       192       184       144       176       200       184       168       184       152       184       184       144 
dram[4]:       184       160       184       176       200       192       152       168       176       184       160       176       144       160       168       160 
dram[5]:       168       168       192       184       184       192       152       168       176       180       168       188       210       152       160       152 
dram[6]:       168       176       192       168       196       168       152       176       200       164       168       184       160       160       168       168 
dram[7]:       208       168       184       184       184       168       144       152       192       184       160       192       144       160       152       176 
dram[8]:       200       152       184       184       200       168       152       168       168       176       160       192       136       160       184       176 
dram[9]:       168       168       192       208       224       192       152       182       184       176       200       200       136       176       184       136 
dram[10]:       144       160       168       208       200       176       152       200       208       177       200       208       152       160       184       152 
dram[11]:       184       160       152       208       200       208       152       176       200       184       192       192       152       168       144       168 
dram[12]:       160       200       184       208       208       168       152       136       139       194       144       192       152       168       192       165 
dram[13]:       168       208       192       192       216       176       152       160       160       178       152       200       152       184       168       184 
dram[14]:       144       176       192       208       216       176       160       160       168       184       152       208       128       184       168       192 
dram[15]:       152       168       208       192       232       168       160       152       156       208       152       200       128       200       160       144 
dram[16]:       144       192       208       208       232       168       128       168       144       208       144       208       136       160       192       168 
dram[17]:       136       144       200       160       232       192       208       144       184       208       149       188       150       184       160       184 
dram[18]:       144       144       200       160       232       200       208       144       184       208       160       184       192       184       192       200 
dram[19]:       128       160       192       136       200       200       192       136       184       196       160       176       176       192       216       184 
dram[20]:       136       144       192       160       176       200       184       160       184       192       160       184       128       176       200       152 
dram[21]:       152       144       192       152       224       200       192       160       208       212       160       197       128       168       200       208 
dram[22]:       128       176       192       152       224       200       176       144       200       208       160       196       128       168       192       160 
dram[23]:       128       160       200       176       208       200       152       168       168       192       136       205       144       176       208       176 
dram[24]:       128       144       200       168       216       200       152       152       168       192       136       184       120       168       208       200 
dram[25]:       128       152       176       160       248       200       136       160       184       200       160       184       120       176       200       208 
dram[26]:       128       168       176       168       248       184       168       144       192       200       160       184       144       168       200       192 
dram[27]:       128       152       208       176       224       216       176       160       216       200       144       184       120       168       200       184 
dram[28]:       160       152       208       208       216       192       184       192       208       196       168       184       152       192       160       208 
dram[29]:       176       160       184       192       200       192       192       200       176       212       192       184       152       200       192       184 
dram[30]:       168       144       184       192       200       208       184       200       176       200       200       184       136       192       168       184 
dram[31]:       160       136       192       192       208       224       184       184       200       200       208       168       168       189       176       216 
maximum service time to same row:
dram[0]:     34029     34670     34851     35824     37408     38728     44052     45422     30492     31222     30949     30914     31680     31733     32073     33392 
dram[1]:     33723     34559     35439     36527     37867     37823     40370     46745     31954     31191     31454     31309     31931     32304     34142     32146 
dram[2]:     33630     34662     35403     36341     37823     37979     40822     46750     32195     31359     31695     31301     31924     32238     34095     32141 
dram[3]:     34298     34933     35541     36587     37785     37954     40456     41421     32318     31723     31757     31390     32390     32330     34506     32069 
dram[4]:     34080     34987     35565     36694     37930     37858     39865     41516     31804     31368     30836     30716     32398     32681     33957     31885 
dram[5]:     34053     34330     35637     36386     38147     38424     40384     46311     31957     31108     30752     30775     32051     32512     33842     31909 
dram[6]:     34113     34398     35356     36224     38068     38355     40542     46291     32074     31169     30974     30911     32414     32450     34056     31988 
dram[7]:     33846     35250     35584     36388     38043     37358     40244     41302     32012     31543     30994     31126     32020     32414     33912     32003 
dram[8]:     33802     35229     35582     36462     37997     37582     40399     41119     31968     31449     30870     30809     31923     32704     33825     31952 
dram[9]:     33732     34698     35772     36486     37900     37945     44069     45950     31554     30292     30953     30804     31919     32374     34099     31846 
dram[10]:     33546     34457     35826     36507     37608     37879     44189     46597     31575     30304     30856     30808     31693     32091     33912     31867 
dram[11]:     33570     34112     35510     36474     38288     37877     40123     46224     31560     30431     30876     30728     31697     32199     33827     32009 
dram[12]:     33767     33922     35530     36001     38173     36985     44197     39956     31892     30576     31611     30919     31921     32392     34406     31688 
dram[13]:     33823     33881     35694     35987     37920     37154     44144     44975     31859     30519     31696     30890     31924     32361     34568     31597 
dram[14]:     33832     33886     35959     36202     38501     37463     44085     45275     31873     30570     31714     30925     32320     32260     34470     31761 
dram[15]:     34016     34435     35519     35889     38414     38096     44269     45088     32725     30484     32437     30831     32282     32129     34651     31973 
dram[16]:     33876     34409     35364     35992     38234     37953     43803     45000     31727     30460     31495     30805     31953     32431     34348     31791 
dram[17]:     34065     33478     35170     35653     38249     37150     41781     40266     31955     30766     31125     31006     31857     32286     33269     32882 
dram[18]:     34540     33230     35271     35478     38563     37260     43790     40723     32098     31203     31125     31047     32065     32225     33101     32714 
dram[19]:     34658     34169     36852     35305     38090     36880     41820     40929     32667     31177     31151     31323     32179     32076     33307     32826 
dram[20]:     34361     34126     35743     35448     37541     37301     40820     40084     31635     30140     30849     30553     31908     32046     33289     32634 
dram[21]:     34123     33016     35550     35379     38171     37017     41042     39933     31651     30261     30939     30358     31865     32058     33164     32718 
dram[22]:     34468     33132     35574     35380     37690     37272     41188     39714     31698     30374     31182     30515     31755     32194     33278     32819 
dram[23]:     34346     33103     35055     35453     37868     37144     41291     39902     31672     30427     31052     30441     31710     32080     33046     32671 
dram[24]:     34284     33272     35004     35216     37859     37251     41128     39479     31622     30314     31021     30453     31754     31821     33022     32615 
dram[25]:     33982     34144     35435     35317     37559     37504     43168     39575     30960     30300     30876     30159     31647     32087     33164     32903 
dram[26]:     34053     33830     35362     35139     37487     37296     43370     39747     31018     30350     30979     30133     31431     31881     33046     32699 
dram[27]:     34290     33169     35658     34765     37934     37075     44000     39343     31387     30355     31010     30208     31570     31881     33015     32704 
dram[28]:     34172     33958     35961     35250     38781     37757     44979     45044     31556     30773     31014     30993     31927     31663     33405     33073 
dram[29]:     34676     34649     35753     35239     38127     37633     44756     45599     31255     30700     31063     31094     31872     31579     33315     33311 
dram[30]:     34695     34625     35717     35124     38200     37668     45022     45147     31322     30749     31066     31097     31974     32109     33324     33388 
dram[31]:     34516     34178     35531     35163     38193     37717     44941     44870     31166     30463     30916     30950     31930     31987     33422     33228 
average row accesses per activate:
dram[0]: 22.092369 21.685484 20.885496 25.186047 24.030436 23.063559 22.543568 26.187500 23.778723 25.022223 23.836065 22.774319 18.883118 18.625807 17.996914 13.703792 
dram[1]: 20.770115 22.539749 20.923372 26.379311 24.760181 21.482214 20.390978 22.789915 20.032143 25.026905 22.545801 25.429203 21.433823 19.714777 15.346666 16.310249 
dram[2]: 21.783133 22.975000 20.345724 25.516747 24.436937 24.549549 21.372093 23.493507 21.350746 23.774891 22.375479 24.198313 20.310104 19.510067 15.298942 14.628713 
dram[3]: 21.594488 23.826086 19.717392 25.113207 24.484304 25.376743 21.904762 25.132420 22.081396 25.458715 21.818869 23.841667 21.268116 20.579506 15.533156 14.863636 
dram[4]: 21.559999 23.150862 20.144981 23.977478 23.110170 23.316238 20.743397 23.956711 20.113554 24.725664 21.494383 22.896414 20.978416 19.286667 15.527851 15.882037 
dram[5]: 19.291367 22.741526 19.786764 23.955948 24.165178 24.513393 20.132841 23.551723 20.980989 25.077272 19.944250 24.888412 21.402931 21.487179 15.005168 15.457894 
dram[6]: 21.511906 22.126017 21.352942 22.012146 25.557077 24.201754 19.575001 22.016001 23.791666 24.004349 21.234432 23.387096 20.288660 20.783216 14.699745 14.941772 
dram[7]: 21.266409 23.388889 21.759037 25.064816 24.524229 24.268723 20.000000 21.988001 22.862904 26.206573 20.866907 22.492249 19.893333 20.957294 14.274509 16.002718 
dram[8]: 20.912548 22.516529 21.821863 25.110600 24.035555 21.806324 19.765568 24.462223 22.301205 26.381395 21.426470 22.896826 19.335526 18.659235 15.718085 17.259586 
dram[9]: 19.332144 23.895653 21.787149 26.224390 23.785408 23.008474 19.996351 26.509523 22.269842 26.018349 22.111940 24.200836 18.614649 20.657343 15.851064 15.753351 
dram[10]: 20.000000 24.270742 21.693228 24.706976 25.107624 25.022936 19.505415 25.816902 21.872093 26.277779 21.884329 23.696722 20.161512 21.264492 15.445910 14.680100 
dram[11]: 21.370518 24.000000 19.653284 24.788019 24.390135 24.581081 19.744526 24.462223 20.996227 25.174107 22.261538 23.108435 20.215279 21.237038 13.692672 15.388889 
dram[12]: 22.368645 21.906122 23.008333 27.456852 26.383495 25.246511 19.468084 24.017467 20.647058 23.224489 22.060377 25.229074 20.218750 21.447762 15.342932 15.400523 
dram[13]: 21.214844 23.586956 25.520737 26.482759 26.637682 24.156250 20.407408 24.593750 21.429657 23.641666 21.648148 24.438297 19.591217 22.777344 14.961439 14.146635 
dram[14]: 20.755726 21.623016 24.360361 25.083721 25.399082 22.340164 20.364313 23.257383 20.103203 25.219730 22.536398 23.113359 20.715828 23.260870 14.270270 16.005421 
dram[15]: 22.356846 22.349794 24.583710 27.371859 25.539171 22.586777 20.612782 24.657658 20.450550 25.545454 24.183674 22.159533 19.694916 21.943609 13.823810 16.196186 
dram[16]: 20.945946 23.571428 23.969564 28.721052 26.463768 23.304722 20.485075 26.061611 21.218391 24.029915 23.374502 23.072001 17.636364 21.409594 15.882514 14.753118 
dram[17]: 20.355804 25.223743 23.130802 24.857143 23.440170 24.339285 22.772728 26.274881 24.165216 24.337662 22.395350 24.337553 18.531847 20.524649 14.994832 15.484127 
dram[18]: 21.096525 22.547325 21.325491 24.256638 23.384615 24.683035 22.713116 26.218010 22.890244 24.652361 23.145161 24.455318 19.851351 20.552816 14.953247 16.564608 
dram[19]: 20.397003 22.779167 19.799271 22.048979 21.898785 24.223684 22.681633 26.931372 22.629482 24.606060 22.339695 22.372093 19.386667 20.356644 13.163636 15.830189 
dram[20]: 20.334587 23.358974 22.364754 24.722221 24.376106 22.272358 22.132530 24.238937 21.310862 25.682028 20.153061 22.911646 18.707642 21.639404 13.959135 14.265356 
dram[21]: 21.914980 23.590517 22.166666 24.787037 21.904383 21.503937 22.920502 24.479820 22.113281 24.796461 21.046099 22.608000 18.467741 21.631969 13.350588 16.239437 
dram[22]: 20.625000 23.722944 20.305660 24.343891 22.958158 24.128319 20.825758 25.546728 19.936619 23.103735 20.561838 22.943775 19.400000 21.211679 14.413098 13.894231 
dram[23]: 19.858696 23.168776 20.245354 23.850878 22.032129 24.780823 21.300781 27.256157 19.707317 24.780270 19.092106 22.967871 17.953703 17.533133 15.111979 14.734336 
dram[24]: 20.114815 22.864197 22.382715 23.247864 23.973684 23.903931 22.246964 26.545454 21.471699 24.840708 20.209789 23.382715 18.862745 18.213837 14.187348 15.502618 
dram[25]: 20.285715 22.704918 21.347826 21.128906 21.968128 23.717949 23.205883 25.270269 21.394737 23.355371 23.201582 22.038910 21.733082 18.402515 13.701878 18.033743 
dram[26]: 18.657440 23.303419 20.869732 23.540773 23.000000 25.392694 20.801527 25.547512 22.480000 24.639130 22.395437 23.148594 20.842295 18.680511 14.798983 16.166666 
dram[27]: 19.397163 22.957626 21.660080 23.382978 22.487705 25.850468 20.344444 25.554546 21.551331 27.572815 20.914286 22.157087 17.784615 19.251656 14.203883 15.598404 
dram[28]: 20.478928 25.380733 22.978813 25.679245 22.100401 23.862068 22.694216 26.440191 20.901098 24.504387 21.612547 21.079710 19.430922 20.916967 13.863962 17.658682 
dram[29]: 20.026415 23.192469 22.276859 23.136753 23.353191 24.175438 22.036144 25.745283 21.333334 23.888412 22.826923 23.158102 21.183453 20.113792 14.647208 15.455263 
dram[30]: 21.237354 22.770834 23.297413 24.100000 21.305019 25.373272 22.764227 24.382223 21.933594 24.688597 22.593157 21.961977 19.554422 19.496666 15.275325 14.953964 
dram[31]: 20.335793 24.193832 22.575630 26.610577 21.864000 25.009050 23.338984 25.242008 21.748062 23.596638 22.743296 22.576471 21.123188 19.177631 13.739436 17.558912 
average row locality = 2876204/136541 = 21.064764
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1328      1328      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1325      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1328      1320      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
total dram reads = 663978
bank skew: 1344/1280 = 1.05
chip skew: 20752/20741 = 1.00
number of total write accesses:
dram[0]:     10679     10361     10501     10441     10714     10519     10482     10548     10800     10914     11248     11435     11257     11215     11375     11187 
dram[1]:     10518     10360     10566     10317     10542     10499     10486     10503     10882     10773     11466     11170     11286     11165     11071     11445 
dram[2]:     10464     10754     10607     10283     10448     10574     10716     10474     11256     10494     11379     11134     11277     11301     11162     11438 
dram[3]:     10610     10701     10492     10245     10534     10604     10737     10684     11136     10653     11249     11066     11410     11396     11352     11313 
dram[4]:     10445     10394     10463     10241     10542     10588     10632     10782     10540     10784     11110     11094     11359     11264     11354     11513 
dram[5]:     10376     10351     10492     10535     10424     10674     10527     10608     10621     10588     11112     11212     11354     11347     11210     11431 
dram[6]:     10502     10540     10616     10537     10850     10738     10638     10732     11074     10672     11308     11213     11505     11498     11226     11448 
dram[7]:     10692     10674     10444     10462     10828     10701     10545     10698     10948     10813     11317     11284     11618     11383     11359     11467 
dram[8]:     10709     10615     10398     10541     10478     10715     10354     10667     10699     10907     11310     11188     11337     11376     11537     11366 
dram[9]:     10504     10632     10528     10390     10776     10503     10571     10795     10876     10986     11536     11235     11350     11524     11712     11415 
dram[10]:     10421     10834     10574     10257     10940     10592     10442     10679     10917     11051     11382     11234     11372     11475     11396     11294 
dram[11]:     10341     10666     10434     10415     10548     10582     10435     10768     10727     10927     11158     11153     11244     11106     11244     11357 
dram[12]:     10131     10360     10760     10457     10419     10475     10628     10709     10864     11053     11322     11138     11376     11112     11390     11419 
dram[13]:     10517     10480     10784     10356     10660     10466     10696     10642     10927     10996     11360     11172     11251     11299     11270     11425 
dram[14]:     10602     10561     10482     10408     10738     10612     10638     10626     11019     10856     11461     11100     11048     11468     11295     11514 
dram[15]:     10501     10552     10541     10573     10755     10597     10626     10543     10819     10834     11537     11018     11259     11421     11310     11562 
dram[16]:     10494     10584     10766     10575     10606     10509     10631     10631     10658     10912     11392     11120     11334     11246     11291     11509 
dram[17]:     10562     10713     10657     10407     10580     10538     10667     10795     10690     10925     11144     11120     11290     11221     11263     11421 
dram[18]:     10612     10563     10556     10657     10561     10725     10712     10750     10990     11214     11023     11134     11446     11291     11189     11481 
dram[19]:     10563     10539     10519     10509     10472     10706     10653     10602     11159     11058     11299     11164     11297     11304     11308     11343 
dram[20]:     10496     10569     10589     10368     10746     10566     10570     10590     11047     10775     11573     10997     10839     11340     11320     11234 
dram[21]:     10457     10555     10525     10285     10719     10586     10548     10615     10954     10805     11602     10932     11031     11343     10984     11130 
dram[22]:     10536     10537     10374     10359     10684     10581     10574     10621     11013     10746     11296     11046     11283     11269     11214     11193 
dram[23]:     10634     10609     10580     10576     10606     10486     10515     10732     10967     10665     11284     11124     11303     11253     11265     11369 
dram[24]:     10534     10824     10547     10545     10495     10603     10652     10755     11073     10857     11189     11072     11179     11278     11278     11591 
dram[25]:     10449     10771     10473     10458     10683     10795     10691     10894     11078     11002     11381     10944     11184     11387     11233     11418 
dram[26]:     10464     10540     10603     10646     10668     10838     10500     11008     10864     11012     11445     11145     11234     11339     11283     11242 
dram[27]:     10664     10463     10642     10673     10663     10804     10618     10950     11011     10988     11402     11252     11176     11325     11353     11315 
dram[28]:     10347     10729     10466     10540     10670     10776     10649     10664     11172     10774     11398     11284     11586     11218     11305     11515 
dram[29]:     10222     10815     10299     10471     10548     10656     10682     10478     10995     10771     11552     11324     11523     11260     11151     11500 
dram[30]:     10541     10635     10388     10800     10669     10658     10934     10560     10929     10960     11548     11186     11120     11332     11406     11495 
dram[31]:     10688     10645     10388     10707     10603     10738     10661     10684     10871     10889     11562     11167     11303     11286     11318     11356 
total dram writes = 5575694
bank skew: 11712/10131 = 1.16
chip skew: 175333/172862 = 1.01
average mf latency per bank:
dram[0]:        702       907       640       808       592       714       608       752       614       733       607       687       628       795       681       862
dram[1]:        746       865       686       796       673       743       703       766       705       734       653       709       699       823       752       800
dram[2]:        787       888       695       879       721       796       738       834       703       793       683       734       715       825       779       829
dram[3]:        833       806       741       795       703       731       727       758       715       747       674       719       684       766       829       768
dram[4]:        752       882       690       847       675       740       679       754       667       757       618       747       616       820       746       832
dram[5]:        798       875       723       797       752       713       760       748       723       732       709       705       690       778       770       831
dram[6]:        886       852       786       833       717       771       731       787       692       769       693       720       753       756       908       808
dram[7]:        830       860       755       836       704       768       726       780       684       749       669       713       714       773       843       816
dram[8]:        783       855       707       817       709       767       736       756       730       719       695       702       730       722       767       792
dram[9]:        887       902       784       865       732       819       769       839       747       801       722       773       796       821       830       871
dram[10]:        908       918       812       887       740       803       776       813       738       764       705       780       754       865       823       913
dram[11]:        768       788       669       773       663       712       680       689       680       652       647       635       665       704       712       757
dram[12]:        820       748       708       733       708       719       697       708       670       713       638       712       706       744       758       744
dram[13]:        792       782       701       738       683       683       693       698       675       680       635       679       708       723       794       754
dram[14]:        826       782       758       779       705       721       741       749       717       693       682       680       716       741       785       776
dram[15]:        797       767       730       759       697       722       725       772       707       737       650       714       654       758       760       792
dram[16]:        831       848       751       793       735       742       752       729       750       720       681       691       695       737       787       798
dram[17]:        745       815       700       774       657       693       681       709       678       724       634       730       648       768       704       790
dram[18]:        746       854       694       816       663       758       692       790       678       767       677       769       705       811       733       804
dram[19]:        870       764       819       741       757       680       764       702       733       701       717       718       743       760       810       759
dram[20]:        836       806       762       766       696       703       721       729       696       725       671       738       740       755       798       801
dram[21]:        798       746       712       745       656       693       688       715       671       707       613       718       649       721       776       773
dram[22]:        807       679       779       625       740       585       755       580       742       558       703       572       723       600       769       658
dram[23]:        857       739       830       697       786       662       789       674       760       677       700       684       677       744       805       750
dram[24]:        779       712       730       709       707       657       714       677       678       685       662       670       685       664       776       705
dram[25]:        847       781       766       814       702       694       729       718       718       743       676       752       688       749       801       787
dram[26]:        775       793       698       747       671       686       682       700       681       714       620       715       646       734       751       750
dram[27]:        922       712       867       664       813       620       832       642       821       661       768       678       794       709       874       694
dram[28]:        908       738       824       649       739       628       779       679       746       684       742       661       754       716       856       740
dram[29]:        882       767       787       693       690       661       700       717       676       711       640       700       652       726       798       776
dram[30]:        881       774       822       692       752       670       781       708       779       675       747       647       801       665       876       763
dram[31]:        824       796       794       703       729       652       763       694       739       692       692       694       745       718       819       782
maximum mf latency per bank:
dram[0]:       6634      7049      6700      7088      7450      7658      7732      7822      8032      7830      7986      7647      7111      6647      5809      5958
dram[1]:       5696      6159      6306      6634      8040      8475      8427      8523      8448      8503      8122      7852      7426      5677      5409      5190
dram[2]:       5609      6021      6119      6057      8033      8351      8452      8452      8512      8425      8568      8373      5371      5808      4949      5219
dram[3]:       5991      6156      6170      6192      8015      7789      8439      8070      8486      8399      8549      8437      5910      6180      5817      5610
dram[4]:       6060      6230      7738      8127      8021      8152      8380      7930      8195      7857      6474      6210      5993      6394      5908      5779
dram[5]:       6501      6394      7582      8019      7681      8217      8117      8366      8115      8265      6600      6215      5592      5770      6149      5695
dram[6]:       6395      6329      6835      7236      7819      8387      8235      8443      8185      8360      7691      6914      5665      7633      6144      5674
dram[7]:       5922      6140      6753      7114      8045      8123      8274      8263      8278      8135      7515      7057      5549      5943      4835      4871
dram[8]:       6009      6195      7544      8033      8032      8168      8309      8377      8308      8191      6876      6461      5210      6083      5224      5527
dram[9]:       7973      7397      7991      8055      7636      8041      6824      7151      7044      7176      7102      6579      5088      6540      6135      6051
dram[10]:       7768      7275      7769      7519      7015      7567      6861      7315      6820      7288      6715      6291      5243      5109      6138      5995
dram[11]:       6837      6572      7068      7339      7070      7461      7643      7977      7624      8091      6775      6614      4218      5012      6147      5845
dram[12]:       6807      6453      6814      6484      7053      7567      8133      8558      8045      8429      8029      8501      5103      6549      6144      6017
dram[13]:       7557      7170      7579      7163      6675      7388      7973      8394      8077      8430      7990      8423      5169      4992      6137      5968
dram[14]:       7464      7122      7473      7112      6801      7522      7998      8397      8175      8487      8030      8405      5834      5930      6272      6291
dram[15]:       6989      6664      7019      6673      6425      6906      7943      8348      8057      8475      8005      8353      5954      6060      6255      6364
dram[16]:       7015      6660      6998      6664      6552      7029      7863      8274      7949      8297      7879      8256      5233      5483      6143      5890
dram[17]:       5693      5893      6288      6480      8549      8187      8642      8312      8557      8335      7959      8278      5819      5624      5401      5749
dram[18]:       5614      5880      6291      6081      8577      8123      8674      8518      8620      8593      8193      8505      5905      5815      4918      5129
dram[19]:       5987      6094      6176      6194      8119      7732      8257      8561      8280      8619      8306      8562      6474      6375      5819      5610
dram[20]:       6245      6301      7705      8082      8115      8098      8282      8066      8136      7784      6452      6633      6571      6467      5910      5779
dram[21]:       6474      6287      7473      7907      8407      8032      8451      8105      8395      8022      6623      6766      6021      5777      5893      5695
dram[22]:       6353      6315      6818      7128      8462      8104      8508      8168      8449      8092      7190      7484      6152      5837      5892      5682
dram[23]:       5924      6011      6733      7050      8267      7909      8431      8061      8252      7955      7315      7631      5274      5853      5531      4871
dram[24]:       6108      6218      7452      7789      8192      7898      8383      8131      8195      7923      6854      7035      5402      5986      5224      5274
dram[25]:       7893      7267      7909      7942      7582      7927      7383      7097      7402      7227      7010      7330      5088      5111      6182      6095
dram[26]:       7632      7215      7633      7491      7130      7509      7469      7218      7482      7059      6617      6859      4385      5529      6160      6092
dram[27]:       6712      6542      6962      7247      8010      7735      8113      7821      8093      7736      6727      6922      6718      6515      5934      5782
dram[28]:       6728      6444      6716      6528      8097      7775      8302      7951      8182      8248      7902      8094      7258      5050      6127      5863
dram[29]:       7491      7063      7501      7078      7779      7643      7980      8085      7947      8266      7979      8168      4728      5123      6148      6039
dram[30]:       7431      7013      7448      6995      7901      7768      8119      8259      8413      8345      8409      8284      5151      5859      6260      6079
dram[31]:       6895      6630      6910      6650      7534      7261      8039      8182      8423      8314      8390      8219      5273      6038      6175      6072
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=82663 n_act=4214 n_pre=4198 n_ref_event=0 n_req=89707 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=173676 bw_util=0.6975
n_activity=236091 dram_eff=0.8235
bk0: 1280a 218745i bk1: 1280a 215219i bk2: 1280a 217357i bk3: 1280a 218052i bk4: 1280a 218467i bk5: 1280a 213259i bk6: 1280a 218578i bk7: 1280a 213621i bk8: 1296a 219180i bk9: 1304a 215397i bk10: 1344a 213023i bk11: 1344a 209508i bk12: 1328a 214401i bk13: 1328a 210246i bk14: 1280a 212839i bk15: 1280a 209716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953025
Row_Buffer_Locality_read = 0.962543
Row_Buffer_Locality_write = 0.950162
Bank_Level_Parallism = 4.761790
Bank_Level_Parallism_Col = 4.474187
Bank_Level_Parallism_Ready = 2.041251
write_to_read_ratio_blp_rw_average = 0.651751
GrpLevelPara = 3.094691 

BW Util details:
bwutil = 0.697508 
total_CMD = 278735 
util_bw = 194420 
Wasted_Col = 36473 
Wasted_Row = 2603 
Idle = 45239 

BW Util Bottlenecks: 
RCDc_limit = 2016 
RCDWRc_limit = 7404 
WTRc_limit = 44443 
RTWc_limit = 25016 
CCDLc_limit = 39330 
rwq = 0 
CCDLc_limit_alone = 28063 
WTRc_limit_alone = 35075 
RTWc_limit_alone = 23117 

Commands details: 
total_CMD = 278735 
n_nop = 82663 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 173676 
n_act = 4214 
n_pre = 4198 
n_ref = 0 
n_req = 89707 
total_req = 194420 

Dual Bus Interface Util: 
issued_total_row = 8412 
issued_total_col = 194420 
Row_Bus_Util =  0.030179 
CoL_Bus_Util = 0.697508 
Either_Row_CoL_Bus_Util = 0.703435 
Issued_on_Two_Bus_Simul_Util = 0.024252 
issued_two_Eff = 0.034477 
queue_avg = 36.157162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.1572
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 1): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=83203 n_act=4232 n_pre=4216 n_ref_event=0 n_req=89433 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=173049 bw_util=0.6953
n_activity=235758 dram_eff=0.822
bk0: 1280a 217875i bk1: 1280a 215143i bk2: 1280a 220259i bk3: 1280a 217856i bk4: 1280a 218630i bk5: 1280a 211251i bk6: 1280a 214531i bk7: 1280a 212270i bk8: 1304a 218372i bk9: 1304a 215251i bk10: 1344a 216314i bk11: 1344a 213424i bk12: 1328a 215751i bk13: 1328a 215996i bk14: 1280a 216565i bk15: 1280a 209248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952680
Row_Buffer_Locality_read = 0.959618
Row_Buffer_Locality_write = 0.950583
Bank_Level_Parallism = 4.724512
Bank_Level_Parallism_Col = 4.426506
Bank_Level_Parallism_Ready = 2.067332
write_to_read_ratio_blp_rw_average = 0.665343
GrpLevelPara = 3.055456 

BW Util details:
bwutil = 0.695288 
total_CMD = 278735 
util_bw = 193801 
Wasted_Col = 36847 
Wasted_Row = 2277 
Idle = 45810 

BW Util Bottlenecks: 
RCDc_limit = 2142 
RCDWRc_limit = 7358 
WTRc_limit = 42594 
RTWc_limit = 26467 
CCDLc_limit = 38687 
rwq = 0 
CCDLc_limit_alone = 28125 
WTRc_limit_alone = 33994 
RTWc_limit_alone = 24505 

Commands details: 
total_CMD = 278735 
n_nop = 83203 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 173049 
n_act = 4232 
n_pre = 4216 
n_ref = 0 
n_req = 89433 
total_req = 193801 

Dual Bus Interface Util: 
issued_total_row = 8448 
issued_total_col = 193801 
Row_Bus_Util =  0.030308 
CoL_Bus_Util = 0.695288 
Either_Row_CoL_Bus_Util = 0.701498 
Issued_on_Two_Bus_Simul_Util = 0.024098 
issued_two_Eff = 0.034352 
queue_avg = 36.051979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.052
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=82564 n_act=4264 n_pre=4248 n_ref_event=0 n_req=89685 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=173761 bw_util=0.6978
n_activity=236201 dram_eff=0.8235
bk0: 1280a 219683i bk1: 1280a 217190i bk2: 1280a 217425i bk3: 1280a 216268i bk4: 1280a 217371i bk5: 1280a 214501i bk6: 1280a 213042i bk7: 1280a 212366i bk8: 1304a 214303i bk9: 1304a 215244i bk10: 1344a 219882i bk11: 1344a 216072i bk12: 1328a 218964i bk13: 1328a 213927i bk14: 1280a 213603i bk15: 1280a 208705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952456
Row_Buffer_Locality_read = 0.959040
Row_Buffer_Locality_write = 0.950474
Bank_Level_Parallism = 4.712591
Bank_Level_Parallism_Col = 4.419120
Bank_Level_Parallism_Ready = 2.057462
write_to_read_ratio_blp_rw_average = 0.669841
GrpLevelPara = 3.058212 

BW Util details:
bwutil = 0.697842 
total_CMD = 278735 
util_bw = 194513 
Wasted_Col = 36636 
Wasted_Row = 2459 
Idle = 45127 

BW Util Bottlenecks: 
RCDc_limit = 2221 
RCDWRc_limit = 7369 
WTRc_limit = 42797 
RTWc_limit = 26004 
CCDLc_limit = 39251 
rwq = 0 
CCDLc_limit_alone = 28775 
WTRc_limit_alone = 34143 
RTWc_limit_alone = 24182 

Commands details: 
total_CMD = 278735 
n_nop = 82564 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 173761 
n_act = 4264 
n_pre = 4248 
n_ref = 0 
n_req = 89685 
total_req = 194513 

Dual Bus Interface Util: 
issued_total_row = 8512 
issued_total_col = 194513 
Row_Bus_Util =  0.030538 
CoL_Bus_Util = 0.697842 
Either_Row_CoL_Bus_Util = 0.703790 
Issued_on_Two_Bus_Simul_Util = 0.024590 
issued_two_Eff = 0.034939 
queue_avg = 36.089645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.0896
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 1): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=82182 n_act=4194 n_pre=4178 n_ref_event=0 n_req=89858 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=174182 bw_util=0.6994
n_activity=235745 dram_eff=0.8269
bk0: 1280a 220343i bk1: 1280a 216345i bk2: 1280a 216223i bk3: 1280a 216997i bk4: 1280a 217371i bk5: 1280a 210773i bk6: 1280a 215903i bk7: 1280a 214389i bk8: 1304a 215068i bk9: 1304a 214765i bk10: 1344a 217745i bk11: 1344a 212995i bk12: 1328a 216927i bk13: 1328a 213540i bk14: 1280a 214636i bk15: 1280a 208673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953326
Row_Buffer_Locality_read = 0.960679
Row_Buffer_Locality_write = 0.951119
Bank_Level_Parallism = 4.745924
Bank_Level_Parallism_Col = 4.454602
Bank_Level_Parallism_Ready = 2.087548
write_to_read_ratio_blp_rw_average = 0.666960
GrpLevelPara = 3.109886 

BW Util details:
bwutil = 0.699352 
total_CMD = 278735 
util_bw = 194934 
Wasted_Col = 36005 
Wasted_Row = 2298 
Idle = 45498 

BW Util Bottlenecks: 
RCDc_limit = 2044 
RCDWRc_limit = 7238 
WTRc_limit = 43714 
RTWc_limit = 25188 
CCDLc_limit = 38678 
rwq = 0 
CCDLc_limit_alone = 28032 
WTRc_limit_alone = 34937 
RTWc_limit_alone = 23319 

Commands details: 
total_CMD = 278735 
n_nop = 82182 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 174182 
n_act = 4194 
n_pre = 4178 
n_ref = 0 
n_req = 89858 
total_req = 194934 

Dual Bus Interface Util: 
issued_total_row = 8372 
issued_total_col = 194934 
Row_Bus_Util =  0.030036 
CoL_Bus_Util = 0.699352 
Either_Row_CoL_Bus_Util = 0.705161 
Issued_on_Two_Bus_Simul_Util = 0.024227 
issued_two_Eff = 0.034357 
queue_avg = 36.447544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4475
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=83098 n_act=4284 n_pre=4268 n_ref_event=0 n_req=89405 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=173105 bw_util=0.6955
n_activity=235451 dram_eff=0.8233
bk0: 1280a 220308i bk1: 1280a 215813i bk2: 1280a 218330i bk3: 1280a 216529i bk4: 1280a 219057i bk5: 1280a 213386i bk6: 1280a 217630i bk7: 1280a 213309i bk8: 1304a 217503i bk9: 1304a 216709i bk10: 1344a 219641i bk11: 1344a 217998i bk12: 1328a 221271i bk13: 1328a 216355i bk14: 1280a 216851i bk15: 1280a 211063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952083
Row_Buffer_Locality_read = 0.957546
Row_Buffer_Locality_write = 0.950432
Bank_Level_Parallism = 4.627045
Bank_Level_Parallism_Col = 4.326626
Bank_Level_Parallism_Ready = 2.031977
write_to_read_ratio_blp_rw_average = 0.662849
GrpLevelPara = 3.053572 

BW Util details:
bwutil = 0.695489 
total_CMD = 278735 
util_bw = 193857 
Wasted_Col = 36768 
Wasted_Row = 2226 
Idle = 45884 

BW Util Bottlenecks: 
RCDc_limit = 2339 
RCDWRc_limit = 7306 
WTRc_limit = 42351 
RTWc_limit = 25925 
CCDLc_limit = 39268 
rwq = 0 
CCDLc_limit_alone = 28306 
WTRc_limit_alone = 33600 
RTWc_limit_alone = 23714 

Commands details: 
total_CMD = 278735 
n_nop = 83098 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 173105 
n_act = 4284 
n_pre = 4268 
n_ref = 0 
n_req = 89405 
total_req = 193857 

Dual Bus Interface Util: 
issued_total_row = 8552 
issued_total_col = 193857 
Row_Bus_Util =  0.030681 
CoL_Bus_Util = 0.695489 
Either_Row_CoL_Bus_Util = 0.701875 
Issued_on_Two_Bus_Simul_Util = 0.024295 
issued_two_Eff = 0.034615 
queue_avg = 36.689240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6892
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 1): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=83356 n_act=4280 n_pre=4264 n_ref_event=0 n_req=89322 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=172862 bw_util=0.6946
n_activity=236823 dram_eff=0.8175
bk0: 1280a 220075i bk1: 1280a 218432i bk2: 1280a 216572i bk3: 1280a 217981i bk4: 1280a 220098i bk5: 1280a 210701i bk6: 1280a 215206i bk7: 1280a 210621i bk8: 1304a 218453i bk9: 1304a 215811i bk10: 1344a 214597i bk11: 1344a 213701i bk12: 1328a 218198i bk13: 1328a 214206i bk14: 1280a 215476i bk15: 1280a 212728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952083
Row_Buffer_Locality_read = 0.958510
Row_Buffer_Locality_write = 0.950139
Bank_Level_Parallism = 4.684826
Bank_Level_Parallism_Col = 4.390329
Bank_Level_Parallism_Ready = 2.017710
write_to_read_ratio_blp_rw_average = 0.652246
GrpLevelPara = 3.086309 

BW Util details:
bwutil = 0.694617 
total_CMD = 278735 
util_bw = 193614 
Wasted_Col = 37817 
Wasted_Row = 2564 
Idle = 44740 

BW Util Bottlenecks: 
RCDc_limit = 2625 
RCDWRc_limit = 7570 
WTRc_limit = 45847 
RTWc_limit = 26987 
CCDLc_limit = 40960 
rwq = 0 
CCDLc_limit_alone = 29462 
WTRc_limit_alone = 36495 
RTWc_limit_alone = 24841 

Commands details: 
total_CMD = 278735 
n_nop = 83356 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 172862 
n_act = 4280 
n_pre = 4264 
n_ref = 0 
n_req = 89322 
total_req = 193614 

Dual Bus Interface Util: 
issued_total_row = 8544 
issued_total_col = 193614 
Row_Bus_Util =  0.030653 
CoL_Bus_Util = 0.694617 
Either_Row_CoL_Bus_Util = 0.700949 
Issued_on_Two_Bus_Simul_Util = 0.024321 
issued_two_Eff = 0.034697 
queue_avg = 37.335930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.3359
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81157 n_act=4333 n_pre=4317 n_ref_event=0 n_req=90201 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=175097 bw_util=0.7026
n_activity=237008 dram_eff=0.8263
bk0: 1280a 219644i bk1: 1280a 218461i bk2: 1280a 215559i bk3: 1280a 215018i bk4: 1280a 216963i bk5: 1280a 213087i bk6: 1280a 212617i bk7: 1280a 213150i bk8: 1304a 215851i bk9: 1304a 211779i bk10: 1344a 212890i bk11: 1344a 213111i bk12: 1328a 216837i bk13: 1328a 210584i bk14: 1280a 215416i bk15: 1280a 206427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951963
Row_Buffer_Locality_read = 0.960341
Row_Buffer_Locality_write = 0.949459
Bank_Level_Parallism = 4.786515
Bank_Level_Parallism_Col = 4.488574
Bank_Level_Parallism_Ready = 2.073020
write_to_read_ratio_blp_rw_average = 0.656531
GrpLevelPara = 3.110860 

BW Util details:
bwutil = 0.702635 
total_CMD = 278735 
util_bw = 195849 
Wasted_Col = 36246 
Wasted_Row = 2432 
Idle = 44208 

BW Util Bottlenecks: 
RCDc_limit = 2152 
RCDWRc_limit = 7525 
WTRc_limit = 42070 
RTWc_limit = 27333 
CCDLc_limit = 38643 
rwq = 0 
CCDLc_limit_alone = 28143 
WTRc_limit_alone = 33695 
RTWc_limit_alone = 25208 

Commands details: 
total_CMD = 278735 
n_nop = 81157 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 175097 
n_act = 4333 
n_pre = 4317 
n_ref = 0 
n_req = 90201 
total_req = 195849 

Dual Bus Interface Util: 
issued_total_row = 8650 
issued_total_col = 195849 
Row_Bus_Util =  0.031033 
CoL_Bus_Util = 0.702635 
Either_Row_CoL_Bus_Util = 0.708838 
Issued_on_Two_Bus_Simul_Util = 0.024830 
issued_two_Eff = 0.035029 
queue_avg = 37.332584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.3326
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 1): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81066 n_act=4288 n_pre=4272 n_ref_event=0 n_req=90252 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=175233 bw_util=0.7031
n_activity=236236 dram_eff=0.8296
bk0: 1280a 219853i bk1: 1280a 214831i bk2: 1280a 215969i bk3: 1280a 213982i bk4: 1280a 216783i bk5: 1280a 209002i bk6: 1280a 212652i bk7: 1280a 210683i bk8: 1304a 215427i bk9: 1304a 213306i bk10: 1344a 213748i bk11: 1344a 214332i bk12: 1328a 215053i bk13: 1328a 209130i bk14: 1280a 214650i bk15: 1280a 211406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952489
Row_Buffer_Locality_read = 0.960004
Row_Buffer_Locality_write = 0.950245
Bank_Level_Parallism = 4.832416
Bank_Level_Parallism_Col = 4.536113
Bank_Level_Parallism_Ready = 2.091160
write_to_read_ratio_blp_rw_average = 0.652825
GrpLevelPara = 3.137910 

BW Util details:
bwutil = 0.703123 
total_CMD = 278735 
util_bw = 195985 
Wasted_Col = 35311 
Wasted_Row = 2377 
Idle = 45062 

BW Util Bottlenecks: 
RCDc_limit = 2270 
RCDWRc_limit = 7371 
WTRc_limit = 42348 
RTWc_limit = 26242 
CCDLc_limit = 37632 
rwq = 0 
CCDLc_limit_alone = 26655 
WTRc_limit_alone = 33457 
RTWc_limit_alone = 24156 

Commands details: 
total_CMD = 278735 
n_nop = 81066 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 175233 
n_act = 4288 
n_pre = 4272 
n_ref = 0 
n_req = 90252 
total_req = 195985 

Dual Bus Interface Util: 
issued_total_row = 8560 
issued_total_col = 195985 
Row_Bus_Util =  0.030710 
CoL_Bus_Util = 0.703123 
Either_Row_CoL_Bus_Util = 0.709165 
Issued_on_Two_Bus_Simul_Util = 0.024669 
issued_two_Eff = 0.034785 
queue_avg = 37.315838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.3158
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=82048 n_act=4266 n_pre=4250 n_ref_event=0 n_req=89934 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=174197 bw_util=0.6994
n_activity=236646 dram_eff=0.8238
bk0: 1280a 219136i bk1: 1280a 217001i bk2: 1280a 219161i bk3: 1280a 215432i bk4: 1280a 216641i bk5: 1280a 209567i bk6: 1280a 215313i bk7: 1280a 214637i bk8: 1304a 216735i bk9: 1304a 214546i bk10: 1344a 217495i bk11: 1344a 212736i bk12: 1328a 216796i bk13: 1328a 213096i bk14: 1280a 213779i bk15: 1280a 211023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952565
Row_Buffer_Locality_read = 0.958944
Row_Buffer_Locality_write = 0.950652
Bank_Level_Parallism = 4.726798
Bank_Level_Parallism_Col = 4.440124
Bank_Level_Parallism_Ready = 2.067392
write_to_read_ratio_blp_rw_average = 0.662534
GrpLevelPara = 3.092420 

BW Util details:
bwutil = 0.699406 
total_CMD = 278735 
util_bw = 194949 
Wasted_Col = 36447 
Wasted_Row = 2716 
Idle = 44623 

BW Util Bottlenecks: 
RCDc_limit = 2291 
RCDWRc_limit = 7407 
WTRc_limit = 42051 
RTWc_limit = 26193 
CCDLc_limit = 38953 
rwq = 0 
CCDLc_limit_alone = 27925 
WTRc_limit_alone = 33099 
RTWc_limit_alone = 24117 

Commands details: 
total_CMD = 278735 
n_nop = 82048 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 174197 
n_act = 4266 
n_pre = 4250 
n_ref = 0 
n_req = 89934 
total_req = 194949 

Dual Bus Interface Util: 
issued_total_row = 8516 
issued_total_col = 194949 
Row_Bus_Util =  0.030552 
CoL_Bus_Util = 0.699406 
Either_Row_CoL_Bus_Util = 0.705642 
Issued_on_Two_Bus_Simul_Util = 0.024317 
issued_two_Eff = 0.034461 
queue_avg = 36.443462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4435
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81007 n_act=4243 n_pre=4227 n_ref_event=0 n_req=90311 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=175333 bw_util=0.7035
n_activity=236008 dram_eff=0.8308
bk0: 1280a 217000i bk1: 1280a 217703i bk2: 1280a 217434i bk3: 1280a 217297i bk4: 1280a 215466i bk5: 1280a 211471i bk6: 1280a 209947i bk7: 1280a 209057i bk8: 1304a 213966i bk9: 1304a 213454i bk10: 1344a 216530i bk11: 1344a 211951i bk12: 1328a 217247i bk13: 1328a 212200i bk14: 1280a 212702i bk15: 1280a 207842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953018
Row_Buffer_Locality_read = 0.961305
Row_Buffer_Locality_write = 0.950546
Bank_Level_Parallism = 4.833885
Bank_Level_Parallism_Col = 4.535989
Bank_Level_Parallism_Ready = 2.117893
write_to_read_ratio_blp_rw_average = 0.665538
GrpLevelPara = 3.104885 

BW Util details:
bwutil = 0.703482 
total_CMD = 278735 
util_bw = 196085 
Wasted_Col = 35185 
Wasted_Row = 2249 
Idle = 45216 

BW Util Bottlenecks: 
RCDc_limit = 1924 
RCDWRc_limit = 7294 
WTRc_limit = 42841 
RTWc_limit = 26192 
CCDLc_limit = 38246 
rwq = 0 
CCDLc_limit_alone = 27351 
WTRc_limit_alone = 33942 
RTWc_limit_alone = 24196 

Commands details: 
total_CMD = 278735 
n_nop = 81007 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 175333 
n_act = 4243 
n_pre = 4227 
n_ref = 0 
n_req = 90311 
total_req = 196085 

Dual Bus Interface Util: 
issued_total_row = 8470 
issued_total_col = 196085 
Row_Bus_Util =  0.030387 
CoL_Bus_Util = 0.703482 
Either_Row_CoL_Bus_Util = 0.709376 
Issued_on_Two_Bus_Simul_Util = 0.024493 
issued_two_Eff = 0.034527 
queue_avg = 36.510948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5109
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 1): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81487 n_act=4225 n_pre=4209 n_ref_event=0 n_req=90055 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=174860 bw_util=0.7018
n_activity=236330 dram_eff=0.8277
bk0: 1280a 216539i bk1: 1280a 214354i bk2: 1280a 216396i bk3: 1280a 219442i bk4: 1280a 212218i bk5: 1280a 209179i bk6: 1280a 215650i bk7: 1280a 209346i bk8: 1304a 215101i bk9: 1304a 214159i bk10: 1344a 219667i bk11: 1344a 213623i bk12: 1328a 219502i bk13: 1328a 216522i bk14: 1280a 214322i bk15: 1280a 209231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953084
Row_Buffer_Locality_read = 0.960245
Row_Buffer_Locality_write = 0.950940
Bank_Level_Parallism = 4.768535
Bank_Level_Parallism_Col = 4.471159
Bank_Level_Parallism_Ready = 2.103128
write_to_read_ratio_blp_rw_average = 0.673063
GrpLevelPara = 3.077959 

BW Util details:
bwutil = 0.701785 
total_CMD = 278735 
util_bw = 195612 
Wasted_Col = 35754 
Wasted_Row = 2367 
Idle = 45002 

BW Util Bottlenecks: 
RCDc_limit = 2106 
RCDWRc_limit = 7022 
WTRc_limit = 42183 
RTWc_limit = 27686 
CCDLc_limit = 38707 
rwq = 0 
CCDLc_limit_alone = 27616 
WTRc_limit_alone = 33186 
RTWc_limit_alone = 25592 

Commands details: 
total_CMD = 278735 
n_nop = 81487 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 174860 
n_act = 4225 
n_pre = 4209 
n_ref = 0 
n_req = 90055 
total_req = 195612 

Dual Bus Interface Util: 
issued_total_row = 8434 
issued_total_col = 195612 
Row_Bus_Util =  0.030258 
CoL_Bus_Util = 0.701785 
Either_Row_CoL_Bus_Util = 0.707654 
Issued_on_Two_Bus_Simul_Util = 0.024389 
issued_two_Eff = 0.034464 
queue_avg = 36.734936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.7349
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=83209 n_act=4271 n_pre=4255 n_ref_event=0 n_req=89320 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=173105 bw_util=0.6955
n_activity=234122 dram_eff=0.828
bk0: 1280a 220976i bk1: 1280a 216851i bk2: 1280a 218138i bk3: 1280a 217835i bk4: 1280a 215783i bk5: 1280a 210503i bk6: 1280a 215699i bk7: 1280a 213877i bk8: 1304a 215610i bk9: 1304a 215523i bk10: 1344a 218180i bk11: 1344a 214012i bk12: 1328a 220622i bk13: 1328a 217000i bk14: 1280a 212136i bk15: 1280a 211036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952183
Row_Buffer_Locality_read = 0.957884
Row_Buffer_Locality_write = 0.950458
Bank_Level_Parallism = 4.730741
Bank_Level_Parallism_Col = 4.430850
Bank_Level_Parallism_Ready = 2.101745
write_to_read_ratio_blp_rw_average = 0.680130
GrpLevelPara = 3.076439 

BW Util details:
bwutil = 0.695489 
total_CMD = 278735 
util_bw = 193857 
Wasted_Col = 35215 
Wasted_Row = 2456 
Idle = 47207 

BW Util Bottlenecks: 
RCDc_limit = 2294 
RCDWRc_limit = 7054 
WTRc_limit = 39933 
RTWc_limit = 26775 
CCDLc_limit = 37431 
rwq = 0 
CCDLc_limit_alone = 27136 
WTRc_limit_alone = 31752 
RTWc_limit_alone = 24661 

Commands details: 
total_CMD = 278735 
n_nop = 83209 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 173105 
n_act = 4271 
n_pre = 4255 
n_ref = 0 
n_req = 89320 
total_req = 193857 

Dual Bus Interface Util: 
issued_total_row = 8526 
issued_total_col = 193857 
Row_Bus_Util =  0.030588 
CoL_Bus_Util = 0.695489 
Either_Row_CoL_Bus_Util = 0.701476 
Issued_on_Two_Bus_Simul_Util = 0.024600 
issued_two_Eff = 0.035070 
queue_avg = 35.853989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.854
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 17): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=82681 n_act=4179 n_pre=4163 n_ref_event=0 n_req=89624 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=173613 bw_util=0.6973
n_activity=236309 dram_eff=0.8225
bk0: 1280a 219968i bk1: 1280a 216834i bk2: 1280a 215752i bk3: 1280a 216165i bk4: 1280a 217709i bk5: 1280a 211755i bk6: 1280a 216183i bk7: 1280a 211337i bk8: 1304a 218143i bk9: 1304a 212781i bk10: 1344a 216522i bk11: 1344a 211849i bk12: 1328a 216953i bk13: 1328a 211763i bk14: 1280a 216007i bk15: 1280a 210524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953372
Row_Buffer_Locality_read = 0.960727
Row_Buffer_Locality_write = 0.951156
Bank_Level_Parallism = 4.751790
Bank_Level_Parallism_Col = 4.465319
Bank_Level_Parallism_Ready = 2.086441
write_to_read_ratio_blp_rw_average = 0.665266
GrpLevelPara = 3.082072 

BW Util details:
bwutil = 0.697311 
total_CMD = 278735 
util_bw = 194365 
Wasted_Col = 36449 
Wasted_Row = 2601 
Idle = 45320 

BW Util Bottlenecks: 
RCDc_limit = 2179 
RCDWRc_limit = 7370 
WTRc_limit = 41574 
RTWc_limit = 27681 
CCDLc_limit = 38724 
rwq = 0 
CCDLc_limit_alone = 27826 
WTRc_limit_alone = 32951 
RTWc_limit_alone = 25406 

Commands details: 
total_CMD = 278735 
n_nop = 82681 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 173613 
n_act = 4179 
n_pre = 4163 
n_ref = 0 
n_req = 89624 
total_req = 194365 

Dual Bus Interface Util: 
issued_total_row = 8342 
issued_total_col = 194365 
Row_Bus_Util =  0.029928 
CoL_Bus_Util = 0.697311 
Either_Row_CoL_Bus_Util = 0.703371 
Issued_on_Two_Bus_Simul_Util = 0.023869 
issued_two_Eff = 0.033935 
queue_avg = 36.484669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4847
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 16): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81988 n_act=4196 n_pre=4180 n_ref_event=0 n_req=89947 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=174301 bw_util=0.6998
n_activity=236218 dram_eff=0.8257
bk0: 1280a 216388i bk1: 1280a 213580i bk2: 1280a 213494i bk3: 1280a 215245i bk4: 1280a 218269i bk5: 1280a 211754i bk6: 1280a 215619i bk7: 1280a 212560i bk8: 1304a 217694i bk9: 1304a 211758i bk10: 1344a 217692i bk11: 1344a 214233i bk12: 1328a 216558i bk13: 1328a 215798i bk14: 1280a 215225i bk15: 1280a 209000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953350
Row_Buffer_Locality_read = 0.961257
Row_Buffer_Locality_write = 0.950979
Bank_Level_Parallism = 4.769083
Bank_Level_Parallism_Col = 4.477747
Bank_Level_Parallism_Ready = 2.087612
write_to_read_ratio_blp_rw_average = 0.663339
GrpLevelPara = 3.108596 

BW Util details:
bwutil = 0.699779 
total_CMD = 278735 
util_bw = 195053 
Wasted_Col = 36376 
Wasted_Row = 2335 
Idle = 44971 

BW Util Bottlenecks: 
RCDc_limit = 2187 
RCDWRc_limit = 7166 
WTRc_limit = 44384 
RTWc_limit = 26987 
CCDLc_limit = 39519 
rwq = 0 
CCDLc_limit_alone = 28262 
WTRc_limit_alone = 35188 
RTWc_limit_alone = 24926 

Commands details: 
total_CMD = 278735 
n_nop = 81988 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 174301 
n_act = 4196 
n_pre = 4180 
n_ref = 0 
n_req = 89947 
total_req = 195053 

Dual Bus Interface Util: 
issued_total_row = 8376 
issued_total_col = 195053 
Row_Bus_Util =  0.030050 
CoL_Bus_Util = 0.699779 
Either_Row_CoL_Bus_Util = 0.705857 
Issued_on_Two_Bus_Simul_Util = 0.023973 
issued_two_Eff = 0.033962 
queue_avg = 37.329010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.329
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 12): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81944 n_act=4238 n_pre=4222 n_ref_event=0 n_req=89892 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=174416 bw_util=0.7002
n_activity=236844 dram_eff=0.824
bk0: 1280a 217748i bk1: 1280a 214375i bk2: 1280a 220480i bk3: 1280a 211712i bk4: 1280a 215806i bk5: 1280a 211530i bk6: 1280a 212781i bk7: 1280a 212497i bk8: 1304a 215916i bk9: 1304a 214954i bk10: 1344a 217241i bk11: 1344a 214599i bk12: 1328a 218761i bk13: 1328a 215423i bk14: 1280a 213138i bk15: 1280a 209773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952852
Row_Buffer_Locality_read = 0.960534
Row_Buffer_Locality_write = 0.950547
Bank_Level_Parallism = 4.751369
Bank_Level_Parallism_Col = 4.452666
Bank_Level_Parallism_Ready = 2.054625
write_to_read_ratio_blp_rw_average = 0.662031
GrpLevelPara = 3.083002 

BW Util details:
bwutil = 0.700192 
total_CMD = 278735 
util_bw = 195168 
Wasted_Col = 36898 
Wasted_Row = 2164 
Idle = 44505 

BW Util Bottlenecks: 
RCDc_limit = 2143 
RCDWRc_limit = 7353 
WTRc_limit = 45373 
RTWc_limit = 26388 
CCDLc_limit = 40565 
rwq = 0 
CCDLc_limit_alone = 28841 
WTRc_limit_alone = 35615 
RTWc_limit_alone = 24422 

Commands details: 
total_CMD = 278735 
n_nop = 81944 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 174416 
n_act = 4238 
n_pre = 4222 
n_ref = 0 
n_req = 89892 
total_req = 195168 

Dual Bus Interface Util: 
issued_total_row = 8460 
issued_total_col = 195168 
Row_Bus_Util =  0.030351 
CoL_Bus_Util = 0.700192 
Either_Row_CoL_Bus_Util = 0.706015 
Issued_on_Two_Bus_Simul_Util = 0.024529 
issued_two_Eff = 0.034742 
queue_avg = 36.833725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.8337
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 8): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81917 n_act=4194 n_pre=4178 n_ref_event=0 n_req=89890 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=174435 bw_util=0.7003
n_activity=236427 dram_eff=0.8256
bk0: 1280a 220411i bk1: 1280a 215428i bk2: 1280a 218660i bk3: 1280a 213906i bk4: 1280a 215741i bk5: 1280a 211024i bk6: 1280a 214947i bk7: 1280a 211402i bk8: 1304a 214995i bk9: 1304a 213346i bk10: 1344a 214668i bk11: 1344a 212116i bk12: 1328a 218317i bk13: 1328a 214935i bk14: 1280a 212589i bk15: 1280a 210576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953340
Row_Buffer_Locality_read = 0.963040
Row_Buffer_Locality_write = 0.950428
Bank_Level_Parallism = 4.769725
Bank_Level_Parallism_Col = 4.479723
Bank_Level_Parallism_Ready = 2.084437
write_to_read_ratio_blp_rw_average = 0.661442
GrpLevelPara = 3.108930 

BW Util details:
bwutil = 0.700260 
total_CMD = 278735 
util_bw = 195187 
Wasted_Col = 36565 
Wasted_Row = 2346 
Idle = 44637 

BW Util Bottlenecks: 
RCDc_limit = 1884 
RCDWRc_limit = 7547 
WTRc_limit = 44982 
RTWc_limit = 25566 
CCDLc_limit = 39554 
rwq = 0 
CCDLc_limit_alone = 28873 
WTRc_limit_alone = 36217 
RTWc_limit_alone = 23650 

Commands details: 
total_CMD = 278735 
n_nop = 81917 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 174435 
n_act = 4194 
n_pre = 4178 
n_ref = 0 
n_req = 89890 
total_req = 195187 

Dual Bus Interface Util: 
issued_total_row = 8372 
issued_total_col = 195187 
Row_Bus_Util =  0.030036 
CoL_Bus_Util = 0.700260 
Either_Row_CoL_Bus_Util = 0.706112 
Issued_on_Two_Bus_Simul_Util = 0.024184 
issued_two_Eff = 0.034250 
queue_avg = 36.768234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.7682
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 17): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=82085 n_act=4193 n_pre=4177 n_ref_event=0 n_req=89884 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=174258 bw_util=0.6996
n_activity=236209 dram_eff=0.8256
bk0: 1280a 217030i bk1: 1280a 215499i bk2: 1280a 220302i bk3: 1280a 214678i bk4: 1280a 213901i bk5: 1280a 209425i bk6: 1280a 214455i bk7: 1280a 214239i bk8: 1304a 217092i bk9: 1304a 211411i bk10: 1344a 216677i bk11: 1344a 212138i bk12: 1328a 216003i bk13: 1328a 216285i bk14: 1280a 212397i bk15: 1280a 206887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953351
Row_Buffer_Locality_read = 0.961112
Row_Buffer_Locality_write = 0.951021
Bank_Level_Parallism = 4.799641
Bank_Level_Parallism_Col = 4.510621
Bank_Level_Parallism_Ready = 2.107754
write_to_read_ratio_blp_rw_average = 0.665316
GrpLevelPara = 3.088167 

BW Util details:
bwutil = 0.699625 
total_CMD = 278735 
util_bw = 195010 
Wasted_Col = 36196 
Wasted_Row = 2400 
Idle = 45129 

BW Util Bottlenecks: 
RCDc_limit = 2030 
RCDWRc_limit = 7356 
WTRc_limit = 41453 
RTWc_limit = 27700 
CCDLc_limit = 38337 
rwq = 0 
CCDLc_limit_alone = 27628 
WTRc_limit_alone = 33017 
RTWc_limit_alone = 25427 

Commands details: 
total_CMD = 278735 
n_nop = 82085 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 174258 
n_act = 4193 
n_pre = 4177 
n_ref = 0 
n_req = 89884 
total_req = 195010 

Dual Bus Interface Util: 
issued_total_row = 8370 
issued_total_col = 195010 
Row_Bus_Util =  0.030029 
CoL_Bus_Util = 0.699625 
Either_Row_CoL_Bus_Util = 0.705509 
Issued_on_Two_Bus_Simul_Util = 0.024145 
issued_two_Eff = 0.034223 
queue_avg = 36.490910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4909
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 16): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=82336 n_act=4170 n_pre=4154 n_ref_event=0 n_req=89857 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=173993 bw_util=0.6987
n_activity=235353 dram_eff=0.8275
bk0: 1280a 215351i bk1: 1280a 216593i bk2: 1280a 216670i bk3: 1280a 217530i bk4: 1280a 218783i bk5: 1280a 214780i bk6: 1280a 213792i bk7: 1280a 215497i bk8: 1304a 216405i bk9: 1304a 213127i bk10: 1344a 213674i bk11: 1344a 213509i bk12: 1328a 218802i bk13: 1328a 214153i bk14: 1280a 211125i bk15: 1280a 208204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953593
Row_Buffer_Locality_read = 0.961835
Row_Buffer_Locality_write = 0.951118
Bank_Level_Parallism = 4.775686
Bank_Level_Parallism_Col = 4.490382
Bank_Level_Parallism_Ready = 2.087160
write_to_read_ratio_blp_rw_average = 0.662642
GrpLevelPara = 3.087901 

BW Util details:
bwutil = 0.698674 
total_CMD = 278735 
util_bw = 194745 
Wasted_Col = 35514 
Wasted_Row = 2508 
Idle = 45968 

BW Util Bottlenecks: 
RCDc_limit = 2040 
RCDWRc_limit = 7119 
WTRc_limit = 42300 
RTWc_limit = 25692 
CCDLc_limit = 38343 
rwq = 0 
CCDLc_limit_alone = 27406 
WTRc_limit_alone = 33202 
RTWc_limit_alone = 23853 

Commands details: 
total_CMD = 278735 
n_nop = 82336 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 173993 
n_act = 4170 
n_pre = 4154 
n_ref = 0 
n_req = 89857 
total_req = 194745 

Dual Bus Interface Util: 
issued_total_row = 8324 
issued_total_col = 194745 
Row_Bus_Util =  0.029863 
CoL_Bus_Util = 0.698674 
Either_Row_CoL_Bus_Util = 0.704608 
Issued_on_Two_Bus_Simul_Util = 0.023930 
issued_two_Eff = 0.033961 
queue_avg = 35.830349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.8303
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 9): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81412 n_act=4179 n_pre=4163 n_ref_event=0 n_req=90169 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=174898 bw_util=0.7019
n_activity=236280 dram_eff=0.828
bk0: 1280a 217847i bk1: 1280a 214338i bk2: 1280a 217486i bk3: 1280a 212394i bk4: 1280a 215900i bk5: 1280a 210921i bk6: 1280a 216087i bk7: 1280a 212682i bk8: 1304a 216400i bk9: 1304a 212926i bk10: 1344a 214903i bk11: 1344a 211247i bk12: 1328a 215813i bk13: 1328a 213812i bk14: 1280a 212434i bk15: 1280a 212728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953653
Row_Buffer_Locality_read = 0.961257
Row_Buffer_Locality_write = 0.951379
Bank_Level_Parallism = 4.796710
Bank_Level_Parallism_Col = 4.507923
Bank_Level_Parallism_Ready = 2.081492
write_to_read_ratio_blp_rw_average = 0.663110
GrpLevelPara = 3.108645 

BW Util details:
bwutil = 0.701921 
total_CMD = 278735 
util_bw = 195650 
Wasted_Col = 35815 
Wasted_Row = 2447 
Idle = 44823 

BW Util Bottlenecks: 
RCDc_limit = 2232 
RCDWRc_limit = 7053 
WTRc_limit = 43523 
RTWc_limit = 27436 
CCDLc_limit = 38458 
rwq = 0 
CCDLc_limit_alone = 27626 
WTRc_limit_alone = 34733 
RTWc_limit_alone = 25394 

Commands details: 
total_CMD = 278735 
n_nop = 81412 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 174898 
n_act = 4179 
n_pre = 4163 
n_ref = 0 
n_req = 90169 
total_req = 195650 

Dual Bus Interface Util: 
issued_total_row = 8342 
issued_total_col = 195650 
Row_Bus_Util =  0.029928 
CoL_Bus_Util = 0.701921 
Either_Row_CoL_Bus_Util = 0.707923 
Issued_on_Two_Bus_Simul_Util = 0.023926 
issued_two_Eff = 0.033797 
queue_avg = 36.842125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.8421
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 8): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81840 n_act=4349 n_pre=4333 n_ref_event=0 n_req=90016 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=174494 bw_util=0.7005
n_activity=235997 dram_eff=0.8273
bk0: 1280a 216907i bk1: 1280a 213781i bk2: 1280a 215432i bk3: 1280a 216011i bk4: 1280a 214595i bk5: 1280a 211804i bk6: 1280a 214039i bk7: 1280a 212995i bk8: 1304a 216336i bk9: 1304a 211387i bk10: 1344a 212086i bk11: 1344a 214773i bk12: 1328a 216324i bk13: 1328a 213006i bk14: 1280a 211251i bk15: 1280a 211556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951686
Row_Buffer_Locality_read = 0.961642
Row_Buffer_Locality_write = 0.948703
Bank_Level_Parallism = 4.829176
Bank_Level_Parallism_Col = 4.521773
Bank_Level_Parallism_Ready = 2.072350
write_to_read_ratio_blp_rw_average = 0.659383
GrpLevelPara = 3.122713 

BW Util details:
bwutil = 0.700472 
total_CMD = 278735 
util_bw = 195246 
Wasted_Col = 35849 
Wasted_Row = 2380 
Idle = 45260 

BW Util Bottlenecks: 
RCDc_limit = 1974 
RCDWRc_limit = 7391 
WTRc_limit = 43993 
RTWc_limit = 26313 
CCDLc_limit = 38937 
rwq = 0 
CCDLc_limit_alone = 28002 
WTRc_limit_alone = 34969 
RTWc_limit_alone = 24402 

Commands details: 
total_CMD = 278735 
n_nop = 81840 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 174494 
n_act = 4349 
n_pre = 4333 
n_ref = 0 
n_req = 90016 
total_req = 195246 

Dual Bus Interface Util: 
issued_total_row = 8682 
issued_total_col = 195246 
Row_Bus_Util =  0.031148 
CoL_Bus_Util = 0.700472 
Either_Row_CoL_Bus_Util = 0.706388 
Issued_on_Two_Bus_Simul_Util = 0.025232 
issued_two_Eff = 0.035720 
queue_avg = 36.119797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.1198
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 9): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=82529 n_act=4327 n_pre=4311 n_ref_event=0 n_req=89607 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=173619 bw_util=0.6973
n_activity=236194 dram_eff=0.8229
bk0: 1280a 217931i bk1: 1280a 215005i bk2: 1280a 217234i bk3: 1280a 218955i bk4: 1280a 216848i bk5: 1280a 213565i bk6: 1280a 214306i bk7: 1280a 215292i bk8: 1304a 217023i bk9: 1304a 216014i bk10: 1344a 212972i bk11: 1344a 212585i bk12: 1328a 219076i bk13: 1328a 215462i bk14: 1280a 215150i bk15: 1280a 211741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951711
Row_Buffer_Locality_read = 0.958944
Row_Buffer_Locality_write = 0.949532
Bank_Level_Parallism = 4.709875
Bank_Level_Parallism_Col = 4.408966
Bank_Level_Parallism_Ready = 2.051422
write_to_read_ratio_blp_rw_average = 0.658398
GrpLevelPara = 3.087450 

BW Util details:
bwutil = 0.697333 
total_CMD = 278735 
util_bw = 194371 
Wasted_Col = 36716 
Wasted_Row = 2509 
Idle = 45139 

BW Util Bottlenecks: 
RCDc_limit = 2262 
RCDWRc_limit = 7608 
WTRc_limit = 41447 
RTWc_limit = 26109 
CCDLc_limit = 38367 
rwq = 0 
CCDLc_limit_alone = 27959 
WTRc_limit_alone = 32959 
RTWc_limit_alone = 24189 

Commands details: 
total_CMD = 278735 
n_nop = 82529 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 173619 
n_act = 4327 
n_pre = 4311 
n_ref = 0 
n_req = 89607 
total_req = 194371 

Dual Bus Interface Util: 
issued_total_row = 8638 
issued_total_col = 194371 
Row_Bus_Util =  0.030990 
CoL_Bus_Util = 0.697333 
Either_Row_CoL_Bus_Util = 0.703916 
Issued_on_Two_Bus_Simul_Util = 0.024407 
issued_two_Eff = 0.034673 
queue_avg = 36.077736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.0777
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 8): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=83148 n_act=4281 n_pre=4265 n_ref_event=0 n_req=89425 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=173071 bw_util=0.6954
n_activity=236898 dram_eff=0.8182
bk0: 1280a 219591i bk1: 1280a 216792i bk2: 1280a 218190i bk3: 1280a 220195i bk4: 1280a 217853i bk5: 1280a 213545i bk6: 1280a 219763i bk7: 1280a 214530i bk8: 1304a 216786i bk9: 1304a 214224i bk10: 1344a 217022i bk11: 1344a 216711i bk12: 1328a 221254i bk13: 1328a 219160i bk14: 1280a 214442i bk15: 1280a 215078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952127
Row_Buffer_Locality_read = 0.958655
Row_Buffer_Locality_write = 0.950155
Bank_Level_Parallism = 4.585740
Bank_Level_Parallism_Col = 4.292969
Bank_Level_Parallism_Ready = 2.045397
write_to_read_ratio_blp_rw_average = 0.668689
GrpLevelPara = 3.049575 

BW Util details:
bwutil = 0.695367 
total_CMD = 278735 
util_bw = 193823 
Wasted_Col = 37793 
Wasted_Row = 2599 
Idle = 44520 

BW Util Bottlenecks: 
RCDc_limit = 2464 
RCDWRc_limit = 7429 
WTRc_limit = 41467 
RTWc_limit = 26196 
CCDLc_limit = 39190 
rwq = 0 
CCDLc_limit_alone = 28809 
WTRc_limit_alone = 33129 
RTWc_limit_alone = 24153 

Commands details: 
total_CMD = 278735 
n_nop = 83148 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 173071 
n_act = 4281 
n_pre = 4265 
n_ref = 0 
n_req = 89425 
total_req = 193823 

Dual Bus Interface Util: 
issued_total_row = 8546 
issued_total_col = 193823 
Row_Bus_Util =  0.030660 
CoL_Bus_Util = 0.695367 
Either_Row_CoL_Bus_Util = 0.701695 
Issued_on_Two_Bus_Simul_Util = 0.024331 
issued_two_Eff = 0.034675 
queue_avg = 35.630295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.6303
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 9): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=82843 n_act=4368 n_pre=4352 n_ref_event=0 n_req=89487 n_rd=20749 n_rd_L2_A=0 n_write=0 n_wr_bk=173326 bw_util=0.6963
n_activity=236681 dram_eff=0.82
bk0: 1280a 218210i bk1: 1280a 216616i bk2: 1280a 217952i bk3: 1280a 215982i bk4: 1280a 215897i bk5: 1280a 212545i bk6: 1280a 215339i bk7: 1280a 216566i bk8: 1304a 216115i bk9: 1304a 214451i bk10: 1344a 215349i bk11: 1344a 218668i bk12: 1328a 219046i bk13: 1325a 216184i bk14: 1280a 215812i bk15: 1280a 209368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951188
Row_Buffer_Locality_read = 0.959564
Row_Buffer_Locality_write = 0.948660
Bank_Level_Parallism = 4.679915
Bank_Level_Parallism_Col = 4.379616
Bank_Level_Parallism_Ready = 2.046621
write_to_read_ratio_blp_rw_average = 0.663907
GrpLevelPara = 3.070174 

BW Util details:
bwutil = 0.696271 
total_CMD = 278735 
util_bw = 194075 
Wasted_Col = 37359 
Wasted_Row = 2576 
Idle = 44725 

BW Util Bottlenecks: 
RCDc_limit = 2318 
RCDWRc_limit = 7829 
WTRc_limit = 41495 
RTWc_limit = 27263 
CCDLc_limit = 38846 
rwq = 0 
CCDLc_limit_alone = 28108 
WTRc_limit_alone = 32971 
RTWc_limit_alone = 25049 

Commands details: 
total_CMD = 278735 
n_nop = 82843 
Read = 20749 
Write = 0 
L2_Alloc = 0 
L2_WB = 173326 
n_act = 4368 
n_pre = 4352 
n_ref = 0 
n_req = 89487 
total_req = 194075 

Dual Bus Interface Util: 
issued_total_row = 8720 
issued_total_col = 194075 
Row_Bus_Util =  0.031284 
CoL_Bus_Util = 0.696271 
Either_Row_CoL_Bus_Util = 0.702789 
Issued_on_Two_Bus_Simul_Util = 0.024765 
issued_two_Eff = 0.035239 
queue_avg = 36.094288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.0943
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 8): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=82284 n_act=4439 n_pre=4423 n_ref_event=0 n_req=89780 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=173968 bw_util=0.6986
n_activity=236832 dram_eff=0.8222
bk0: 1280a 216900i bk1: 1280a 215583i bk2: 1280a 215062i bk3: 1280a 215307i bk4: 1280a 215984i bk5: 1280a 214337i bk6: 1280a 215813i bk7: 1280a 214905i bk8: 1304a 214432i bk9: 1304a 214566i bk10: 1344a 211751i bk11: 1344a 212517i bk12: 1328a 218733i bk13: 1320a 213979i bk14: 1280a 213017i bk15: 1280a 210074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950557
Row_Buffer_Locality_read = 0.960374
Row_Buffer_Locality_write = 0.947607
Bank_Level_Parallism = 4.762551
Bank_Level_Parallism_Col = 4.453697
Bank_Level_Parallism_Ready = 2.068866
write_to_read_ratio_blp_rw_average = 0.658260
GrpLevelPara = 3.092787 

BW Util details:
bwutil = 0.698556 
total_CMD = 278735 
util_bw = 194712 
Wasted_Col = 37294 
Wasted_Row = 2444 
Idle = 44285 

BW Util Bottlenecks: 
RCDc_limit = 2045 
RCDWRc_limit = 7846 
WTRc_limit = 45400 
RTWc_limit = 28198 
CCDLc_limit = 40417 
rwq = 0 
CCDLc_limit_alone = 28739 
WTRc_limit_alone = 35805 
RTWc_limit_alone = 26115 

Commands details: 
total_CMD = 278735 
n_nop = 82284 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 173968 
n_act = 4439 
n_pre = 4423 
n_ref = 0 
n_req = 89780 
total_req = 194712 

Dual Bus Interface Util: 
issued_total_row = 8862 
issued_total_col = 194712 
Row_Bus_Util =  0.031794 
CoL_Bus_Util = 0.698556 
Either_Row_CoL_Bus_Util = 0.704795 
Issued_on_Two_Bus_Simul_Util = 0.025555 
issued_two_Eff = 0.036258 
queue_avg = 36.618999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.619
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 8): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81803 n_act=4340 n_pre=4324 n_ref_event=0 n_req=89932 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=174472 bw_util=0.7004
n_activity=236335 dram_eff=0.826
bk0: 1280a 217059i bk1: 1280a 214096i bk2: 1280a 216335i bk3: 1280a 216550i bk4: 1280a 215354i bk5: 1280a 210780i bk6: 1280a 214206i bk7: 1280a 214063i bk8: 1304a 215795i bk9: 1304a 213086i bk10: 1344a 216068i bk11: 1344a 213679i bk12: 1328a 222549i bk13: 1320a 214467i bk14: 1280a 212659i bk15: 1280a 210577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951741
Row_Buffer_Locality_read = 0.960615
Row_Buffer_Locality_write = 0.949081
Bank_Level_Parallism = 4.757963
Bank_Level_Parallism_Col = 4.455362
Bank_Level_Parallism_Ready = 2.077535
write_to_read_ratio_blp_rw_average = 0.662543
GrpLevelPara = 3.100055 

BW Util details:
bwutil = 0.700364 
total_CMD = 278735 
util_bw = 195216 
Wasted_Col = 36146 
Wasted_Row = 2429 
Idle = 44944 

BW Util Bottlenecks: 
RCDc_limit = 2052 
RCDWRc_limit = 7435 
WTRc_limit = 41966 
RTWc_limit = 26467 
CCDLc_limit = 38454 
rwq = 0 
CCDLc_limit_alone = 27584 
WTRc_limit_alone = 33123 
RTWc_limit_alone = 24440 

Commands details: 
total_CMD = 278735 
n_nop = 81803 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 174472 
n_act = 4340 
n_pre = 4324 
n_ref = 0 
n_req = 89932 
total_req = 195216 

Dual Bus Interface Util: 
issued_total_row = 8664 
issued_total_col = 195216 
Row_Bus_Util =  0.031083 
CoL_Bus_Util = 0.700364 
Either_Row_CoL_Bus_Util = 0.706521 
Issued_on_Two_Bus_Simul_Util = 0.024927 
issued_two_Eff = 0.035281 
queue_avg = 36.643986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.644
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 9): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81476 n_act=4318 n_pre=4302 n_ref_event=0 n_req=90169 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=174841 bw_util=0.7017
n_activity=236079 dram_eff=0.8285
bk0: 1280a 216256i bk1: 1280a 212607i bk2: 1280a 218015i bk3: 1280a 217932i bk4: 1280a 216156i bk5: 1280a 213340i bk6: 1280a 216530i bk7: 1280a 210185i bk8: 1304a 218074i bk9: 1304a 212309i bk10: 1344a 216435i bk11: 1344a 215316i bk12: 1328a 221270i bk13: 1320a 214874i bk14: 1280a 213195i bk15: 1280a 210304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952112
Row_Buffer_Locality_read = 0.961097
Row_Buffer_Locality_write = 0.949427
Bank_Level_Parallism = 4.740019
Bank_Level_Parallism_Col = 4.436082
Bank_Level_Parallism_Ready = 2.057009
write_to_read_ratio_blp_rw_average = 0.666789
GrpLevelPara = 3.066649 

BW Util details:
bwutil = 0.701688 
total_CMD = 278735 
util_bw = 195585 
Wasted_Col = 35675 
Wasted_Row = 2311 
Idle = 45164 

BW Util Bottlenecks: 
RCDc_limit = 1879 
RCDWRc_limit = 7180 
WTRc_limit = 41904 
RTWc_limit = 25915 
CCDLc_limit = 38258 
rwq = 0 
CCDLc_limit_alone = 27696 
WTRc_limit_alone = 33311 
RTWc_limit_alone = 23946 

Commands details: 
total_CMD = 278735 
n_nop = 81476 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 174841 
n_act = 4318 
n_pre = 4302 
n_ref = 0 
n_req = 90169 
total_req = 195585 

Dual Bus Interface Util: 
issued_total_row = 8620 
issued_total_col = 195585 
Row_Bus_Util =  0.030925 
CoL_Bus_Util = 0.701688 
Either_Row_CoL_Bus_Util = 0.707694 
Issued_on_Two_Bus_Simul_Util = 0.024920 
issued_two_Eff = 0.035213 
queue_avg = 36.294167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.2942
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 8): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81577 n_act=4295 n_pre=4279 n_ref_event=0 n_req=90170 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=174831 bw_util=0.7017
n_activity=235724 dram_eff=0.8297
bk0: 1280a 216819i bk1: 1280a 213361i bk2: 1280a 214103i bk3: 1280a 219182i bk4: 1280a 218000i bk5: 1280a 213235i bk6: 1280a 215060i bk7: 1280a 211363i bk8: 1304a 215143i bk9: 1304a 212612i bk10: 1344a 217610i bk11: 1344a 213170i bk12: 1328a 217243i bk13: 1320a 216323i bk14: 1280a 211421i bk15: 1280a 209458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952368
Row_Buffer_Locality_read = 0.962254
Row_Buffer_Locality_write = 0.949414
Bank_Level_Parallism = 4.785035
Bank_Level_Parallism_Col = 4.479067
Bank_Level_Parallism_Ready = 2.100708
write_to_read_ratio_blp_rw_average = 0.672494
GrpLevelPara = 3.087561 

BW Util details:
bwutil = 0.701652 
total_CMD = 278735 
util_bw = 195575 
Wasted_Col = 35472 
Wasted_Row = 2144 
Idle = 45544 

BW Util Bottlenecks: 
RCDc_limit = 2005 
RCDWRc_limit = 7146 
WTRc_limit = 43541 
RTWc_limit = 25463 
CCDLc_limit = 38684 
rwq = 0 
CCDLc_limit_alone = 27836 
WTRc_limit_alone = 34696 
RTWc_limit_alone = 23460 

Commands details: 
total_CMD = 278735 
n_nop = 81577 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 174831 
n_act = 4295 
n_pre = 4279 
n_ref = 0 
n_req = 90170 
total_req = 195575 

Dual Bus Interface Util: 
issued_total_row = 8574 
issued_total_col = 195575 
Row_Bus_Util =  0.030760 
CoL_Bus_Util = 0.701652 
Either_Row_CoL_Bus_Util = 0.707331 
Issued_on_Two_Bus_Simul_Util = 0.025081 
issued_two_Eff = 0.035459 
queue_avg = 36.618942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6189
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 9): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=80985 n_act=4379 n_pre=4363 n_ref_event=0 n_req=90295 n_rd=20741 n_rd_L2_A=0 n_write=0 n_wr_bk=175299 bw_util=0.7033
n_activity=236645 dram_eff=0.8284
bk0: 1280a 216068i bk1: 1280a 211625i bk2: 1280a 216719i bk3: 1280a 214454i bk4: 1280a 216426i bk5: 1280a 213165i bk6: 1280a 215474i bk7: 1280a 213500i bk8: 1304a 214768i bk9: 1304a 217266i bk10: 1341a 210617i bk11: 1344a 209266i bk12: 1328a 213778i bk13: 1320a 212523i bk14: 1280a 210967i bk15: 1280a 210964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951503
Row_Buffer_Locality_read = 0.960850
Row_Buffer_Locality_write = 0.948716
Bank_Level_Parallism = 4.839657
Bank_Level_Parallism_Col = 4.534827
Bank_Level_Parallism_Ready = 2.075607
write_to_read_ratio_blp_rw_average = 0.661328
GrpLevelPara = 3.125972 

BW Util details:
bwutil = 0.703320 
total_CMD = 278735 
util_bw = 196040 
Wasted_Col = 35453 
Wasted_Row = 2506 
Idle = 44736 

BW Util Bottlenecks: 
RCDc_limit = 1892 
RCDWRc_limit = 7541 
WTRc_limit = 43731 
RTWc_limit = 27658 
CCDLc_limit = 38620 
rwq = 0 
CCDLc_limit_alone = 27476 
WTRc_limit_alone = 34621 
RTWc_limit_alone = 25624 

Commands details: 
total_CMD = 278735 
n_nop = 80985 
Read = 20741 
Write = 0 
L2_Alloc = 0 
L2_WB = 175299 
n_act = 4379 
n_pre = 4363 
n_ref = 0 
n_req = 90295 
total_req = 196040 

Dual Bus Interface Util: 
issued_total_row = 8742 
issued_total_col = 196040 
Row_Bus_Util =  0.031363 
CoL_Bus_Util = 0.703320 
Either_Row_CoL_Bus_Util = 0.709455 
Issued_on_Two_Bus_Simul_Util = 0.025228 
issued_two_Eff = 0.035560 
queue_avg = 37.437321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.4373
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81273 n_act=4241 n_pre=4225 n_ref_event=0 n_req=90178 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=175093 bw_util=0.7026
n_activity=235910 dram_eff=0.8301
bk0: 1280a 219382i bk1: 1280a 214601i bk2: 1280a 217491i bk3: 1280a 216717i bk4: 1280a 214670i bk5: 1280a 213916i bk6: 1280a 215707i bk7: 1280a 212874i bk8: 1304a 212390i bk9: 1304a 216657i bk10: 1344a 217133i bk11: 1344a 214867i bk12: 1328a 214339i bk13: 1320a 214965i bk14: 1280a 214018i bk15: 1280a 211045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952971
Row_Buffer_Locality_read = 0.960422
Row_Buffer_Locality_write = 0.950745
Bank_Level_Parallism = 4.750908
Bank_Level_Parallism_Col = 4.452785
Bank_Level_Parallism_Ready = 2.062618
write_to_read_ratio_blp_rw_average = 0.659012
GrpLevelPara = 3.100901 

BW Util details:
bwutil = 0.702592 
total_CMD = 278735 
util_bw = 195837 
Wasted_Col = 35320 
Wasted_Row = 2307 
Idle = 45271 

BW Util Bottlenecks: 
RCDc_limit = 2116 
RCDWRc_limit = 7322 
WTRc_limit = 42848 
RTWc_limit = 27268 
CCDLc_limit = 37715 
rwq = 0 
CCDLc_limit_alone = 27008 
WTRc_limit_alone = 34211 
RTWc_limit_alone = 25198 

Commands details: 
total_CMD = 278735 
n_nop = 81273 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 175093 
n_act = 4241 
n_pre = 4225 
n_ref = 0 
n_req = 90178 
total_req = 195837 

Dual Bus Interface Util: 
issued_total_row = 8466 
issued_total_col = 195837 
Row_Bus_Util =  0.030373 
CoL_Bus_Util = 0.702592 
Either_Row_CoL_Bus_Util = 0.708422 
Issued_on_Two_Bus_Simul_Util = 0.024543 
issued_two_Eff = 0.034645 
queue_avg = 36.936035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.936
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 1): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=82049 n_act=4256 n_pre=4240 n_ref_event=0 n_req=89958 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=174247 bw_util=0.6996
n_activity=236779 dram_eff=0.8235
bk0: 1280a 217195i bk1: 1280a 214509i bk2: 1280a 219643i bk3: 1280a 219265i bk4: 1280a 215403i bk5: 1280a 213257i bk6: 1280a 215467i bk7: 1280a 212150i bk8: 1304a 215642i bk9: 1304a 215575i bk10: 1344a 218876i bk11: 1344a 216265i bk12: 1328a 219675i bk13: 1320a 214396i bk14: 1280a 215411i bk15: 1280a 207630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952689
Row_Buffer_Locality_read = 0.959940
Row_Buffer_Locality_write = 0.950516
Bank_Level_Parallism = 4.692681
Bank_Level_Parallism_Col = 4.401588
Bank_Level_Parallism_Ready = 2.044699
write_to_read_ratio_blp_rw_average = 0.662267
GrpLevelPara = 3.097829 

BW Util details:
bwutil = 0.699557 
total_CMD = 278735 
util_bw = 194991 
Wasted_Col = 36742 
Wasted_Row = 2538 
Idle = 44464 

BW Util Bottlenecks: 
RCDc_limit = 2192 
RCDWRc_limit = 7438 
WTRc_limit = 44306 
RTWc_limit = 25622 
CCDLc_limit = 39284 
rwq = 0 
CCDLc_limit_alone = 28272 
WTRc_limit_alone = 35206 
RTWc_limit_alone = 23710 

Commands details: 
total_CMD = 278735 
n_nop = 82049 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 174247 
n_act = 4256 
n_pre = 4240 
n_ref = 0 
n_req = 89958 
total_req = 194991 

Dual Bus Interface Util: 
issued_total_row = 8496 
issued_total_col = 194991 
Row_Bus_Util =  0.030481 
CoL_Bus_Util = 0.699557 
Either_Row_CoL_Bus_Util = 0.705638 
Issued_on_Two_Bus_Simul_Util = 0.024400 
issued_two_Eff = 0.034578 
queue_avg = 36.362465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3625
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81140 n_act=4286 n_pre=4270 n_ref_event=0 n_req=90269 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=175161 bw_util=0.7028
n_activity=236069 dram_eff=0.8299
bk0: 1280a 219784i bk1: 1280a 218476i bk2: 1280a 216532i bk3: 1280a 214552i bk4: 1280a 211953i bk5: 1280a 212237i bk6: 1280a 215488i bk7: 1280a 206249i bk8: 1304a 215189i bk9: 1304a 213670i bk10: 1344a 217363i bk11: 1344a 215278i bk12: 1328a 215103i bk13: 1320a 215594i bk14: 1280a 214090i bk15: 1280a 209647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952520
Row_Buffer_Locality_read = 0.960181
Row_Buffer_Locality_write = 0.950234
Bank_Level_Parallism = 4.784693
Bank_Level_Parallism_Col = 4.485969
Bank_Level_Parallism_Ready = 2.088788
write_to_read_ratio_blp_rw_average = 0.662369
GrpLevelPara = 3.125194 

BW Util details:
bwutil = 0.702836 
total_CMD = 278735 
util_bw = 195905 
Wasted_Col = 35510 
Wasted_Row = 2419 
Idle = 44901 

BW Util Bottlenecks: 
RCDc_limit = 2147 
RCDWRc_limit = 7508 
WTRc_limit = 43253 
RTWc_limit = 26500 
CCDLc_limit = 38333 
rwq = 0 
CCDLc_limit_alone = 27253 
WTRc_limit_alone = 34179 
RTWc_limit_alone = 24494 

Commands details: 
total_CMD = 278735 
n_nop = 81140 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 175161 
n_act = 4286 
n_pre = 4270 
n_ref = 0 
n_req = 90269 
total_req = 195905 

Dual Bus Interface Util: 
issued_total_row = 8556 
issued_total_col = 195905 
Row_Bus_Util =  0.030696 
CoL_Bus_Util = 0.702836 
Either_Row_CoL_Bus_Util = 0.708899 
Issued_on_Two_Bus_Simul_Util = 0.024633 
issued_two_Eff = 0.034748 
queue_avg = 37.421806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.4218
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 2): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=278735 n_nop=81498 n_act=4219 n_pre=4203 n_ref_event=0 n_req=90185 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=174866 bw_util=0.7018
n_activity=235341 dram_eff=0.8312
bk0: 1280a 218345i bk1: 1280a 217052i bk2: 1280a 219766i bk3: 1280a 217088i bk4: 1280a 214540i bk5: 1280a 211446i bk6: 1280a 214273i bk7: 1280a 211766i bk8: 1304a 213667i bk9: 1304a 212730i bk10: 1344a 217141i bk11: 1344a 217003i bk12: 1328a 219443i bk13: 1320a 213912i bk14: 1280a 212983i bk15: 1280a 209588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953218
Row_Buffer_Locality_read = 0.961338
Row_Buffer_Locality_write = 0.950793
Bank_Level_Parallism = 4.764859
Bank_Level_Parallism_Col = 4.470867
Bank_Level_Parallism_Ready = 2.100971
write_to_read_ratio_blp_rw_average = 0.669631
GrpLevelPara = 3.110323 

BW Util details:
bwutil = 0.701778 
total_CMD = 278735 
util_bw = 195610 
Wasted_Col = 34744 
Wasted_Row = 2434 
Idle = 45947 

BW Util Bottlenecks: 
RCDc_limit = 1897 
RCDWRc_limit = 7503 
WTRc_limit = 41345 
RTWc_limit = 26071 
CCDLc_limit = 36933 
rwq = 0 
CCDLc_limit_alone = 26350 
WTRc_limit_alone = 32718 
RTWc_limit_alone = 24115 

Commands details: 
total_CMD = 278735 
n_nop = 81498 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 174866 
n_act = 4219 
n_pre = 4203 
n_ref = 0 
n_req = 90185 
total_req = 195610 

Dual Bus Interface Util: 
issued_total_row = 8422 
issued_total_col = 195610 
Row_Bus_Util =  0.030215 
CoL_Bus_Util = 0.701778 
Either_Row_CoL_Bus_Util = 0.707615 
Issued_on_Two_Bus_Simul_Util = 0.024378 
issued_two_Eff = 0.034451 
queue_avg = 36.645161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6452

========= L2 cache stats =========
L2_cache_bank[0]: Access = 94592, Miss = 15244, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 94664, Miss = 15210, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 94664, Miss = 14731, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 361
L2_cache_bank[3]: Access = 94664, Miss = 14905, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 94664, Miss = 14558, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 94664, Miss = 15137, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 94664, Miss = 15049, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 94664, Miss = 15394, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 94664, Miss = 15109, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 94664, Miss = 14617, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 19
L2_cache_bank[10]: Access = 94664, Miss = 15384, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 94664, Miss = 14579, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 94664, Miss = 14822, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 515
L2_cache_bank[13]: Access = 94664, Miss = 15005, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 94664, Miss = 14966, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 94664, Miss = 14903, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 94664, Miss = 14891, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 94664, Miss = 15160, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 292
L2_cache_bank[18]: Access = 94664, Miss = 14355, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[19]: Access = 94664, Miss = 15180, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 94664, Miss = 14394, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 537
L2_cache_bank[21]: Access = 94664, Miss = 14820, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 29
L2_cache_bank[22]: Access = 94664, Miss = 14460, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 114
L2_cache_bank[23]: Access = 94664, Miss = 14849, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 25
L2_cache_bank[24]: Access = 94664, Miss = 14664, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 62
L2_cache_bank[25]: Access = 94664, Miss = 14412, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 94664, Miss = 14737, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 94664, Miss = 14459, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 260
L2_cache_bank[28]: Access = 94664, Miss = 14944, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 94664, Miss = 14530, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 94664, Miss = 14767, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 94664, Miss = 14473, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 94664, Miss = 14596, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 63
L2_cache_bank[33]: Access = 94664, Miss = 14683, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 107
L2_cache_bank[34]: Access = 94664, Miss = 14717, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 94664, Miss = 14748, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 94664, Miss = 14932, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 32
L2_cache_bank[37]: Access = 94664, Miss = 15045, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 94664, Miss = 14957, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 48
L2_cache_bank[39]: Access = 94664, Miss = 15135, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 121
L2_cache_bank[40]: Access = 94664, Miss = 14557, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 21
L2_cache_bank[41]: Access = 94664, Miss = 14194, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 94664, Miss = 14489, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 94664, Miss = 14268, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 94664, Miss = 14856, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 94637, Miss = 14949, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 94664, Miss = 14778, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 94720, Miss = 15002, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 27
L2_cache_bank[48]: Access = 94664, Miss = 14782, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 94720, Miss = 14849, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 91
L2_cache_bank[50]: Access = 94664, Miss = 14354, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 94720, Miss = 14492, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 94664, Miss = 14531, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 94720, Miss = 14906, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 354
L2_cache_bank[54]: Access = 94637, Miss = 14607, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 606
L2_cache_bank[55]: Access = 94720, Miss = 15062, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 94664, Miss = 14408, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 94720, Miss = 14433, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 94664, Miss = 14446, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 94720, Miss = 14479, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 94664, Miss = 14620, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 94720, Miss = 14639, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 94664, Miss = 14607, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 94656, Miss = 14559, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6058810
L2_total_cache_misses = 944388
L2_total_cache_miss_rate = 0.1559
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 3690
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497982
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5114422
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 260400
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5394832
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3690
L2_cache_data_port_util = 0.235
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=6058810
icnt_total_pkts_simt_to_mem=6058810
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6058810
Req_Network_cycles = 371210
Req_Network_injected_packets_per_cycle =      16.3218 
Req_Network_conflicts_per_cycle =      11.4505
Req_Network_conflicts_per_cycle_util =      12.6124
Req_Bank_Level_Parallism =      17.9780
Req_Network_in_buffer_full_per_cycle =       4.3942
Req_Network_in_buffer_avg_util =      46.3790
Req_Network_out_buffer_full_per_cycle =       0.3233
Req_Network_out_buffer_avg_util =      40.5976

Reply_Network_injected_packets_num = 6058810
Reply_Network_cycles = 371210
Reply_Network_injected_packets_per_cycle =       16.3218
Reply_Network_conflicts_per_cycle =       11.0179
Reply_Network_conflicts_per_cycle_util =      12.1711
Reply_Bank_Level_Parallism =      18.0301
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.5787
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2040
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 25 sec (3805 sec)
gpgpu_simulation_rate = 257075 (inst/sec)
gpgpu_simulation_rate = 97 (cycle/sec)
gpgpu_silicon_slowdown = 11670103x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff54d5c0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff54d5c0d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff54d5c0d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff54d5c0c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff54d5c0c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff54d5c0b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff54d5c170..

GPGPU-Sim PTX: cudaLaunch for 0x0x4082d1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvmoiiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb988 (mri-gridding.4.sm_70.ptx:4302) @%p1 bra BB11_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb9d8 (mri-gridding.4.sm_70.ptx:4315) mov.u32 %r101, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xba00 (mri-gridding.4.sm_70.ptx:4320) @%p2 bra BB11_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba40 (mri-gridding.4.sm_70.ptx:4331) add.s32 %r60, %r39, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xbb50 (mri-gridding.4.sm_70.ptx:4365) @%p3 bra BB11_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbba0 (mri-gridding.4.sm_70.ptx:4380) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xbb78 (mri-gridding.4.sm_70.ptx:4372) @%p4 bra BB11_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbba0 (mri-gridding.4.sm_70.ptx:4380) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xbb98 (mri-gridding.4.sm_70.ptx:4377) @%p5 bra BB11_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbba0 (mri-gridding.4.sm_70.ptx:4380) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbbf8 (mri-gridding.4.sm_70.ptx:4391) @%p2 bra BB11_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd68 (mri-gridding.4.sm_70.ptx:4472) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvmoiiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvmoiiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvmoiiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvmoiiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 731242
gpu_sim_insn = 2786279516
gpu_ipc =    3810.3384
gpu_tot_sim_cycle = 1102452
gpu_tot_sim_insn = 3764451692
gpu_tot_ipc =    3414.6172
gpu_tot_issued_cta = 5188
gpu_occupancy = 58.2289% 
gpu_tot_occupancy = 58.4475% 
max_total_param_size = 0
gpu_stall_dramfull = 5946281
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.4764
partiton_level_parallism_total  =      11.1180
partiton_level_parallism_util =       8.8188
partiton_level_parallism_util_total  =      11.7873
L2_BW  =     307.0483 GB/Sec
L2_BW_total  =     402.7395 GB/Sec
gpu_total_sim_rate=288596
############## bottleneck_stats #############
cycles: core 731242, icnt 731242, l2 731242, dram 549077
gpu_ipc	3810.338
gpu_tot_issued_cta = 5188, average cycles = 141
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669178 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 1863842 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.467	80
L1D data util	0.236	80	0.249	69
L1D tag util	0.073	80	0.083	10
L2 data util	0.274	64	0.520	28
L2 tag util	0.164	64	0.356	7
n_l2_access	 7652791
icnt s2m util	0.000	0	0.000	7	flits per packet: -nan
icnt m2s util	0.000	0	0.000	7	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.293	32	0.556	7

latency_l1_hit:	180, num_l1_reqs:	9
L1 hit latency:	20
latency_l2_hit:	-905004215, num_l2_reqs:	2772556
L2 hit latency:	1222
latency_dram:	679254644, num_dram_reqs:	3425727
DRAM latency:	1452

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	1.036	80	1.087	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.216	80	0.227	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.047	80	0.050	69

smem port	0.746	80

n_reg_bank	16
reg port	0.219	16	0.571	12
L1D tag util	0.073	80	0.083	10
L1D fill util	0.012	80	0.013	0
n_l1d_mshr	4096
L1D mshr util	0.007	80
n_l1d_missq	16
L1D missq util	0.026	80
L1D hit rate	0.000
L1D miss rate	0.812
L1D rsfail rate	0.188
L2 tag util	0.164	64	0.356	7
L2 fill util	0.014	64	0.014	2
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.063	64	0.101	7
L2 missq util	0.002	64	0.003	19
L2 hit rate	0.362
L2 miss rate	0.448
L2 rsfail rate	0.190

dram activity	0.490	32	0.817	9

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.215

run 0.096, fetch 0.001, sync 0.177, control 0.010, data 0.714, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 87506, Miss = 87325, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 13048
	L1D_cache_core[1]: Access = 86832, Miss = 86704, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 13597
	L1D_cache_core[2]: Access = 85168, Miss = 85040, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 15722
	L1D_cache_core[3]: Access = 88016, Miss = 87888, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 14036
	L1D_cache_core[4]: Access = 86560, Miss = 86432, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 14859
	L1D_cache_core[5]: Access = 84208, Miss = 84080, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 20612
	L1D_cache_core[6]: Access = 86656, Miss = 86528, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 13858
	L1D_cache_core[7]: Access = 85440, Miss = 85312, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 17622
	L1D_cache_core[8]: Access = 85104, Miss = 84976, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 19764
	L1D_cache_core[9]: Access = 85264, Miss = 85136, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 19007
	L1D_cache_core[10]: Access = 84176, Miss = 84048, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 26836
	L1D_cache_core[11]: Access = 83968, Miss = 83808, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 17929
	L1D_cache_core[12]: Access = 84160, Miss = 83935, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 19426
	L1D_cache_core[13]: Access = 82656, Miss = 82528, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 18416
	L1D_cache_core[14]: Access = 87936, Miss = 87808, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15192
	L1D_cache_core[15]: Access = 85312, Miss = 85184, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 13503
	L1D_cache_core[16]: Access = 88064, Miss = 87936, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 14347
	L1D_cache_core[17]: Access = 85344, Miss = 85216, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 20567
	L1D_cache_core[18]: Access = 85504, Miss = 85376, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 16645
	L1D_cache_core[19]: Access = 84064, Miss = 83933, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 18765
	L1D_cache_core[20]: Access = 82592, Miss = 82464, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 16742
	L1D_cache_core[21]: Access = 84144, Miss = 84016, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 20743
	L1D_cache_core[22]: Access = 87662, Miss = 87534, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15325
	L1D_cache_core[23]: Access = 86704, Miss = 86576, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15515
	L1D_cache_core[24]: Access = 86832, Miss = 86704, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15403
	L1D_cache_core[25]: Access = 85536, Miss = 85408, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 19080
	L1D_cache_core[26]: Access = 83968, Miss = 83840, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 21464
	L1D_cache_core[27]: Access = 85424, Miss = 85296, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 18685
	L1D_cache_core[28]: Access = 86528, Miss = 86400, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 16992
	L1D_cache_core[29]: Access = 85408, Miss = 85280, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 18292
	L1D_cache_core[30]: Access = 84064, Miss = 83936, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 16727
	L1D_cache_core[31]: Access = 84144, Miss = 84016, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 19010
	L1D_cache_core[32]: Access = 84160, Miss = 84032, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 20380
	L1D_cache_core[33]: Access = 85584, Miss = 85431, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 21587
	L1D_cache_core[34]: Access = 84016, Miss = 83888, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 19375
	L1D_cache_core[35]: Access = 85504, Miss = 85376, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 19836
	L1D_cache_core[36]: Access = 86752, Miss = 86624, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 16209
	L1D_cache_core[37]: Access = 83920, Miss = 83792, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 23360
	L1D_cache_core[38]: Access = 86800, Miss = 86669, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 15042
	L1D_cache_core[39]: Access = 85360, Miss = 85232, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 19836
	L1D_cache_core[40]: Access = 86752, Miss = 86624, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 17865
	L1D_cache_core[41]: Access = 84112, Miss = 83984, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 19362
	L1D_cache_core[42]: Access = 82640, Miss = 82512, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 19054
	L1D_cache_core[43]: Access = 85488, Miss = 85360, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 18025
	L1D_cache_core[44]: Access = 88032, Miss = 87901, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 11360
	L1D_cache_core[45]: Access = 82656, Miss = 82528, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 21574
	L1D_cache_core[46]: Access = 85328, Miss = 85200, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 18687
	L1D_cache_core[47]: Access = 85488, Miss = 85360, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 17874
	L1D_cache_core[48]: Access = 86704, Miss = 86576, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 18445
	L1D_cache_core[49]: Access = 84144, Miss = 84016, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 25546
	L1D_cache_core[50]: Access = 84048, Miss = 83920, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 19033
	L1D_cache_core[51]: Access = 84048, Miss = 83920, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 21188
	L1D_cache_core[52]: Access = 82768, Miss = 82640, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 24459
	L1D_cache_core[53]: Access = 84240, Miss = 84112, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 21203
	L1D_cache_core[54]: Access = 83952, Miss = 83824, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 20866
	L1D_cache_core[55]: Access = 84000, Miss = 83872, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 24073
	L1D_cache_core[56]: Access = 84192, Miss = 84064, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 23148
	L1D_cache_core[57]: Access = 85248, Miss = 85080, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 21337
	L1D_cache_core[58]: Access = 83920, Miss = 83792, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 20357
	L1D_cache_core[59]: Access = 84048, Miss = 83920, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 20482
	L1D_cache_core[60]: Access = 82736, Miss = 82608, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 22558
	L1D_cache_core[61]: Access = 83904, Miss = 83776, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 23326
	L1D_cache_core[62]: Access = 83856, Miss = 83728, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 18530
	L1D_cache_core[63]: Access = 85152, Miss = 85024, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 18585
	L1D_cache_core[64]: Access = 84096, Miss = 83968, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 23881
	L1D_cache_core[65]: Access = 86672, Miss = 86544, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15288
	L1D_cache_core[66]: Access = 84000, Miss = 83872, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 26193
	L1D_cache_core[67]: Access = 86800, Miss = 86672, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 17398
	L1D_cache_core[68]: Access = 86784, Miss = 86656, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 17312
	L1D_cache_core[69]: Access = 86944, Miss = 86816, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 14014
	L1D_cache_core[70]: Access = 83952, Miss = 83824, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 21214
	L1D_cache_core[71]: Access = 86784, Miss = 86656, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15762
	L1D_cache_core[72]: Access = 86608, Miss = 86480, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 17405
	L1D_cache_core[73]: Access = 86688, Miss = 86560, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 16870
	L1D_cache_core[74]: Access = 85344, Miss = 85216, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 18875
	L1D_cache_core[75]: Access = 86848, Miss = 86720, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15499
	L1D_cache_core[76]: Access = 83984, Miss = 83825, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 20041
	L1D_cache_core[77]: Access = 85296, Miss = 85168, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 24190
	L1D_cache_core[78]: Access = 84048, Miss = 83920, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 22306
	L1D_cache_core[79]: Access = 84048, Miss = 83920, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 22954
	L1D_total_cache_accesses = 6813392
	L1D_total_cache_misses = 6802865
	L1D_total_cache_miss_rate = 0.9985
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1509493
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1368868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1294854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 583
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5433407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 214639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5443932

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1294854
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 214639
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
26049, 23784, 28256, 34016, 38488, 44248, 50008, 55768, 26049, 23784, 28256, 34016, 38488, 44248, 50008, 55768, 24804, 21396, 24716, 29324, 32644, 37252, 41806, 46414, 21972, 19704, 23208, 27816, 31320, 35928, 40536, 45144, 21972, 19704, 23208, 27816, 31320, 35928, 40536, 45144, 4980, 9552, 14160, 18768, 23376, 27984, 32592, 37200, 4980, 9552, 14160, 18768, 23376, 27984, 32592, 37200, 4980, 9552, 14160, 18768, 23376, 27984, 32592, 37200, 
gpgpu_n_tot_thrd_icount = 4564104576
gpgpu_n_tot_w_icount = 142628268
gpgpu_n_stall_shd_mem = 61662346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1369229
gpgpu_n_mem_write_global = 10887864
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2697416
gpgpu_n_store_insn = 21330304
gpgpu_n_shmem_insn = 456226378
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7692631
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5109338
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:95075388	W0_Idle:18549951	W0_Scoreboard:86278097	W1:1286624	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752123	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1278842	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:116960775
single_issue_nums: WS0:29169530	WS1:32164808	WS2:37658677	WS3:43635253	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10953832 {8:1369229,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 261308736 {8:5443932,40:5443932,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54769160 {40:1369229,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 87102912 {8:10887864,}
maxmflatency = 27923 
max_icnt2mem_latency = 15505 
maxmrqlatency = 26022 
max_icnt2sh_latency = 405 
averagemflatency = 1059 
avg_icnt2mem_latency = 716 
avg_mrq_latency = 151 
avg_icnt2sh_latency = 8 
mrq_lat_table:314749 	248242 	220244 	354435 	564408 	868976 	914264 	944104 	734679 	179903 	52433 	10831 	1519 	381 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5794382 	1766874 	1313726 	1468097 	1128516 	710213 	75025 	260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	693750 	506774 	720546 	3159953 	1901199 	861715 	615273 	631900 	793433 	907836 	819735 	595337 	49642 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7481911 	1786126 	1329671 	979983 	495751 	157738 	25366 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	189 	848 	503 	135 	253 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:      9727       144       168      7345       192       200       176       176       224       200       184       208       175       184       192       184 
dram[1]:      6140       160       192      6769       216       200       160       152       192       171       184       192       181       168       168       152 
dram[2]:     11254       168       192      6240       184       192       144       176       192       192       184       192       144       160       168       136 
dram[3]:     10457       168       184      7274       192       184       144       176       200       184       168       184       152       184       184       144 
dram[4]:      9542       160       184      7804       200       192       152       168       176       184       160       176       148       160       168       160 
dram[5]:      8383       168       192      7318       184       192       152       168       176       180       168       188       210       152       160       152 
dram[6]:      7810       176       192      6841       196       168       152       176       200       164       168       184       186       160       168       168 
dram[7]:      7000       168       184      5307       184       168       144       152       192       184       160       192       185       160       152       176 
dram[8]:      6620       152       184      4999       200       168       152       168       168       176       160       192       139       160       184       176 
dram[9]:      7791       168       192      4966       224       192       152       182       184       176       200       200       136       176       184       136 
dram[10]:      7557       160       168      4886       200       176       152       200       208       177       200       208       152       160       184       152 
dram[11]:      6954       160       152      1163       200       208       152       176       200       184       192       192       152       168       144       168 
dram[12]:      7561       200       184       208       208       168       152       136       139       194       144       192       152       168       192       165 
dram[13]:      5949       208       192       192       216       176       152       160       160       178       152       200       152       184       168       184 
dram[14]:      6839       176       192       208       216       176       160       160       168       184       152       208       136       184       168       192 
dram[15]:      5966       168       208       192       232       168       160       152       156       208       152       200       136       200       160       144 
dram[16]:      1158       192       208       208       232       168       128       168       144       208       144       208       136       160       192       168 
dram[17]:       136       144       200       160       232       192       208       144       184       208       149       188       150       184       160       184 
dram[18]:       144       144       200       160       232       200       208       144       184       208       160       184       192       184       192       200 
dram[19]:       128       160       192       136       200       200       192       136       184       196       160       176       176       192       216       184 
dram[20]:       136       144       192       160       176       200       184       160       184       192       160       184       144       176       200       152 
dram[21]:       152       144       192       152       224       200       192       160       208       212       160       197       144       168       200       208 
dram[22]:       128       176       192       152       224       200       176       144       200       208       160       196       144       168       192       160 
dram[23]:       128       160       200       176       208       200       152       168       168       192       136       205       144       176       208       176 
dram[24]:       128       144       200       168       216       200       152       152       168       192       136       184       120       168       208       200 
dram[25]:       128       152       176       160       248       200       136       160       184       200       160       184       120       176       200       208 
dram[26]:       128       168       176       168       248       184       168       144       192       200       160       184       144       168       200       192 
dram[27]:       128       152     10333       176       224       216       176       160       216       200       144       184       145       168       200       184 
dram[28]:       160       152     11278       208       216       192       184       192       208       196       168       184       173       192       160       208 
dram[29]:       176       160     10777       192       200       192       192       200       176       212       192       184       152       200       192       184 
dram[30]:       168       144      9063       192       200       208       184       200       176       200       200       184       176       192       168       184 
dram[31]:       160       136      8511       192       208       224       184       184       200       200       208       168       168       189       176       216 
maximum service time to same row:
dram[0]:    110994    173829    120864     67683    119575    117561    118966    118318    126321    115597    141891    145976    152304    153759    148047    170774 
dram[1]:     85170    171250    114416     69275    117305    106399    111702     80781    138688    116380    143524    141800    113630    150480    163720    167364 
dram[2]:    101953    171074    115930     63332    118154    115918    121452     80609    138689    115836    143654    140451    144810    150628    167682    142655 
dram[3]:     91115    115434    117431     62772    119915    118834    101785    126717    126989    116451    145088    139036    155465    155159    152136    113164 
dram[4]:     91420    175472    115025     69772    118299    117430    116546     73086    122529    119594    140057    142711    140572    155882    149144    146058 
dram[5]:     76155    176921    115164     69718    118567    120456    141954    122489    123166    118944    142835    142632    143597    155215    113486    161756 
dram[6]:     75783    174694    114762     84356    117565    118904    139909    119954    123455    125830    145313    140059    146594    153177    141837    170501 
dram[7]:     60561    117612    114737     85343    117556    117811    139321     86179    122285    121356    144945    141381    151760    153881    154779    114431 
dram[8]:     60756    116125    117150     99828    118150    117073    121787    100814    124250    125456    145953    140039    153080    155500    169237    141494 
dram[9]:     66796    115643    120144     99596    118218    116351    121224    100870    125441    138633    145425    140978    153494    116570    118331    154682 
dram[10]:     66174    116200    117033    112463    117355    116395     67311    113947    126327    117815    146224    140942    155395    140725    145754    168447 
dram[11]:     81301    175607    117384    111871    117261    119217    120401    112669    124487    116310    143756    138983    156296    151730    116013    113963 
dram[12]:     71817    106357    117118    118288    100604    119221    118674    121447    139938    144535    146999    143276    155972    150609    135968    121217 
dram[13]:     81451    106958    117468    115489    102531    119484    119288    136062    135725    144960    146402    143567    155945    167052    149158    112719 
dram[14]:     97833    174965    116146    113924    119780    116196    120608    141673    126100    136900    144837    146715    153158    146332    167270    121507 
dram[15]:    111109    175043    117064    112733    120660    118545    120811    138674    126483    136930    145363    145250    153338    151481    169234    148165 
dram[16]:    111367    116224    115710    112779    121820    118254    119732    138798    126389    148414    146154    145118    154628    153698    117545    164146 
dram[17]:    169554    115702    112009     97497    115098    116212    132629    133672    117181    146389    143851    145325    149569    151572    144860    102077 
dram[18]:    170193    116578    111900     97576    114840    117089    132539    114300    117282    146801    150400    146075    112691    152441    157665    128130 
dram[19]:    173539    115256    115503    113743    120129    119611    117891    116310    121213    148107    148832    145360    144809    154032    168886    145553 
dram[20]:    113036    116325    114851    116743    118140    119891    115672    119763    120309    145468    145771    145956    152522    152112    146871    116761 
dram[21]:    113105    117171    114658    124178    113704    119728    115750    122613    120115    148715    145651    146750    152369    153337    146994    144101 
dram[22]:    173148    115037    116881    123199    120001    115395    117932    115671    122649    136827    150178    145948    153911    151354    117366    158251 
dram[23]:    173020    115300    116645    117242    119979    118558    121148    115091    122467    136471    146073    146087    153989    151050    143057    168961 
dram[24]:    173681    114658    116913    112918    116272    117391    121124    118935    122483    136332    146166    151790    154315    152997    156241    114802 
dram[25]:    172646    115831    114882    118230    114103    117640    118402    140862    120794    147290    144978    147418    151904    155562    167264    142081 
dram[26]:    113044    115232    115741    117861    117185    120208    123313    138127    120957    147156    145325    146621    152908    115762    115411    154045 
dram[27]:    174194    115512    109705    114042    120719    118780    117619    138234    122586    147101    146048    145365    153891    137874    146220    167190 
dram[28]:    100130    112513    106476    100471    101895    112211    117916    119864    114111    133371    147198    146603    146658    148015    113585    168141 
dram[29]:     95638    113047    107043    100508     99250    113161    116317    121083    111626    135663    144497    149186    146594    153567    105449    151618 
dram[30]:    174428    115486     80027    115110    118563    115893    119981    123847    117444    123516    147381    147030    153110    153103    150861    114839 
dram[31]:    173785    115301     82985    114914    117745    122076    118398    123795    116332    124353    146479    146912    153832    153522    165884    118022 
average row accesses per activate:
dram[0]: 116.799553 21.286625 21.542856 153.044342 24.201414 22.841217 22.654362 25.812977 23.972319 24.306620 23.542484 22.829653 18.897638 18.490955 17.674019 13.701149 
dram[1]: 132.170029 23.166090 21.880646 164.974869 24.637682 21.777420 21.194969 23.328720 20.873875 24.093750 22.578947 24.282312 22.722397 19.769444 15.646930 16.488636 
dram[2]: 145.598633 22.829432 20.722561 156.020157 23.911348 23.830986 21.496855 23.406250 21.602446 22.896320 22.788643 23.514851 21.117302 19.596731 15.366953 14.909836 
dram[3]: 144.086853 23.267124 19.504322 161.138611 23.372414 23.393103 20.491018 24.861315 21.324242 24.873646 21.649548 23.759197 21.629850 20.869566 15.079166 15.024845 
dram[4]: 144.595612 23.593639 20.659510 159.765625 22.751678 22.983051 20.917177 24.872726 20.826220 24.920864 21.916924 23.214983 20.179272 19.362162 15.760348 15.925764 
dram[5]: 132.063690 23.684397 20.477064 164.039597 24.132616 24.904762 20.521212 24.433212 21.504702 24.887682 20.366762 24.164984 21.352072 20.697144 14.673470 15.951542 
dram[6]: 148.382416 22.969387 21.689102 142.938782 25.494465 24.487455 20.590910 22.929293 24.123287 24.080702 22.027607 24.250000 21.162790 21.017241 15.073684 15.154166 
dram[7]: 141.991150 24.217857 22.250826 157.331772 25.021818 23.794426 20.509090 23.332191 23.269102 25.910112 21.712992 22.942492 20.557423 21.098837 14.430861 15.630108 
dram[8]: 137.792023 23.313793 21.792208 149.548462 23.865248 21.881411 20.314199 24.277580 21.901587 25.215828 22.334366 23.449181 19.453083 18.689922 15.489362 17.094563 
dram[9]: 126.057732 24.127659 21.549520 165.198547 23.020134 22.480000 20.313433 24.473310 21.886793 25.391304 22.298780 24.141415 19.686649 19.522789 15.464135 15.834061 
dram[10]: 144.927948 22.873333 21.140625 147.848282 24.770609 23.122868 18.801676 22.107143 20.993994 22.493589 21.632835 21.721212 20.008287 18.720930 15.440171 14.157171 
dram[11]: 139.243958 22.476822 19.390173 44.209152 23.468750 22.966103 18.505495 23.296928 20.510386 23.374582 21.926605 22.951769 19.650272 20.686047 13.638783 15.043933 
dram[12]: 163.934631 20.512270 21.777071 25.296993 23.192440 23.030716 18.933332 22.440790 20.040346 22.138365 21.247059 23.709999 19.650272 20.576368 15.214286 14.718623 
dram[13]: 148.588501 22.314569 24.084507 23.907143 24.392857 23.513987 20.449102 24.500000 21.063444 22.350319 21.415430 23.822742 18.997355 21.114035 15.079664 14.140078 
dram[14]: 139.012070 21.420887 25.074627 24.500000 25.778196 22.784512 20.555891 23.908772 21.249241 25.064749 22.764891 23.939190 20.704348 23.085714 14.328685 15.653764 
dram[15]: 139.046814 22.374172 24.812500 26.618111 26.068441 23.160410 21.086687 24.751825 21.385803 25.093525 23.950819 22.841936 20.179775 22.437889 13.621212 16.332590 
dram[16]: 39.926357 23.401384 24.455196 28.020660 26.038315 23.519163 21.149069 26.470818 21.797468 24.058620 23.516233 23.214285 18.594315 21.120235 15.940133 14.821138 
dram[17]: 21.210691 24.306049 23.494810 24.804428 24.369175 23.692308 23.487972 25.781956 23.882353 23.856165 21.690908 24.223728 19.300268 21.052479 15.389722 15.315678 
dram[18]: 21.235109 21.349056 21.717041 24.185053 24.056738 24.194345 22.666666 24.985401 22.836065 23.561462 22.193146 23.363934 20.430986 21.164223 14.653688 16.241072 
dram[19]: 20.541033 21.874193 19.167614 21.734629 22.042624 23.248299 21.496876 24.510792 21.600000 22.980392 21.532738 21.613293 18.693506 20.136871 13.085767 15.502137 
dram[20]: 20.571865 22.524918 21.589172 24.402931 24.721014 22.486755 21.754778 23.866667 21.661539 25.229927 20.275000 22.746796 18.519789 20.480114 14.019493 14.094118 
dram[21]: 22.161184 23.552084 21.977272 25.097744 22.421053 21.121496 22.415842 24.275986 22.257143 24.888889 21.948950 22.623795 18.457144 21.443453 13.378788 16.383028 
dram[22]: 21.726688 23.480968 21.113565 24.738007 22.546358 23.834507 21.638096 25.302238 20.491228 23.053333 21.367952 23.332237 19.933517 21.857143 14.175649 13.748561 
dram[23]: 21.143303 23.357388 21.318611 23.802816 22.077923 24.874538 21.311321 25.490705 20.637169 24.289753 19.966667 22.503164 18.619171 18.312977 15.276596 14.433399 
dram[24]: 20.947205 23.826389 22.068628 23.458334 24.272402 23.741259 21.722929 25.459259 22.304762 24.342657 20.941521 22.528662 18.904762 18.254454 14.448897 15.066115 
dram[25]: 20.271904 22.979866 20.610430 21.368254 20.566265 23.040268 21.330217 23.986158 19.738764 23.165564 22.183487 22.025000 19.952646 18.887728 13.522472 18.129999 
dram[26]: 18.865168 21.912621 20.127975 22.258169 21.523659 23.571918 19.952803 23.863014 20.350878 22.590322 21.325514 21.471472 18.992085 18.621134 13.830770 15.595238 
dram[27]: 19.467049 22.284769 110.964287 22.133118 22.438944 22.620462 20.079645 23.692833 20.988024 25.505455 20.203911 21.534534 17.225962 19.044973 13.733840 15.169456 
dram[28]: 20.075302 23.815331 141.847778 23.978724 21.021605 22.083872 21.612698 23.306122 19.903955 23.070000 21.526785 20.554285 18.694872 19.542234 13.970818 16.277405 
dram[29]: 19.258720 21.971153 142.002197 20.866873 21.941935 22.892618 21.596825 23.541666 20.609467 23.147652 22.483076 22.393188 19.449198 19.010553 14.530488 15.020704 
dram[30]: 21.838709 22.761745 143.583145 24.066668 21.533123 25.440298 23.123745 23.287672 22.641693 24.772242 23.442308 22.407524 19.607143 19.944752 15.403397 14.888659 
dram[31]: 20.465466 23.880701 143.278870 26.218391 21.314465 25.518656 24.021128 24.625898 21.192074 24.152779 22.231003 23.162338 20.789625 19.489189 13.354898 17.347826 
average row locality = 5409237/175728 = 30.781874
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2560      2560      2560      2560      2560      2560      2560      2560      2592      2608      2688      2688      2672      2672      2624      2624 
dram[1]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[2]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[3]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[4]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[5]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[6]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[7]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[8]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2672      2624      2624 
dram[9]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[10]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[11]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[12]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[13]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[14]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[15]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[16]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2673      2624      2624 
dram[17]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[18]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[19]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[20]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[21]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[22]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2666      2625      2624 
dram[23]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[24]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[25]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[26]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[27]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2682      2688      2672      2664      2624      2624 
dram[28]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[29]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[30]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[31]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2664      2624      2620 
total dram reads = 1333156
bank skew: 2688/2560 = 1.05
chip skew: 41665/41648 = 1.00
number of total write accesses:
dram[0]:    116293     10465     10637    147337     10882     10671     10634     10692     10976     11082     11424     11595     11412     11367     11514     11285 
dram[1]:    139333     10472     10734    148499     10734     10643     10630     10655     11034     10989     11634     11362     11400     11309     11197     11527 
dram[2]:    143696     10882     10783    147115     10600     10726     10884     10610     11408     10694     11539     11318     11385     11437     11292     11515 
dram[3]:    145326     10837     10676    147325     10686     10796     10913     10796     11280     10797     11409     11218     11533     11524     11496     11407 
dram[4]:    147235     10498     10607    145137     10726     10764     10800     10886     10684     10928     11270     11238     11468     11396     11493     11608 
dram[5]:    147381     10479     10628    150652     10584     10786     10671     10704     10773     10780     11272     11348     11471     11478     11358     11524 
dram[6]:    152487     10660     10784    148885     10978     10874     10774     10836     11194     10824     11468     11349     11632     11596     11376     11552 
dram[7]:    152663     10786     10620    151028     10964     10861     10737     10842     11068     10941     11485     11420     11726     11483     11483     11597 
dram[8]:    147640     10743     10566    148942     10646     10835     10546     10819     10867     11043     11478     11340     11466     11491     11633     11502 
dram[9]:    144963     10744     10688    156093     10928     10639     10755     10915     11052     11114     11712     11403     11494     11638     11809     11531 
dram[10]:    149965     10930     10734    152224     11068     10752     10634     10799     11093     11203     11534     11402     11500     11601     11498     11414 
dram[11]:    150074     10810     10610     35668     10708     10734     10619     10936     10903     11111     11310     11313     11348     11252     11385     11470 
dram[12]:    152701     10520     10904     10617     10555     10635     10812     10877     11000     11237     11458     11306     11476     11276     11523     11589 
dram[13]:    152669     10616     10872     10508     10804     10602     10856     10730     11055     11156     11472     11316     11403     11457     11376     11577 
dram[14]:    156560     10721     10610     10568     10898     10756     10822     10714     11171     11016     11605     11232     11208     11606     11449     11623 
dram[15]:    154446     10736     10685     10709     10891     10757     10818     10655     10987     11042     11681     11186     11379     11560     11467     11673 
dram[16]:     36647     10736     10886     10751     10758     10669     10791     10727     10842     11112     11520     11272     11462     11436     11408     11628 
dram[17]:     10682     10817     10769     10599     10716     10714     10843     10931     10850     11085     11288     11256     11434     11389     11409     11543 
dram[18]:     10732     10683     10700     10793     10689     10877     10896     10886     11110     11390     11183     11274     11577     11415     11368     11613 
dram[19]:     10691     10675     10687     10645     10608     10834     10821     10762     11303     11234     11451     11316     11442     11460     11442     11486 
dram[20]:     10648     10705     10757     10536     10882     10694     10730     10766     11231     10919     11693     11189     11010     11504     11475     11371 
dram[21]:     10633     10675     10669     10453     10871     10738     10684     10751     11138     10949     11722     11092     11176     11499     11159     11258 
dram[22]:     10664     10641     10502     10535     10852     10725     10726     10757     11181     10922     11448     11190     11408     11409     11348     11342 
dram[23]:     10738     10713     10708     10744     10742     10622     10691     10908     11111     10841     11444     11316     11402     11369     11392     11508 
dram[24]:     10670     10928     10683     10689     10599     10747     10836     10939     11201     11033     11341     11264     11296     11418     11415     11686 
dram[25]:     10585     10883     10625     10626     10819     10939     10867     11062     11206     11162     11541     11104     11334     11527     11383     11526 
dram[26]:     10640     10692     10747     10830     10852     11006     10636     11176     11008     11140     11597     11313     11387     11463     11404     11398 
dram[27]:     10840     10591    117452     10841     10791     10972     10754     11110     11163     11108     11543     11428     11340     11475     11461     11469 
dram[28]:     10507     10817    142740     10692     10782     10896     10793     10848     11316     10894     11526     11412     11745     11349     11412     11644 
dram[29]:     10374     10943    145519     10655     10684     10776     10826     10646     11115     10883     11664     11444     11686     11367     11281     11644 
dram[30]:     10669     10787    145333     10944     10781     10786     11070     10696     11057     11072     11660     11298     11295     11440     11521     11608 
dram[31]:     10784     10781    148628     10819     10731     10866     10797     10836     11015     11033     11698     11299     11456     11431     11421     11472 
total dram writes = 10057758
bank skew: 156560/10374 = 15.09
chip skew: 459704/175467 = 2.62
average mf latency per bank:
dram[0]:       2151      1119       840      1478       811       942       833       973       799       921       764       859       838       988       954      1181
dram[1]:       2206      1101       868      1478       837       947       895       956       918       938       928       964       932      1036      1039      1077
dram[2]:       2304      1082       884      1288       890       990       909       998       861       978       905       966       934      1035      1049      1108
dram[3]:       2034      1025       951      1532       934       966       938       963       910       960       906       973       970      1046      1136      1127
dram[4]:       1985      1049       930      1397       921       965       921       969       893       959       896       960       928      1050      1089      1074
dram[5]:       1850      1068       989      1221      1011       920      1010       956       947       922       953       908       956      1012      1082      1112
dram[6]:       1530      1034       964      1029       911       979       926       985       874       957       887       919       968       993      1126      1082
dram[7]:       1422      1080       944      1188       899      1001       934      1006       891       973       877       924       950      1022      1113      1099
dram[8]:       1565      1028       919      1013       911       960       951       957       943       919       906       891       943       947      1037      1009
dram[9]:       1622      1076      1027       954       986      1034      1001      1025       970      1008       942       978      1015      1056      1107      1092
dram[10]:       1366      1131      1007       811       953      1039       966      1026       898       982       892      1008       947      1114      1075      1211
dram[11]:       1109       950       831       762       849       883       842       837       831       810       828       811       868       895       956       981
dram[12]:       1044       917       867       889       870       880       830       839       814       854       779       871       863       924       952       952
dram[13]:        884       970       850       896       849       864       824       840       796       817       767       832       869       900       971       960
dram[14]:        931       962       898       959       850       917       882       924       849       855       827       857       898       931       981       980
dram[15]:        800       938       885       931       846       893       871       944       832       888       777       880       833       937       943       998
dram[16]:        788      1003       868       938       840       886       855       874       835       850       791       846       834       900       924       999
dram[17]:        848       910       808       861       742       772       774       798       771       808       757       824       781       859       847       928
dram[18]:        852       942       802       895       752       838       786       864       770       844       798       863       814       898       884       944
dram[19]:        969       878       919       835       860       787       861       801       827       793       823       823       859       876       966       917
dram[20]:        956       928       879       863       806       814       832       834       806       829       794       851       879       883       982       955
dram[21]:        937       858       845       837       784       792       824       816       799       803       753       820       811       842       976       904
dram[22]:        897       816       869       736       828       694       850       699       822       670       789       693       829       749       894       825
dram[23]:        940       888       921       817       868       783       873       795       835       794       781       806       777       913       928       932
dram[24]:        870       860       833       834       802       785       805       798       763       801       748       797       789       842       910       879
dram[25]:        980       876       907       885       840       782       863       808       850       819       816       841       843       881      1017       909
dram[26]:        900       889       829       823       798       777       818       788       806       800       755       814       788       871       962       889
dram[27]:       1044       859      2044       785       948       749       953       757       929       782       905       809       929       858      1085       869
dram[28]:       1062       911      2128       828       892       786       903       833       884       845       899       832       911       933      1064       966
dram[29]:       1075       988      1968       864       855       815       837       842       817       831       798       832       839       921      1050      1052
dram[30]:       1072       972      1682       877       918       839       930       883       904       834       867       802       943       880      1108       999
dram[31]:       1014       941      1586       855       910       795       944       834       909       811       861       806       937       888      1100       950
maximum mf latency per bank:
dram[0]:      10902      9498      7767     12291      8352      8880      8516      8603      9547      9529      8220      8506      8169      9878      7950      9897
dram[1]:      27923     25277      7534     12508      8217      9143      8659      9263      9590      9302     26863     26845     22653      9839     23613     10506
dram[2]:      12261      9259      6792     12516      8033      9901      8452      9346      8512      9415     13396     13008      7243      9041      7860     10629
dram[3]:      12260      8653      8380     18359      9144     15401      8823      9392      8486      8797      9090     21497     17587     19989      8602     20374
dram[4]:      12260      7621     10336     12622     10892      8181     11287      8443     10059      8261     11648      7481     11646      8207     11690      8083
dram[5]:      12101      7328     10132     12170     11007      8337     10806      9098     10200      8265     12674      9177     13003      8629     11965      7840
dram[6]:      11079      8364      7973     12166      7917      8839      8235     10607      8185     10050     10636      8310      9827      8680      7329      9777
dram[7]:      10778      8377      8176     12164      8176      9441      8579     10518      8278      8135     10382      9255     10505      8850      8706      8451
dram[8]:      11341      7802      8864     11457      8381      8936      8309      9209      8308      8507      8692     10346      9088      9540      9835      7920
dram[9]:      11372      7832     12907     17863     14215     17165      9433      9704      8685      9765      9473      8103      8833     14403      9493      8696
dram[10]:      12890      9980      7882     10279      8255     14394      8993     10030      8050     10530      8308      9505      7835     10152      9521     10127
dram[11]:      11661      7663      8943      7717     15151     15895      8190      8127      9352      8091      8556      7805      7628      7554      8653      7775
dram[12]:      12977      8845      7395      8886      7423      9154      9244      9130     11068     11143      8029      9012      6859      8724      7582      8713
dram[13]:      10961     10102      7579      9760      7419      9522      7973      8615      8077      8430      7990      8886      6504      8713      7277      8586
dram[14]:      11300      9756      7535      9566      7909      9189      8400      8397      8175      8826      8030      8405      8457      9154      7622      9274
dram[15]:      11304      9686      7447      9628      7833      9061      7943     10900      8057      8475      8005      8353      8244      9046      7528      9300
dram[16]:      11290      9064      7139      9350      7485      9146      7863      8423      7949      8827      7879      8256      7307      9009      6435     10246
dram[17]:       8614      7467      8841      8160      8595      8274      8642      8312      8955      8335      9123      8278      9804      9664      9574     10030
dram[18]:       8586      7467      8951      6758      8712      8123      8674      8518      9544      8593      9061      8598      8840      7306     10010      8948
dram[19]:       7850      8738      9461      8799      8337      8880      8257      8561      9556      8619      8306      9571      9864      7571      9396      9748
dram[20]:       9847     10504     11138      9528      8722     10529      9996      9801     11276     10565      9602      9460     10768      8765     10391     10242
dram[21]:      10682      9301     11874      8714     10863      9143     10389      8253     10491      9153     10865      8736     11844      7525     11763      8917
dram[22]:       8216      9913      8514      9406      8462      9944      8508      8680      8449      8155      7313      9725      8480     10780      8451      9803
dram[23]:       7722     10679      7983     10086      8267     10270      8431      8807      8252      9129      7315     10380      8201      9642      8346     10217
dram[24]:       8378     11097      7997     10568      8192     10657      8383      9484      8195      8824      6854     10926      8892     10361      8631     10107
dram[25]:      11323      8731     11209      8436     10973      8120     11102      7354     10909      7747     10317      8541     11149      8012     11381      9007
dram[26]:      10539      9661     10483      9400     10286      9103     10063      7820     10122      7945      9174      9416     10201      7608     10440      8544
dram[27]:       8239      8719     11758      8669      8010      8779      8113      7821      8093      7736      7145      8562      8550      7034      8696      8890
dram[28]:       8021      8607     11921      8445      8097      9403     12396     12134      8598      9362      7902     10968      9415      9385      8542     12068
dram[29]:       8520     12402     12447      8565      7779      7643      8869      8085      8511      8266     17833      8582     16128     16113      8394     14697
dram[30]:       8578      8720     11864      8559      8113      9372      8233      9046      8413      8729      8409      8778      8658      8646      8317      8615
dram[31]:       9761      7628     12595      7398      9618      8221      9810      8182      9802      8314      9181      8446      9835      7719     10077      7509
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=365217 n_act=5515 n_pre=5499 n_ref_event=0 n_req=211653 n_rd=41648 n_rd_L2_A=0 n_write=0 n_wr_bk=418266 bw_util=0.5556
n_activity=669292 dram_eff=0.6872
bk0: 2560a 579495i bk1: 2560a 738676i bk2: 2560a 725806i bk3: 2560a 527636i bk4: 2560a 730061i bk5: 2560a 726188i bk6: 2560a 723816i bk7: 2560a 720825i bk8: 2592a 721702i bk9: 2608a 724007i bk10: 2688a 730928i bk11: 2688a 728775i bk12: 2672a 725433i bk13: 2672a 725860i bk14: 2624a 702524i bk15: 2624a 713407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973943
Row_Buffer_Locality_read = 0.959662
Row_Buffer_Locality_write = 0.977442
Bank_Level_Parallism = 3.363523
Bank_Level_Parallism_Col = 3.230448
Bank_Level_Parallism_Ready = 1.477735
write_to_read_ratio_blp_rw_average = 0.659641
GrpLevelPara = 2.415622 

BW Util details:
bwutil = 0.555578 
total_CMD = 827812 
util_bw = 459914 
Wasted_Col = 193230 
Wasted_Row = 4353 
Idle = 170315 

BW Util Bottlenecks: 
RCDc_limit = 6703 
RCDWRc_limit = 9306 
WTRc_limit = 217685 
RTWc_limit = 39711 
CCDLc_limit = 221394 
rwq = 0 
CCDLc_limit_alone = 174806 
WTRc_limit_alone = 174186 
RTWc_limit_alone = 36622 

Commands details: 
total_CMD = 827812 
n_nop = 365217 
Read = 41648 
Write = 0 
L2_Alloc = 0 
L2_WB = 418266 
n_act = 5515 
n_pre = 5499 
n_ref = 0 
n_req = 211653 
total_req = 459914 

Dual Bus Interface Util: 
issued_total_row = 11014 
issued_total_col = 459914 
Row_Bus_Util =  0.013305 
CoL_Bus_Util = 0.555578 
Either_Row_CoL_Bus_Util = 0.558816 
Issued_on_Two_Bus_Simul_Util = 0.010066 
issued_two_Eff = 0.018014 
queue_avg = 29.729822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.7298
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=341280 n_act=5448 n_pre=5432 n_ref_event=0 n_req=222283 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=442152 bw_util=0.5845
n_activity=692633 dram_eff=0.6985
bk0: 2560a 540869i bk1: 2560a 711944i bk2: 2560a 735100i bk3: 2560a 525028i bk4: 2560a 730953i bk5: 2560a 722889i bk6: 2560a 727783i bk7: 2560a 720874i bk8: 2608a 711611i bk9: 2608a 712942i bk10: 2688a 694400i bk11: 2688a 696455i bk12: 2672a 708377i bk13: 2672a 725523i bk14: 2625a 695339i bk15: 2624a 716588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975491
Row_Buffer_Locality_read = 0.960326
Row_Buffer_Locality_write = 0.978989
Bank_Level_Parallism = 3.516059
Bank_Level_Parallism_Col = 3.387264
Bank_Level_Parallism_Ready = 1.463591
write_to_read_ratio_blp_rw_average = 0.627461
GrpLevelPara = 2.472132 

BW Util details:
bwutil = 0.584453 
total_CMD = 827812 
util_bw = 483817 
Wasted_Col = 192044 
Wasted_Row = 4048 
Idle = 147903 

BW Util Bottlenecks: 
RCDc_limit = 6209 
RCDWRc_limit = 9415 
WTRc_limit = 252803 
RTWc_limit = 41302 
CCDLc_limit = 237387 
rwq = 0 
CCDLc_limit_alone = 173708 
WTRc_limit_alone = 192478 
RTWc_limit_alone = 37948 

Commands details: 
total_CMD = 827812 
n_nop = 341280 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 442152 
n_act = 5448 
n_pre = 5432 
n_ref = 0 
n_req = 222283 
total_req = 483817 

Dual Bus Interface Util: 
issued_total_row = 10880 
issued_total_col = 483817 
Row_Bus_Util =  0.013143 
CoL_Bus_Util = 0.584453 
Either_Row_CoL_Bus_Util = 0.587732 
Issued_on_Two_Bus_Simul_Util = 0.009863 
issued_two_Eff = 0.016782 
queue_avg = 32.906658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.9067
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=337600 n_act=5545 n_pre=5529 n_ref_event=0 n_req=223949 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=445884 bw_util=0.589
n_activity=690328 dram_eff=0.7063
bk0: 2560a 537352i bk1: 2560a 733872i bk2: 2560a 729388i bk3: 2560a 520450i bk4: 2560a 732515i bk5: 2560a 726789i bk6: 2560a 730515i bk7: 2560a 728243i bk8: 2608a 721630i bk9: 2608a 722077i bk10: 2688a 704990i bk11: 2688a 707956i bk12: 2672a 724800i bk13: 2672a 720506i bk14: 2624a 700032i bk15: 2624a 703288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975240
Row_Buffer_Locality_read = 0.957949
Row_Buffer_Locality_write = 0.979192
Bank_Level_Parallism = 3.430901
Bank_Level_Parallism_Col = 3.300169
Bank_Level_Parallism_Ready = 1.460260
write_to_read_ratio_blp_rw_average = 0.655280
GrpLevelPara = 2.453414 

BW Util details:
bwutil = 0.588960 
total_CMD = 827812 
util_bw = 487548 
Wasted_Col = 185840 
Wasted_Row = 4142 
Idle = 150282 

BW Util Bottlenecks: 
RCDc_limit = 6819 
RCDWRc_limit = 9111 
WTRc_limit = 215172 
RTWc_limit = 42683 
CCDLc_limit = 217361 
rwq = 0 
CCDLc_limit_alone = 168125 
WTRc_limit_alone = 169327 
RTWc_limit_alone = 39292 

Commands details: 
total_CMD = 827812 
n_nop = 337600 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 445884 
n_act = 5545 
n_pre = 5529 
n_ref = 0 
n_req = 223949 
total_req = 487548 

Dual Bus Interface Util: 
issued_total_row = 11074 
issued_total_col = 487548 
Row_Bus_Util =  0.013377 
CoL_Bus_Util = 0.588960 
Either_Row_CoL_Bus_Util = 0.592178 
Issued_on_Two_Bus_Simul_Util = 0.010159 
issued_two_Eff = 0.017156 
queue_avg = 33.574223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5742
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=335494 n_act=5537 n_pre=5521 n_ref_event=0 n_req=224399 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=448019 bw_util=0.5915
n_activity=690114 dram_eff=0.7096
bk0: 2560a 533853i bk1: 2560a 732236i bk2: 2560a 729861i bk3: 2560a 523386i bk4: 2560a 724904i bk5: 2560a 711087i bk6: 2560a 723261i bk7: 2560a 723329i bk8: 2608a 721003i bk9: 2608a 713036i bk10: 2688a 729060i bk11: 2688a 709296i bk12: 2672a 707081i bk13: 2672a 704937i bk14: 2624a 704419i bk15: 2625a 680101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975325
Row_Buffer_Locality_read = 0.956774
Row_Buffer_Locality_write = 0.979555
Bank_Level_Parallism = 3.525156
Bank_Level_Parallism_Col = 3.395019
Bank_Level_Parallism_Ready = 1.467757
write_to_read_ratio_blp_rw_average = 0.631430
GrpLevelPara = 2.581317 

BW Util details:
bwutil = 0.591540 
total_CMD = 827812 
util_bw = 489684 
Wasted_Col = 186992 
Wasted_Row = 3731 
Idle = 147405 

BW Util Bottlenecks: 
RCDc_limit = 6875 
RCDWRc_limit = 8876 
WTRc_limit = 252421 
RTWc_limit = 40191 
CCDLc_limit = 227260 
rwq = 0 
CCDLc_limit_alone = 169451 
WTRc_limit_alone = 197876 
RTWc_limit_alone = 36927 

Commands details: 
total_CMD = 827812 
n_nop = 335494 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 448019 
n_act = 5537 
n_pre = 5521 
n_ref = 0 
n_req = 224399 
total_req = 489684 

Dual Bus Interface Util: 
issued_total_row = 11058 
issued_total_col = 489684 
Row_Bus_Util =  0.013358 
CoL_Bus_Util = 0.591540 
Either_Row_CoL_Bus_Util = 0.594722 
Issued_on_Two_Bus_Simul_Util = 0.010176 
issued_two_Eff = 0.017111 
queue_avg = 35.619865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.6199
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=336655 n_act=5524 n_pre=5508 n_ref_event=0 n_req=224677 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=446738 bw_util=0.59
n_activity=675084 dram_eff=0.7235
bk0: 2560a 533746i bk1: 2560a 734763i bk2: 2560a 724681i bk3: 2560a 522363i bk4: 2560a 718531i bk5: 2560a 717007i bk6: 2560a 717055i bk7: 2560a 708730i bk8: 2608a 720312i bk9: 2608a 713158i bk10: 2688a 715577i bk11: 2688a 715784i bk12: 2672a 722519i bk13: 2672a 721926i bk14: 2624a 707295i bk15: 2624a 710391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975414
Row_Buffer_Locality_read = 0.958213
Row_Buffer_Locality_write = 0.979329
Bank_Level_Parallism = 3.572446
Bank_Level_Parallism_Col = 3.440556
Bank_Level_Parallism_Ready = 1.449392
write_to_read_ratio_blp_rw_average = 0.643330
GrpLevelPara = 2.587470 

BW Util details:
bwutil = 0.589991 
total_CMD = 827812 
util_bw = 488402 
Wasted_Col = 169882 
Wasted_Row = 3960 
Idle = 165568 

BW Util Bottlenecks: 
RCDc_limit = 6824 
RCDWRc_limit = 9020 
WTRc_limit = 228531 
RTWc_limit = 41536 
CCDLc_limit = 203880 
rwq = 0 
CCDLc_limit_alone = 151358 
WTRc_limit_alone = 179687 
RTWc_limit_alone = 37858 

Commands details: 
total_CMD = 827812 
n_nop = 336655 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 446738 
n_act = 5524 
n_pre = 5508 
n_ref = 0 
n_req = 224677 
total_req = 488402 

Dual Bus Interface Util: 
issued_total_row = 11032 
issued_total_col = 488402 
Row_Bus_Util =  0.013327 
CoL_Bus_Util = 0.589991 
Either_Row_CoL_Bus_Util = 0.593319 
Issued_on_Two_Bus_Simul_Util = 0.009999 
issued_two_Eff = 0.016852 
queue_avg = 33.459064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.4591
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=331653 n_act=5516 n_pre=5500 n_ref_event=0 n_req=225828 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=451889 bw_util=0.5962
n_activity=687349 dram_eff=0.7181
bk0: 2560a 523364i bk1: 2560a 730787i bk2: 2560a 726412i bk3: 2560a 514175i bk4: 2560a 722900i bk5: 2560a 715607i bk6: 2560a 717844i bk7: 2560a 703415i bk8: 2608a 718266i bk9: 2608a 716571i bk10: 2688a 708748i bk11: 2688a 711657i bk12: 2672a 713904i bk13: 2672a 714247i bk14: 2625a 699406i bk15: 2624a 701428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975574
Row_Buffer_Locality_read = 0.958478
Row_Buffer_Locality_write = 0.979442
Bank_Level_Parallism = 3.590642
Bank_Level_Parallism_Col = 3.459324
Bank_Level_Parallism_Ready = 1.436761
write_to_read_ratio_blp_rw_average = 0.631457
GrpLevelPara = 2.585961 

BW Util details:
bwutil = 0.596215 
total_CMD = 827812 
util_bw = 493554 
Wasted_Col = 180088 
Wasted_Row = 3699 
Idle = 150471 

BW Util Bottlenecks: 
RCDc_limit = 6677 
RCDWRc_limit = 9133 
WTRc_limit = 251244 
RTWc_limit = 40980 
CCDLc_limit = 218805 
rwq = 0 
CCDLc_limit_alone = 162427 
WTRc_limit_alone = 198188 
RTWc_limit_alone = 37658 

Commands details: 
total_CMD = 827812 
n_nop = 331653 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 451889 
n_act = 5516 
n_pre = 5500 
n_ref = 0 
n_req = 225828 
total_req = 493554 

Dual Bus Interface Util: 
issued_total_row = 11016 
issued_total_col = 493554 
Row_Bus_Util =  0.013307 
CoL_Bus_Util = 0.596215 
Either_Row_CoL_Bus_Util = 0.599362 
Issued_on_Two_Bus_Simul_Util = 0.010161 
issued_two_Eff = 0.016952 
queue_avg = 34.651360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.6514
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=326212 n_act=5525 n_pre=5509 n_ref_event=0 n_req=228710 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=457269 bw_util=0.6027
n_activity=679358 dram_eff=0.7344
bk0: 2560a 521897i bk1: 2560a 739338i bk2: 2560a 727556i bk3: 2560a 518895i bk4: 2560a 729112i bk5: 2560a 719824i bk6: 2560a 719556i bk7: 2560a 712633i bk8: 2608a 714259i bk9: 2608a 716500i bk10: 2688a 712205i bk11: 2688a 716200i bk12: 2672a 718222i bk13: 2672a 716725i bk14: 2624a 709153i bk15: 2624a 700650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975843
Row_Buffer_Locality_read = 0.960181
Row_Buffer_Locality_write = 0.979331
Bank_Level_Parallism = 3.570216
Bank_Level_Parallism_Col = 3.438193
Bank_Level_Parallism_Ready = 1.457935
write_to_read_ratio_blp_rw_average = 0.649056
GrpLevelPara = 2.566648 

BW Util details:
bwutil = 0.602713 
total_CMD = 827812 
util_bw = 498933 
Wasted_Col = 164122 
Wasted_Row = 3845 
Idle = 160912 

BW Util Bottlenecks: 
RCDc_limit = 6549 
RCDWRc_limit = 9130 
WTRc_limit = 205263 
RTWc_limit = 41621 
CCDLc_limit = 194627 
rwq = 0 
CCDLc_limit_alone = 146000 
WTRc_limit_alone = 159905 
RTWc_limit_alone = 38352 

Commands details: 
total_CMD = 827812 
n_nop = 326212 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 457269 
n_act = 5525 
n_pre = 5509 
n_ref = 0 
n_req = 228710 
total_req = 498933 

Dual Bus Interface Util: 
issued_total_row = 11034 
issued_total_col = 498933 
Row_Bus_Util =  0.013329 
CoL_Bus_Util = 0.602713 
Either_Row_CoL_Bus_Util = 0.605935 
Issued_on_Two_Bus_Simul_Util = 0.010107 
issued_two_Eff = 0.016681 
queue_avg = 32.637646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6376
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=323875 n_act=5521 n_pre=5505 n_ref_event=0 n_req=229216 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=459704 bw_util=0.6057
n_activity=685157 dram_eff=0.7318
bk0: 2560a 518992i bk1: 2560a 726081i bk2: 2560a 730511i bk3: 2560a 514539i bk4: 2560a 724731i bk5: 2560a 712496i bk6: 2560a 711812i bk7: 2560a 704379i bk8: 2608a 717275i bk9: 2608a 712017i bk10: 2688a 722060i bk11: 2688a 722709i bk12: 2672a 719261i bk13: 2672a 716171i bk14: 2624a 706041i bk15: 2624a 701932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975914
Row_Buffer_Locality_read = 0.959629
Row_Buffer_Locality_write = 0.979531
Bank_Level_Parallism = 3.579652
Bank_Level_Parallism_Col = 3.446499
Bank_Level_Parallism_Ready = 1.465247
write_to_read_ratio_blp_rw_average = 0.646249
GrpLevelPara = 2.569046 

BW Util details:
bwutil = 0.605654 
total_CMD = 827812 
util_bw = 501368 
Wasted_Col = 169293 
Wasted_Row = 3483 
Idle = 153668 

BW Util Bottlenecks: 
RCDc_limit = 6370 
RCDWRc_limit = 8977 
WTRc_limit = 218346 
RTWc_limit = 42208 
CCDLc_limit = 201846 
rwq = 0 
CCDLc_limit_alone = 150878 
WTRc_limit_alone = 170812 
RTWc_limit_alone = 38774 

Commands details: 
total_CMD = 827812 
n_nop = 323875 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 459704 
n_act = 5521 
n_pre = 5505 
n_ref = 0 
n_req = 229216 
total_req = 501368 

Dual Bus Interface Util: 
issued_total_row = 11026 
issued_total_col = 501368 
Row_Bus_Util =  0.013319 
CoL_Bus_Util = 0.605654 
Either_Row_CoL_Bus_Util = 0.608758 
Issued_on_Two_Bus_Simul_Util = 0.010216 
issued_two_Eff = 0.016782 
queue_avg = 33.347237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3472
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=331875 n_act=5577 n_pre=5561 n_ref_event=0 n_req=226699 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=451557 bw_util=0.5958
n_activity=681437 dram_eff=0.7238
bk0: 2560a 525984i bk1: 2560a 735031i bk2: 2560a 731455i bk3: 2560a 519112i bk4: 2560a 726707i bk5: 2560a 724466i bk6: 2560a 712971i bk7: 2560a 714924i bk8: 2608a 706794i bk9: 2608a 710573i bk10: 2688a 715265i bk11: 2688a 719834i bk12: 2673a 724302i bk13: 2672a 724197i bk14: 2624a 713115i bk15: 2624a 714035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975399
Row_Buffer_Locality_read = 0.957710
Row_Buffer_Locality_write = 0.979382
Bank_Level_Parallism = 3.512632
Bank_Level_Parallism_Col = 3.382420
Bank_Level_Parallism_Ready = 1.460750
write_to_read_ratio_blp_rw_average = 0.652686
GrpLevelPara = 2.543370 

BW Util details:
bwutil = 0.595814 
total_CMD = 827812 
util_bw = 493222 
Wasted_Col = 172323 
Wasted_Row = 4302 
Idle = 157965 

BW Util Bottlenecks: 
RCDc_limit = 6824 
RCDWRc_limit = 9178 
WTRc_limit = 219596 
RTWc_limit = 40904 
CCDLc_limit = 209070 
rwq = 0 
CCDLc_limit_alone = 154428 
WTRc_limit_alone = 168410 
RTWc_limit_alone = 37448 

Commands details: 
total_CMD = 827812 
n_nop = 331875 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 451557 
n_act = 5577 
n_pre = 5561 
n_ref = 0 
n_req = 226699 
total_req = 493222 

Dual Bus Interface Util: 
issued_total_row = 11138 
issued_total_col = 493222 
Row_Bus_Util =  0.013455 
CoL_Bus_Util = 0.595814 
Either_Row_CoL_Bus_Util = 0.599094 
Issued_on_Two_Bus_Simul_Util = 0.010175 
issued_two_Eff = 0.016984 
queue_avg = 32.311443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3114
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 18): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=326017 n_act=5598 n_pre=5582 n_ref_event=0 n_req=227741 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=457478 bw_util=0.603
n_activity=691860 dram_eff=0.7214
bk0: 2560a 523338i bk1: 2560a 735446i bk2: 2560a 724145i bk3: 2560a 501833i bk4: 2560a 722593i bk5: 2560a 722389i bk6: 2560a 712181i bk7: 2560a 712311i bk8: 2608a 712552i bk9: 2608a 710360i bk10: 2688a 717869i bk11: 2688a 717948i bk12: 2672a 728991i bk13: 2672a 701015i bk14: 2624a 719166i bk15: 2624a 711768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975419
Row_Buffer_Locality_read = 0.957253
Row_Buffer_Locality_write = 0.979487
Bank_Level_Parallism = 3.515884
Bank_Level_Parallism_Col = 3.382841
Bank_Level_Parallism_Ready = 1.476265
write_to_read_ratio_blp_rw_average = 0.647920
GrpLevelPara = 2.563521 

BW Util details:
bwutil = 0.602965 
total_CMD = 827812 
util_bw = 499142 
Wasted_Col = 179483 
Wasted_Row = 3658 
Idle = 145529 

BW Util Bottlenecks: 
RCDc_limit = 6665 
RCDWRc_limit = 9019 
WTRc_limit = 226274 
RTWc_limit = 41863 
CCDLc_limit = 214054 
rwq = 0 
CCDLc_limit_alone = 161954 
WTRc_limit_alone = 177545 
RTWc_limit_alone = 38492 

Commands details: 
total_CMD = 827812 
n_nop = 326017 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 457478 
n_act = 5598 
n_pre = 5582 
n_ref = 0 
n_req = 227741 
total_req = 499142 

Dual Bus Interface Util: 
issued_total_row = 11180 
issued_total_col = 499142 
Row_Bus_Util =  0.013505 
CoL_Bus_Util = 0.602965 
Either_Row_CoL_Bus_Util = 0.606170 
Issued_on_Two_Bus_Simul_Util = 0.010301 
issued_two_Eff = 0.016993 
queue_avg = 34.464989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.465
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 24): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=324995 n_act=5787 n_pre=5771 n_ref_event=0 n_req=228888 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=458351 bw_util=0.604
n_activity=681657 dram_eff=0.7335
bk0: 2560a 522126i bk1: 2560a 726247i bk2: 2560a 726882i bk3: 2560a 513664i bk4: 2560a 725430i bk5: 2560a 716613i bk6: 2560a 722802i bk7: 2560a 716371i bk8: 2608a 720619i bk9: 2608a 718632i bk10: 2688a 727290i bk11: 2688a 722498i bk12: 2672a 730191i bk13: 2672a 718303i bk14: 2624a 714008i bk15: 2625a 704963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974717
Row_Buffer_Locality_read = 0.952046
Row_Buffer_Locality_write = 0.979762
Bank_Level_Parallism = 3.503015
Bank_Level_Parallism_Col = 3.360726
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.652872
GrpLevelPara = 2.563583 

BW Util details:
bwutil = 0.604021 
total_CMD = 827812 
util_bw = 500016 
Wasted_Col = 166310 
Wasted_Row = 3737 
Idle = 157749 

BW Util Bottlenecks: 
RCDc_limit = 7730 
RCDWRc_limit = 8676 
WTRc_limit = 196724 
RTWc_limit = 45045 
CCDLc_limit = 190281 
rwq = 0 
CCDLc_limit_alone = 147779 
WTRc_limit_alone = 157782 
RTWc_limit_alone = 41485 

Commands details: 
total_CMD = 827812 
n_nop = 324995 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 458351 
n_act = 5787 
n_pre = 5771 
n_ref = 0 
n_req = 228888 
total_req = 500016 

Dual Bus Interface Util: 
issued_total_row = 11558 
issued_total_col = 500016 
Row_Bus_Util =  0.013962 
CoL_Bus_Util = 0.604021 
Either_Row_CoL_Bus_Util = 0.607405 
Issued_on_Two_Bus_Simul_Util = 0.010578 
issued_two_Eff = 0.017416 
queue_avg = 33.738964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.739
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 9): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=442738 n_act=5790 n_pre=5774 n_ref_event=0 n_req=181123 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=340251 bw_util=0.4614
n_activity=604639 dram_eff=0.6316
bk0: 2560a 532074i bk1: 2560a 748498i bk2: 2560a 750112i bk3: 2560a 701950i bk4: 2560a 734135i bk5: 2560a 728557i bk6: 2560a 741905i bk7: 2560a 744394i bk8: 2608a 734915i bk9: 2608a 738908i bk10: 2688a 736672i bk11: 2688a 735875i bk12: 2672a 740953i bk13: 2672a 724648i bk14: 2624a 725826i bk15: 2624a 724699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968033
Row_Buffer_Locality_read = 0.952741
Row_Buffer_Locality_write = 0.972601
Bank_Level_Parallism = 3.238625
Bank_Level_Parallism_Col = 3.091560
Bank_Level_Parallism_Ready = 1.591925
write_to_read_ratio_blp_rw_average = 0.657142
GrpLevelPara = 2.340799 

BW Util details:
bwutil = 0.461355 
total_CMD = 827812 
util_bw = 381915 
Wasted_Col = 192899 
Wasted_Row = 6295 
Idle = 246703 

BW Util Bottlenecks: 
RCDc_limit = 9556 
RCDWRc_limit = 9169 
WTRc_limit = 203013 
RTWc_limit = 42578 
CCDLc_limit = 217046 
rwq = 0 
CCDLc_limit_alone = 170260 
WTRc_limit_alone = 159752 
RTWc_limit_alone = 39053 

Commands details: 
total_CMD = 827812 
n_nop = 442738 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 340251 
n_act = 5790 
n_pre = 5774 
n_ref = 0 
n_req = 181123 
total_req = 381915 

Dual Bus Interface Util: 
issued_total_row = 11564 
issued_total_col = 381915 
Row_Bus_Util =  0.013969 
CoL_Bus_Util = 0.461355 
Either_Row_CoL_Bus_Util = 0.465171 
Issued_on_Two_Bus_Simul_Util = 0.010153 
issued_two_Eff = 0.021827 
queue_avg = 23.897858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8979
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=464621 n_act=5555 n_pre=5539 n_ref_event=0 n_req=172270 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=318486 bw_util=0.4351
n_activity=585696 dram_eff=0.6149
bk0: 2560a 529166i bk1: 2560a 745327i bk2: 2560a 742196i bk3: 2560a 742040i bk4: 2560a 742159i bk5: 2560a 739295i bk6: 2560a 739701i bk7: 2560a 736131i bk8: 2608a 739806i bk9: 2608a 740104i bk10: 2688a 748975i bk11: 2688a 745580i bk12: 2672a 746379i bk13: 2672a 739856i bk14: 2625a 733519i bk15: 2624a 734139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967754
Row_Buffer_Locality_read = 0.954806
Row_Buffer_Locality_write = 0.971885
Bank_Level_Parallism = 3.151371
Bank_Level_Parallism_Col = 2.998774
Bank_Level_Parallism_Ready = 1.608320
write_to_read_ratio_blp_rw_average = 0.665688
GrpLevelPara = 2.277380 

BW Util details:
bwutil = 0.435064 
total_CMD = 827812 
util_bw = 360151 
Wasted_Col = 197361 
Wasted_Row = 5065 
Idle = 265235 

BW Util Bottlenecks: 
RCDc_limit = 9285 
RCDWRc_limit = 8899 
WTRc_limit = 180269 
RTWc_limit = 41431 
CCDLc_limit = 216564 
rwq = 0 
CCDLc_limit_alone = 175693 
WTRc_limit_alone = 142956 
RTWc_limit_alone = 37873 

Commands details: 
total_CMD = 827812 
n_nop = 464621 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 318486 
n_act = 5555 
n_pre = 5539 
n_ref = 0 
n_req = 172270 
total_req = 360151 

Dual Bus Interface Util: 
issued_total_row = 11094 
issued_total_col = 360151 
Row_Bus_Util =  0.013402 
CoL_Bus_Util = 0.435064 
Either_Row_CoL_Bus_Util = 0.438736 
Issued_on_Two_Bus_Simul_Util = 0.009729 
issued_two_Eff = 0.022176 
queue_avg = 22.495857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.4959
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=464761 n_act=5471 n_pre=5455 n_ref_event=0 n_req=169298 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=318469 bw_util=0.435
n_activity=575219 dram_eff=0.6261
bk0: 2560a 525527i bk1: 2560a 744128i bk2: 2560a 742418i bk3: 2560a 741672i bk4: 2560a 735605i bk5: 2560a 728873i bk6: 2560a 739169i bk7: 2560a 738164i bk8: 2608a 746954i bk9: 2608a 742894i bk10: 2688a 749451i bk11: 2688a 748415i bk12: 2672a 738444i bk13: 2672a 742898i bk14: 2624a 734731i bk15: 2624a 727311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967684
Row_Buffer_Locality_read = 0.956725
Row_Buffer_Locality_write = 0.971262
Bank_Level_Parallism = 3.190743
Bank_Level_Parallism_Col = 3.037996
Bank_Level_Parallism_Ready = 1.614606
write_to_read_ratio_blp_rw_average = 0.654076
GrpLevelPara = 2.304908 

BW Util details:
bwutil = 0.435042 
total_CMD = 827812 
util_bw = 360133 
Wasted_Col = 195501 
Wasted_Row = 4623 
Idle = 267555 

BW Util Bottlenecks: 
RCDc_limit = 8448 
RCDWRc_limit = 8571 
WTRc_limit = 192055 
RTWc_limit = 36654 
CCDLc_limit = 221488 
rwq = 0 
CCDLc_limit_alone = 177099 
WTRc_limit_alone = 150466 
RTWc_limit_alone = 33854 

Commands details: 
total_CMD = 827812 
n_nop = 464761 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 318469 
n_act = 5471 
n_pre = 5455 
n_ref = 0 
n_req = 169298 
total_req = 360133 

Dual Bus Interface Util: 
issued_total_row = 10926 
issued_total_col = 360133 
Row_Bus_Util =  0.013199 
CoL_Bus_Util = 0.435042 
Either_Row_CoL_Bus_Util = 0.438567 
Issued_on_Two_Bus_Simul_Util = 0.009674 
issued_two_Eff = 0.022058 
queue_avg = 23.065081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.0651
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=460836 n_act=5383 n_pre=5367 n_ref_event=0 n_req=173727 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=322559 bw_util=0.44
n_activity=592772 dram_eff=0.6144
bk0: 2560a 520301i bk1: 2560a 745906i bk2: 2560a 751581i bk3: 2560a 738093i bk4: 2560a 736169i bk5: 2560a 736311i bk6: 2560a 730965i bk7: 2560a 738637i bk8: 2608a 735977i bk9: 2608a 736931i bk10: 2688a 747929i bk11: 2688a 746032i bk12: 2672a 744379i bk13: 2672a 739658i bk14: 2624a 738649i bk15: 2625a 731757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969015
Row_Buffer_Locality_read = 0.960734
Row_Buffer_Locality_write = 0.971627
Bank_Level_Parallism = 3.160196
Bank_Level_Parallism_Col = 3.013998
Bank_Level_Parallism_Ready = 1.596523
write_to_read_ratio_blp_rw_average = 0.673790
GrpLevelPara = 2.260461 

BW Util details:
bwutil = 0.439984 
total_CMD = 827812 
util_bw = 364224 
Wasted_Col = 199961 
Wasted_Row = 5224 
Idle = 258403 

BW Util Bottlenecks: 
RCDc_limit = 7250 
RCDWRc_limit = 8990 
WTRc_limit = 193503 
RTWc_limit = 39383 
CCDLc_limit = 224776 
rwq = 0 
CCDLc_limit_alone = 178783 
WTRc_limit_alone = 150392 
RTWc_limit_alone = 36501 

Commands details: 
total_CMD = 827812 
n_nop = 460836 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 322559 
n_act = 5383 
n_pre = 5367 
n_ref = 0 
n_req = 173727 
total_req = 364224 

Dual Bus Interface Util: 
issued_total_row = 10750 
issued_total_col = 364224 
Row_Bus_Util =  0.012986 
CoL_Bus_Util = 0.439984 
Either_Row_CoL_Bus_Util = 0.443308 
Issued_on_Two_Bus_Simul_Util = 0.009662 
issued_two_Eff = 0.021794 
queue_avg = 23.410875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4109
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=462769 n_act=5322 n_pre=5306 n_ref_event=0 n_req=170063 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=320672 bw_util=0.4377
n_activity=579666 dram_eff=0.6251
bk0: 2560a 524816i bk1: 2560a 748653i bk2: 2560a 741178i bk3: 2560a 740115i bk4: 2560a 736119i bk5: 2560a 734063i bk6: 2560a 733711i bk7: 2560a 730679i bk8: 2608a 733870i bk9: 2608a 734145i bk10: 2688a 746519i bk11: 2688a 743377i bk12: 2672a 744422i bk13: 2672a 738847i bk14: 2624a 735812i bk15: 2624a 725625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968706
Row_Buffer_Locality_read = 0.962702
Row_Buffer_Locality_write = 0.970654
Bank_Level_Parallism = 3.229339
Bank_Level_Parallism_Col = 3.082242
Bank_Level_Parallism_Ready = 1.617319
write_to_read_ratio_blp_rw_average = 0.659039
GrpLevelPara = 2.294287 

BW Util details:
bwutil = 0.437703 
total_CMD = 827812 
util_bw = 362336 
Wasted_Col = 197384 
Wasted_Row = 4824 
Idle = 263268 

BW Util Bottlenecks: 
RCDc_limit = 6604 
RCDWRc_limit = 9278 
WTRc_limit = 205151 
RTWc_limit = 36273 
CCDLc_limit = 224850 
rwq = 0 
CCDLc_limit_alone = 179381 
WTRc_limit_alone = 162462 
RTWc_limit_alone = 33493 

Commands details: 
total_CMD = 827812 
n_nop = 462769 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 320672 
n_act = 5322 
n_pre = 5306 
n_ref = 0 
n_req = 170063 
total_req = 362336 

Dual Bus Interface Util: 
issued_total_row = 10628 
issued_total_col = 362336 
Row_Bus_Util =  0.012839 
CoL_Bus_Util = 0.437703 
Either_Row_CoL_Bus_Util = 0.440973 
Issued_on_Two_Bus_Simul_Util = 0.009569 
issued_two_Eff = 0.021699 
queue_avg = 23.856640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8566
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=580386 n_act=5346 n_pre=5330 n_ref_event=0 n_req=125265 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=202645 bw_util=0.2951
n_activity=382898 dram_eff=0.6381
bk0: 2560a 719608i bk1: 2560a 759133i bk2: 2560a 764708i bk3: 2560a 758410i bk4: 2560a 758323i bk5: 2560a 753648i bk6: 2560a 759238i bk7: 2560a 759312i bk8: 2608a 761051i bk9: 2608a 755521i bk10: 2688a 761297i bk11: 2688a 756758i bk12: 2672a 760734i bk13: 2673a 760024i bk14: 2624a 756060i bk15: 2624a 749772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957322
Row_Buffer_Locality_read = 0.961358
Row_Buffer_Locality_write = 0.955311
Bank_Level_Parallism = 3.795878
Bank_Level_Parallism_Col = 3.601841
Bank_Level_Parallism_Ready = 1.904527
write_to_read_ratio_blp_rw_average = 0.635520
GrpLevelPara = 2.557742 

BW Util details:
bwutil = 0.295127 
total_CMD = 827812 
util_bw = 244310 
Wasted_Col = 83273 
Wasted_Row = 8745 
Idle = 491484 

BW Util Bottlenecks: 
RCDc_limit = 8534 
RCDWRc_limit = 9400 
WTRc_limit = 51379 
RTWc_limit = 37979 
CCDLc_limit = 71659 
rwq = 0 
CCDLc_limit_alone = 59129 
WTRc_limit_alone = 41992 
RTWc_limit_alone = 34836 

Commands details: 
total_CMD = 827812 
n_nop = 580386 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 202645 
n_act = 5346 
n_pre = 5330 
n_ref = 0 
n_req = 125265 
total_req = 244310 

Dual Bus Interface Util: 
issued_total_row = 10676 
issued_total_col = 244310 
Row_Bus_Util =  0.012897 
CoL_Bus_Util = 0.295127 
Either_Row_CoL_Bus_Util = 0.298892 
Issued_on_Two_Bus_Simul_Util = 0.009133 
issued_two_Eff = 0.030555 
queue_avg = 12.842974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.843
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=606915 n_act=5142 n_pre=5126 n_ref_event=0 n_req=111363 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=176325 bw_util=0.2633
n_activity=303070 dram_eff=0.7193
bk0: 2560a 759953i bk1: 2560a 761036i bk2: 2560a 761955i bk3: 2560a 761614i bk4: 2560a 764511i bk5: 2560a 759281i bk6: 2560a 759121i bk7: 2560a 760927i bk8: 2608a 761820i bk9: 2608a 757586i bk10: 2688a 758518i bk11: 2688a 758713i bk12: 2672a 763411i bk13: 2672a 758763i bk14: 2624a 754545i bk15: 2624a 752001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953827
Row_Buffer_Locality_read = 0.963326
Row_Buffer_Locality_write = 0.948148
Bank_Level_Parallism = 4.281391
Bank_Level_Parallism_Col = 4.053730
Bank_Level_Parallism_Ready = 1.993436
write_to_read_ratio_blp_rw_average = 0.582712
GrpLevelPara = 2.825721 

BW Util details:
bwutil = 0.263332 
total_CMD = 827812 
util_bw = 217989 
Wasted_Col = 55828 
Wasted_Row = 7073 
Idle = 546922 

BW Util Bottlenecks: 
RCDc_limit = 7853 
RCDWRc_limit = 8287 
WTRc_limit = 44498 
RTWc_limit = 32505 
CCDLc_limit = 53713 
rwq = 0 
CCDLc_limit_alone = 41704 
WTRc_limit_alone = 34946 
RTWc_limit_alone = 30048 

Commands details: 
total_CMD = 827812 
n_nop = 606915 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 176325 
n_act = 5142 
n_pre = 5126 
n_ref = 0 
n_req = 111363 
total_req = 217989 

Dual Bus Interface Util: 
issued_total_row = 10268 
issued_total_col = 217989 
Row_Bus_Util =  0.012404 
CoL_Bus_Util = 0.263332 
Either_Row_CoL_Bus_Util = 0.266844 
Issued_on_Two_Bus_Simul_Util = 0.008891 
issued_two_Eff = 0.033319 
queue_avg = 12.477750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4777
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=605874 n_act=5235 n_pre=5219 n_ref_event=0 n_req=111662 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=177186 bw_util=0.2644
n_activity=305616 dram_eff=0.7161
bk0: 2560a 762587i bk1: 2560a 758138i bk2: 2560a 762192i bk3: 2560a 757333i bk4: 2560a 761038i bk5: 2560a 755758i bk6: 2560a 760610i bk7: 2560a 758020i bk8: 2608a 761548i bk9: 2608a 757368i bk10: 2688a 759562i bk11: 2688a 755682i bk12: 2672a 760439i bk13: 2672a 759034i bk14: 2625a 755151i bk15: 2624a 756025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953117
Row_Buffer_Locality_read = 0.961142
Row_Buffer_Locality_write = 0.948341
Bank_Level_Parallism = 4.289429
Bank_Level_Parallism_Col = 4.068216
Bank_Level_Parallism_Ready = 1.987293
write_to_read_ratio_blp_rw_average = 0.582177
GrpLevelPara = 2.840917 

BW Util details:
bwutil = 0.264373 
total_CMD = 827812 
util_bw = 218851 
Wasted_Col = 56918 
Wasted_Row = 7758 
Idle = 544285 

BW Util Bottlenecks: 
RCDc_limit = 8990 
RCDWRc_limit = 8179 
WTRc_limit = 45925 
RTWc_limit = 34499 
CCDLc_limit = 54244 
rwq = 0 
CCDLc_limit_alone = 42089 
WTRc_limit_alone = 36637 
RTWc_limit_alone = 31632 

Commands details: 
total_CMD = 827812 
n_nop = 605874 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 177186 
n_act = 5235 
n_pre = 5219 
n_ref = 0 
n_req = 111662 
total_req = 218851 

Dual Bus Interface Util: 
issued_total_row = 10454 
issued_total_col = 218851 
Row_Bus_Util =  0.012628 
CoL_Bus_Util = 0.264373 
Either_Row_CoL_Bus_Util = 0.268102 
Issued_on_Two_Bus_Simul_Util = 0.008899 
issued_two_Eff = 0.033194 
queue_avg = 12.850813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8508
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=605976 n_act=5554 n_pre=5538 n_ref_event=0 n_req=111526 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=176857 bw_util=0.264
n_activity=310641 dram_eff=0.7035
bk0: 2560a 761675i bk1: 2560a 758036i bk2: 2560a 759078i bk3: 2560a 759985i bk4: 2560a 759680i bk5: 2560a 756645i bk6: 2560a 758628i bk7: 2560a 757416i bk8: 2608a 760974i bk9: 2608a 755658i bk10: 2688a 756861i bk11: 2688a 759647i bk12: 2672a 760247i bk13: 2672a 757622i bk14: 2624a 754016i bk15: 2624a 755333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950200
Row_Buffer_Locality_read = 0.957805
Row_Buffer_Locality_write = 0.945664
Bank_Level_Parallism = 4.271671
Bank_Level_Parallism_Col = 4.052649
Bank_Level_Parallism_Ready = 1.977993
write_to_read_ratio_blp_rw_average = 0.574389
GrpLevelPara = 2.844301 

BW Util details:
bwutil = 0.263974 
total_CMD = 827812 
util_bw = 218521 
Wasted_Col = 59090 
Wasted_Row = 9166 
Idle = 541035 

BW Util Bottlenecks: 
RCDc_limit = 10451 
RCDWRc_limit = 8488 
WTRc_limit = 46298 
RTWc_limit = 33555 
CCDLc_limit = 54533 
rwq = 0 
CCDLc_limit_alone = 42547 
WTRc_limit_alone = 36885 
RTWc_limit_alone = 30982 

Commands details: 
total_CMD = 827812 
n_nop = 605976 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 176857 
n_act = 5554 
n_pre = 5538 
n_ref = 0 
n_req = 111526 
total_req = 218521 

Dual Bus Interface Util: 
issued_total_row = 11092 
issued_total_col = 218521 
Row_Bus_Util =  0.013399 
CoL_Bus_Util = 0.263974 
Either_Row_CoL_Bus_Util = 0.267979 
Issued_on_Two_Bus_Simul_Util = 0.009395 
issued_two_Eff = 0.035057 
queue_avg = 12.652561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6526
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=606828 n_act=5417 n_pre=5401 n_ref_event=0 n_req=111152 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=176110 bw_util=0.2631
n_activity=301747 dram_eff=0.7217
bk0: 2560a 762629i bk1: 2560a 759053i bk2: 2560a 761109i bk3: 2560a 763083i bk4: 2560a 762315i bk5: 2560a 758428i bk6: 2560a 759214i bk7: 2560a 760263i bk8: 2608a 761974i bk9: 2608a 760738i bk10: 2688a 757781i bk11: 2688a 756890i bk12: 2672a 762738i bk13: 2672a 759809i bk14: 2624a 758206i bk15: 2625a 754993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951265
Row_Buffer_Locality_read = 0.959510
Row_Buffer_Locality_write = 0.946321
Bank_Level_Parallism = 4.257021
Bank_Level_Parallism_Col = 4.002934
Bank_Level_Parallism_Ready = 1.963320
write_to_read_ratio_blp_rw_average = 0.579598
GrpLevelPara = 2.837867 

BW Util details:
bwutil = 0.263073 
total_CMD = 827812 
util_bw = 217775 
Wasted_Col = 56464 
Wasted_Row = 6925 
Idle = 546648 

BW Util Bottlenecks: 
RCDc_limit = 8740 
RCDWRc_limit = 8779 
WTRc_limit = 44744 
RTWc_limit = 32796 
CCDLc_limit = 53444 
rwq = 0 
CCDLc_limit_alone = 41820 
WTRc_limit_alone = 35696 
RTWc_limit_alone = 30220 

Commands details: 
total_CMD = 827812 
n_nop = 606828 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 176110 
n_act = 5417 
n_pre = 5401 
n_ref = 0 
n_req = 111152 
total_req = 217775 

Dual Bus Interface Util: 
issued_total_row = 10818 
issued_total_col = 217775 
Row_Bus_Util =  0.013068 
CoL_Bus_Util = 0.263073 
Either_Row_CoL_Bus_Util = 0.266950 
Issued_on_Two_Bus_Simul_Util = 0.009192 
issued_two_Eff = 0.034432 
queue_avg = 12.642481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6425
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=607653 n_act=5296 n_pre=5280 n_ref_event=0 n_req=110944 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=175467 bw_util=0.2623
n_activity=305343 dram_eff=0.7111
bk0: 2560a 763932i bk1: 2560a 761318i bk2: 2560a 762296i bk3: 2560a 764554i bk4: 2560a 762910i bk5: 2560a 758151i bk6: 2560a 764522i bk7: 2560a 759736i bk8: 2608a 761709i bk9: 2608a 759092i bk10: 2688a 762517i bk11: 2688a 761069i bk12: 2672a 765027i bk13: 2672a 764142i bk14: 2624a 757460i bk15: 2624a 758891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952264
Row_Buffer_Locality_read = 0.960685
Row_Buffer_Locality_write = 0.947200
Bank_Level_Parallism = 4.135633
Bank_Level_Parallism_Col = 3.891858
Bank_Level_Parallism_Ready = 1.953295
write_to_read_ratio_blp_rw_average = 0.588027
GrpLevelPara = 2.798553 

BW Util details:
bwutil = 0.262295 
total_CMD = 827812 
util_bw = 217131 
Wasted_Col = 58542 
Wasted_Row = 6898 
Idle = 545241 

BW Util Bottlenecks: 
RCDc_limit = 8618 
RCDWRc_limit = 8418 
WTRc_limit = 44140 
RTWc_limit = 33759 
CCDLc_limit = 54917 
rwq = 0 
CCDLc_limit_alone = 43447 
WTRc_limit_alone = 35392 
RTWc_limit_alone = 31037 

Commands details: 
total_CMD = 827812 
n_nop = 607653 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 175467 
n_act = 5296 
n_pre = 5280 
n_ref = 0 
n_req = 110944 
total_req = 217131 

Dual Bus Interface Util: 
issued_total_row = 10576 
issued_total_col = 217131 
Row_Bus_Util =  0.012776 
CoL_Bus_Util = 0.262295 
Either_Row_CoL_Bus_Util = 0.265953 
Issued_on_Two_Bus_Simul_Util = 0.009118 
issued_two_Eff = 0.034284 
queue_avg = 12.498363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4984
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=607416 n_act=5352 n_pre=5336 n_ref_event=0 n_req=110985 n_rd=41659 n_rd_L2_A=0 n_write=0 n_wr_bk=175650 bw_util=0.2625
n_activity=303125 dram_eff=0.7169
bk0: 2560a 763440i bk1: 2560a 761457i bk2: 2560a 762778i bk3: 2560a 760557i bk4: 2560a 760791i bk5: 2560a 757530i bk6: 2560a 760538i bk7: 2560a 761998i bk8: 2608a 761286i bk9: 2608a 759245i bk10: 2688a 760626i bk11: 2688a 764011i bk12: 2672a 763913i bk13: 2666a 761352i bk14: 2625a 759652i bk15: 2624a 752540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951777
Row_Buffer_Locality_read = 0.961689
Row_Buffer_Locality_write = 0.945821
Bank_Level_Parallism = 4.208304
Bank_Level_Parallism_Col = 3.962070
Bank_Level_Parallism_Ready = 1.953670
write_to_read_ratio_blp_rw_average = 0.583738
GrpLevelPara = 2.817209 

BW Util details:
bwutil = 0.262510 
total_CMD = 827812 
util_bw = 217309 
Wasted_Col = 57180 
Wasted_Row = 6922 
Idle = 546401 

BW Util Bottlenecks: 
RCDc_limit = 8435 
RCDWRc_limit = 8813 
WTRc_limit = 44166 
RTWc_limit = 33117 
CCDLc_limit = 54140 
rwq = 0 
CCDLc_limit_alone = 42226 
WTRc_limit_alone = 35195 
RTWc_limit_alone = 30174 

Commands details: 
total_CMD = 827812 
n_nop = 607416 
Read = 41659 
Write = 0 
L2_Alloc = 0 
L2_WB = 175650 
n_act = 5352 
n_pre = 5336 
n_ref = 0 
n_req = 110985 
total_req = 217309 

Dual Bus Interface Util: 
issued_total_row = 10688 
issued_total_col = 217309 
Row_Bus_Util =  0.012911 
CoL_Bus_Util = 0.262510 
Either_Row_CoL_Bus_Util = 0.266239 
Issued_on_Two_Bus_Simul_Util = 0.009182 
issued_two_Eff = 0.034488 
queue_avg = 12.607627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6076
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=606889 n_act=5429 n_pre=5413 n_ref_event=0 n_req=111270 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=176249 bw_util=0.2632
n_activity=307108 dram_eff=0.7095
bk0: 2560a 762387i bk1: 2560a 760200i bk2: 2560a 759745i bk3: 2560a 759679i bk4: 2560a 761418i bk5: 2560a 759389i bk6: 2560a 760626i bk7: 2560a 759601i bk8: 2608a 759422i bk9: 2608a 759269i bk10: 2688a 756333i bk11: 2688a 757028i bk12: 2672a 763943i bk13: 2664a 759421i bk14: 2624a 756787i bk15: 2624a 753382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951209
Row_Buffer_Locality_read = 0.962046
Row_Buffer_Locality_write = 0.944724
Bank_Level_Parallism = 4.266090
Bank_Level_Parallism_Col = 4.017195
Bank_Level_Parallism_Ready = 1.976972
write_to_read_ratio_blp_rw_average = 0.577492
GrpLevelPara = 2.828093 

BW Util details:
bwutil = 0.263230 
total_CMD = 827812 
util_bw = 217905 
Wasted_Col = 58166 
Wasted_Row = 7006 
Idle = 544735 

BW Util Bottlenecks: 
RCDc_limit = 8125 
RCDWRc_limit = 8906 
WTRc_limit = 47980 
RTWc_limit = 34429 
CCDLc_limit = 56191 
rwq = 0 
CCDLc_limit_alone = 43525 
WTRc_limit_alone = 37944 
RTWc_limit_alone = 31799 

Commands details: 
total_CMD = 827812 
n_nop = 606889 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 176249 
n_act = 5429 
n_pre = 5413 
n_ref = 0 
n_req = 111270 
total_req = 217905 

Dual Bus Interface Util: 
issued_total_row = 10842 
issued_total_col = 217905 
Row_Bus_Util =  0.013097 
CoL_Bus_Util = 0.263230 
Either_Row_CoL_Bus_Util = 0.266876 
Issued_on_Two_Bus_Simul_Util = 0.009451 
issued_two_Eff = 0.035415 
queue_avg = 12.763967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.764
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=606333 n_act=5364 n_pre=5348 n_ref_event=0 n_req=111419 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=176745 bw_util=0.2638
n_activity=305949 dram_eff=0.7138
bk0: 2560a 761879i bk1: 2560a 759374i bk2: 2560a 760389i bk3: 2560a 761272i bk4: 2560a 760688i bk5: 2560a 755439i bk6: 2560a 758299i bk7: 2560a 758981i bk8: 2608a 761334i bk9: 2608a 757964i bk10: 2688a 760966i bk11: 2688a 757626i bk12: 2672a 766638i bk13: 2664a 759062i bk14: 2624a 755979i bk15: 2624a 754059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951857
Row_Buffer_Locality_read = 0.961566
Row_Buffer_Locality_write = 0.946060
Bank_Level_Parallism = 4.268818
Bank_Level_Parallism_Col = 4.028399
Bank_Level_Parallism_Ready = 1.986049
write_to_read_ratio_blp_rw_average = 0.581244
GrpLevelPara = 2.839337 

BW Util details:
bwutil = 0.263829 
total_CMD = 827812 
util_bw = 218401 
Wasted_Col = 56777 
Wasted_Row = 7444 
Idle = 545190 

BW Util Bottlenecks: 
RCDc_limit = 8459 
RCDWRc_limit = 8527 
WTRc_limit = 44665 
RTWc_limit = 33370 
CCDLc_limit = 54154 
rwq = 0 
CCDLc_limit_alone = 42162 
WTRc_limit_alone = 35340 
RTWc_limit_alone = 30703 

Commands details: 
total_CMD = 827812 
n_nop = 606333 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 176745 
n_act = 5364 
n_pre = 5348 
n_ref = 0 
n_req = 111419 
total_req = 218401 

Dual Bus Interface Util: 
issued_total_row = 10712 
issued_total_col = 218401 
Row_Bus_Util =  0.012940 
CoL_Bus_Util = 0.263829 
Either_Row_CoL_Bus_Util = 0.267547 
Issued_on_Two_Bus_Simul_Util = 0.009222 
issued_two_Eff = 0.034468 
queue_avg = 12.843271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8433
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=605797 n_act=5491 n_pre=5475 n_ref_event=0 n_req=111676 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=177189 bw_util=0.2644
n_activity=308033 dram_eff=0.7105
bk0: 2560a 760679i bk1: 2560a 757321i bk2: 2560a 761231i bk3: 2560a 762283i bk4: 2560a 760440i bk5: 2560a 758032i bk6: 2560a 760123i bk7: 2560a 754638i bk8: 2608a 761855i bk9: 2608a 757170i bk10: 2688a 760599i bk11: 2688a 759968i bk12: 2672a 764094i bk13: 2664a 759900i bk14: 2624a 755726i bk15: 2624a 753982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950831
Row_Buffer_Locality_read = 0.958445
Row_Buffer_Locality_write = 0.946301
Bank_Level_Parallism = 4.252764
Bank_Level_Parallism_Col = 4.007659
Bank_Level_Parallism_Ready = 1.966332
write_to_read_ratio_blp_rw_average = 0.583021
GrpLevelPara = 2.806468 

BW Util details:
bwutil = 0.264366 
total_CMD = 827812 
util_bw = 218845 
Wasted_Col = 57765 
Wasted_Row = 7588 
Idle = 543614 

BW Util Bottlenecks: 
RCDc_limit = 9340 
RCDWRc_limit = 8263 
WTRc_limit = 44851 
RTWc_limit = 34155 
CCDLc_limit = 54708 
rwq = 0 
CCDLc_limit_alone = 42769 
WTRc_limit_alone = 35735 
RTWc_limit_alone = 31332 

Commands details: 
total_CMD = 827812 
n_nop = 605797 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 177189 
n_act = 5491 
n_pre = 5475 
n_ref = 0 
n_req = 111676 
total_req = 218845 

Dual Bus Interface Util: 
issued_total_row = 10966 
issued_total_col = 218845 
Row_Bus_Util =  0.013247 
CoL_Bus_Util = 0.264366 
Either_Row_CoL_Bus_Util = 0.268195 
Issued_on_Two_Bus_Simul_Util = 0.009418 
issued_two_Eff = 0.035115 
queue_avg = 12.713963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.714
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=605431 n_act=5622 n_pre=5606 n_ref_event=0 n_req=111704 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=177289 bw_util=0.2645
n_activity=312377 dram_eff=0.7009
bk0: 2560a 760812i bk1: 2560a 757265i bk2: 2560a 757960i bk3: 2560a 762934i bk4: 2560a 761808i bk5: 2560a 757592i bk6: 2560a 759511i bk7: 2560a 755443i bk8: 2608a 758585i bk9: 2608a 757298i bk10: 2688a 762308i bk11: 2688a 757317i bk12: 2672a 760790i bk13: 2664a 760926i bk14: 2624a 753737i bk15: 2624a 752452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949671
Row_Buffer_Locality_read = 0.955421
Row_Buffer_Locality_write = 0.946251
Bank_Level_Parallism = 4.232027
Bank_Level_Parallism_Col = 4.016930
Bank_Level_Parallism_Ready = 2.007472
write_to_read_ratio_blp_rw_average = 0.582102
GrpLevelPara = 2.806887 

BW Util details:
bwutil = 0.264486 
total_CMD = 827812 
util_bw = 218945 
Wasted_Col = 59689 
Wasted_Row = 9634 
Idle = 539544 

BW Util Bottlenecks: 
RCDc_limit = 11464 
RCDWRc_limit = 8241 
WTRc_limit = 46553 
RTWc_limit = 32217 
CCDLc_limit = 55254 
rwq = 0 
CCDLc_limit_alone = 43147 
WTRc_limit_alone = 37196 
RTWc_limit_alone = 29467 

Commands details: 
total_CMD = 827812 
n_nop = 605431 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 177289 
n_act = 5622 
n_pre = 5606 
n_ref = 0 
n_req = 111704 
total_req = 218945 

Dual Bus Interface Util: 
issued_total_row = 11228 
issued_total_col = 218945 
Row_Bus_Util =  0.013563 
CoL_Bus_Util = 0.264486 
Either_Row_CoL_Bus_Util = 0.268637 
Issued_on_Two_Bus_Simul_Util = 0.009413 
issued_two_Eff = 0.035039 
queue_avg = 12.857429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8574
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=498551 n_act=5771 n_pre=5755 n_ref_event=0 n_req=157830 n_rd=41650 n_rd_L2_A=0 n_write=0 n_wr_bk=284338 bw_util=0.3938
n_activity=516557 dram_eff=0.6311
bk0: 2560a 750153i bk1: 2560a 742747i bk2: 2560a 586425i bk3: 2560a 750840i bk4: 2560a 748700i bk5: 2560a 748456i bk6: 2560a 749985i bk7: 2560a 747522i bk8: 2608a 748136i bk9: 2608a 748961i bk10: 2682a 744323i bk11: 2688a 744553i bk12: 2672a 749449i bk13: 2664a 748857i bk14: 2624a 740870i bk15: 2624a 738380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963435
Row_Buffer_Locality_read = 0.954718
Row_Buffer_Locality_write = 0.966560
Bank_Level_Parallism = 3.262027
Bank_Level_Parallism_Col = 3.092175
Bank_Level_Parallism_Ready = 1.671313
write_to_read_ratio_blp_rw_average = 0.668778
GrpLevelPara = 2.313198 

BW Util details:
bwutil = 0.393795 
total_CMD = 827812 
util_bw = 325988 
Wasted_Col = 162048 
Wasted_Row = 6891 
Idle = 332885 

BW Util Bottlenecks: 
RCDc_limit = 9231 
RCDWRc_limit = 9269 
WTRc_limit = 131256 
RTWc_limit = 37210 
CCDLc_limit = 171236 
rwq = 0 
CCDLc_limit_alone = 141917 
WTRc_limit_alone = 104836 
RTWc_limit_alone = 34311 

Commands details: 
total_CMD = 827812 
n_nop = 498551 
Read = 41650 
Write = 0 
L2_Alloc = 0 
L2_WB = 284338 
n_act = 5771 
n_pre = 5755 
n_ref = 0 
n_req = 157830 
total_req = 325988 

Dual Bus Interface Util: 
issued_total_row = 11526 
issued_total_col = 325988 
Row_Bus_Util =  0.013923 
CoL_Bus_Util = 0.393795 
Either_Row_CoL_Bus_Util = 0.397749 
Issued_on_Two_Bus_Simul_Util = 0.009970 
issued_two_Eff = 0.025065 
queue_avg = 17.819702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8197
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=473737 n_act=5629 n_pre=5613 n_ref_event=0 n_req=165462 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=309373 bw_util=0.424
n_activity=557678 dram_eff=0.6294
bk0: 2560a 740701i bk1: 2560a 739906i bk2: 2560a 542173i bk3: 2560a 747917i bk4: 2560a 743587i bk5: 2560a 743620i bk6: 2560a 736805i bk7: 2560a 731041i bk8: 2608a 737773i bk9: 2608a 741251i bk10: 2688a 741743i bk11: 2688a 743725i bk12: 2672a 736439i bk13: 2664a 736818i bk14: 2624a 730330i bk15: 2624a 719960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965980
Row_Buffer_Locality_read = 0.953740
Row_Buffer_Locality_write = 0.970098
Bank_Level_Parallism = 3.312753
Bank_Level_Parallism_Col = 3.159927
Bank_Level_Parallism_Ready = 1.616074
write_to_read_ratio_blp_rw_average = 0.628441
GrpLevelPara = 2.386544 

BW Util details:
bwutil = 0.424044 
total_CMD = 827812 
util_bw = 351029 
Wasted_Col = 185258 
Wasted_Row = 6061 
Idle = 285464 

BW Util Bottlenecks: 
RCDc_limit = 9378 
RCDWRc_limit = 8929 
WTRc_limit = 206942 
RTWc_limit = 36078 
CCDLc_limit = 214355 
rwq = 0 
CCDLc_limit_alone = 166864 
WTRc_limit_alone = 162413 
RTWc_limit_alone = 33116 

Commands details: 
total_CMD = 827812 
n_nop = 473737 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 309373 
n_act = 5629 
n_pre = 5613 
n_ref = 0 
n_req = 165462 
total_req = 351029 

Dual Bus Interface Util: 
issued_total_row = 11242 
issued_total_col = 351029 
Row_Bus_Util =  0.013580 
CoL_Bus_Util = 0.424044 
Either_Row_CoL_Bus_Util = 0.427724 
Issued_on_Two_Bus_Simul_Util = 0.009901 
issued_two_Eff = 0.023148 
queue_avg = 24.691336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6913
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=471506 n_act=5658 n_pre=5642 n_ref_event=0 n_req=169467 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=311507 bw_util=0.4266
n_activity=573866 dram_eff=0.6154
bk0: 2560a 735392i bk1: 2560a 741683i bk2: 2560a 540928i bk3: 2560a 753538i bk4: 2560a 741878i bk5: 2560a 743467i bk6: 2560a 741424i bk7: 2560a 739338i bk8: 2608a 747725i bk9: 2608a 745591i bk10: 2688a 742856i bk11: 2688a 753152i bk12: 2672a 738670i bk13: 2664a 734316i bk14: 2624a 727968i bk15: 2624a 706051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966613
Row_Buffer_Locality_read = 0.953884
Row_Buffer_Locality_write = 0.970762
Bank_Level_Parallism = 3.230796
Bank_Level_Parallism_Col = 3.081582
Bank_Level_Parallism_Ready = 1.599918
write_to_read_ratio_blp_rw_average = 0.641742
GrpLevelPara = 2.351546 

BW Util details:
bwutil = 0.426622 
total_CMD = 827812 
util_bw = 353163 
Wasted_Col = 191528 
Wasted_Row = 6406 
Idle = 276715 

BW Util Bottlenecks: 
RCDc_limit = 9736 
RCDWRc_limit = 9095 
WTRc_limit = 200542 
RTWc_limit = 37495 
CCDLc_limit = 217369 
rwq = 0 
CCDLc_limit_alone = 169816 
WTRc_limit_alone = 155936 
RTWc_limit_alone = 34548 

Commands details: 
total_CMD = 827812 
n_nop = 471506 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 311507 
n_act = 5658 
n_pre = 5642 
n_ref = 0 
n_req = 169467 
total_req = 353163 

Dual Bus Interface Util: 
issued_total_row = 11300 
issued_total_col = 353163 
Row_Bus_Util =  0.013650 
CoL_Bus_Util = 0.426622 
Either_Row_CoL_Bus_Util = 0.430419 
Issued_on_Two_Bus_Simul_Util = 0.009854 
issued_two_Eff = 0.022893 
queue_avg = 24.026108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0261
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=471376 n_act=5397 n_pre=5381 n_ref_event=0 n_req=166287 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=312017 bw_util=0.4272
n_activity=558244 dram_eff=0.6335
bk0: 2560a 730146i bk1: 2560a 736554i bk2: 2560a 538003i bk3: 2560a 729705i bk4: 2560a 731671i bk5: 2560a 736233i bk6: 2560a 738213i bk7: 2560a 730118i bk8: 2608a 737426i bk9: 2608a 738191i bk10: 2688a 750609i bk11: 2688a 749069i bk12: 2672a 735893i bk13: 2664a 740516i bk14: 2624a 725607i bk15: 2624a 717038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967544
Row_Buffer_Locality_read = 0.960462
Row_Buffer_Locality_write = 0.969911
Bank_Level_Parallism = 3.396145
Bank_Level_Parallism_Col = 3.243839
Bank_Level_Parallism_Ready = 1.637476
write_to_read_ratio_blp_rw_average = 0.639329
GrpLevelPara = 2.438101 

BW Util details:
bwutil = 0.427238 
total_CMD = 827812 
util_bw = 353673 
Wasted_Col = 184914 
Wasted_Row = 5055 
Idle = 284170 

BW Util Bottlenecks: 
RCDc_limit = 7016 
RCDWRc_limit = 9040 
WTRc_limit = 225587 
RTWc_limit = 34541 
CCDLc_limit = 212601 
rwq = 0 
CCDLc_limit_alone = 168132 
WTRc_limit_alone = 183792 
RTWc_limit_alone = 31867 

Commands details: 
total_CMD = 827812 
n_nop = 471376 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 312017 
n_act = 5397 
n_pre = 5381 
n_ref = 0 
n_req = 166287 
total_req = 353673 

Dual Bus Interface Util: 
issued_total_row = 10778 
issued_total_col = 353673 
Row_Bus_Util =  0.013020 
CoL_Bus_Util = 0.427238 
Either_Row_CoL_Bus_Util = 0.430576 
Issued_on_Two_Bus_Simul_Util = 0.009682 
issued_two_Eff = 0.022487 
queue_avg = 24.401096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4011
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827812 n_nop=468312 n_act=5411 n_pre=5395 n_ref_event=0 n_req=170701 n_rd=41653 n_rd_L2_A=0 n_write=0 n_wr_bk=315067 bw_util=0.4309
n_activity=576188 dram_eff=0.6191
bk0: 2560a 743978i bk1: 2560a 741470i bk2: 2560a 535501i bk3: 2560a 741308i bk4: 2560a 740995i bk5: 2560a 732603i bk6: 2560a 737783i bk7: 2560a 734817i bk8: 2608a 740219i bk9: 2608a 737957i bk10: 2688a 751471i bk11: 2688a 751155i bk12: 2673a 745584i bk13: 2664a 742291i bk14: 2624a 731423i bk15: 2620a 729966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968301
Row_Buffer_Locality_read = 0.959859
Row_Buffer_Locality_write = 0.971026
Bank_Level_Parallism = 3.211921
Bank_Level_Parallism_Col = 3.058819
Bank_Level_Parallism_Ready = 1.633256
write_to_read_ratio_blp_rw_average = 0.664255
GrpLevelPara = 2.305563 

BW Util details:
bwutil = 0.430919 
total_CMD = 827812 
util_bw = 356720 
Wasted_Col = 191472 
Wasted_Row = 5113 
Idle = 274507 

BW Util Bottlenecks: 
RCDc_limit = 7342 
RCDWRc_limit = 9192 
WTRc_limit = 188174 
RTWc_limit = 38532 
CCDLc_limit = 210010 
rwq = 0 
CCDLc_limit_alone = 170543 
WTRc_limit_alone = 151734 
RTWc_limit_alone = 35505 

Commands details: 
total_CMD = 827812 
n_nop = 468312 
Read = 41653 
Write = 0 
L2_Alloc = 0 
L2_WB = 315067 
n_act = 5411 
n_pre = 5395 
n_ref = 0 
n_req = 170701 
total_req = 356720 

Dual Bus Interface Util: 
issued_total_row = 10806 
issued_total_col = 356720 
Row_Bus_Util =  0.013054 
CoL_Bus_Util = 0.430919 
Either_Row_CoL_Bus_Util = 0.434277 
Issued_on_Two_Bus_Simul_Util = 0.009695 
issued_two_Eff = 0.022325 
queue_avg = 23.247059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2471

========= L2 cache stats =========
L2_cache_bank[0]: Access = 245333, Miss = 95567, Miss_rate = 0.390, Pending_hits = 177, Reservation_fails = 51200
L2_cache_bank[1]: Access = 271694, Miss = 108682, Miss_rate = 0.400, Pending_hits = 174, Reservation_fails = 27514
L2_cache_bank[2]: Access = 271687, Miss = 108204, Miss_rate = 0.398, Pending_hits = 177, Reservation_fails = 46471
L2_cache_bank[3]: Access = 283016, Miss = 114040, Miss_rate = 0.403, Pending_hits = 195, Reservation_fails = 34377
L2_cache_bank[4]: Access = 283021, Miss = 113687, Miss_rate = 0.402, Pending_hits = 180, Reservation_fails = 47853
L2_cache_bank[5]: Access = 271693, Miss = 108609, Miss_rate = 0.400, Pending_hits = 177, Reservation_fails = 27855
L2_cache_bank[6]: Access = 271691, Miss = 108513, Miss_rate = 0.399, Pending_hits = 182, Reservation_fails = 37124
L2_cache_bank[7]: Access = 283013, Miss = 114523, Miss_rate = 0.405, Pending_hits = 190, Reservation_fails = 72197
L2_cache_bank[8]: Access = 283022, Miss = 114237, Miss_rate = 0.404, Pending_hits = 178, Reservation_fails = 44110
L2_cache_bank[9]: Access = 271695, Miss = 108081, Miss_rate = 0.398, Pending_hits = 180, Reservation_fails = 30952
L2_cache_bank[10]: Access = 271689, Miss = 108849, Miss_rate = 0.401, Pending_hits = 207, Reservation_fails = 55696
L2_cache_bank[11]: Access = 283016, Miss = 113712, Miss_rate = 0.402, Pending_hits = 177, Reservation_fails = 35733
L2_cache_bank[12]: Access = 283018, Miss = 113957, Miss_rate = 0.403, Pending_hits = 181, Reservation_fails = 35839
L2_cache_bank[13]: Access = 271632, Miss = 108445, Miss_rate = 0.399, Pending_hits = 167, Reservation_fails = 24524
L2_cache_bank[14]: Access = 271694, Miss = 108438, Miss_rate = 0.399, Pending_hits = 187, Reservation_fails = 39094
L2_cache_bank[15]: Access = 282947, Miss = 113997, Miss_rate = 0.403, Pending_hits = 184, Reservation_fails = 42541
L2_cache_bank[16]: Access = 283022, Miss = 114020, Miss_rate = 0.403, Pending_hits = 181, Reservation_fails = 31743
L2_cache_bank[17]: Access = 271628, Miss = 108592, Miss_rate = 0.400, Pending_hits = 164, Reservation_fails = 28975
L2_cache_bank[18]: Access = 271691, Miss = 107819, Miss_rate = 0.397, Pending_hits = 195, Reservation_fails = 40577
L2_cache_bank[19]: Access = 282952, Miss = 114273, Miss_rate = 0.404, Pending_hits = 194, Reservation_fails = 48819
L2_cache_bank[20]: Access = 283021, Miss = 113527, Miss_rate = 0.401, Pending_hits = 190, Reservation_fails = 33448
L2_cache_bank[21]: Access = 271627, Miss = 108253, Miss_rate = 0.399, Pending_hits = 178, Reservation_fails = 32393
L2_cache_bank[22]: Access = 271632, Miss = 107900, Miss_rate = 0.397, Pending_hits = 163, Reservation_fails = 22890
L2_cache_bank[23]: Access = 143257, Miss = 44098, Miss_rate = 0.308, Pending_hits = 171, Reservation_fails = 33815
L2_cache_bank[24]: Access = 282949, Miss = 113759, Miss_rate = 0.402, Pending_hits = 185, Reservation_fails = 26051
L2_cache_bank[25]: Access = 105676, Miss = 24868, Miss_rate = 0.235, Pending_hits = 169, Reservation_fails = 19026
L2_cache_bank[26]: Access = 271628, Miss = 108169, Miss_rate = 0.398, Pending_hits = 149, Reservation_fails = 21577
L2_cache_bank[27]: Access = 105677, Miss = 24915, Miss_rate = 0.236, Pending_hits = 151, Reservation_fails = 21741
L2_cache_bank[28]: Access = 282951, Miss = 114038, Miss_rate = 0.403, Pending_hits = 174, Reservation_fails = 16013
L2_cache_bank[29]: Access = 105675, Miss = 24987, Miss_rate = 0.236, Pending_hits = 176, Reservation_fails = 24963
L2_cache_bank[30]: Access = 271630, Miss = 108199, Miss_rate = 0.398, Pending_hits = 154, Reservation_fails = 17564
L2_cache_bank[31]: Access = 105676, Miss = 24929, Miss_rate = 0.236, Pending_hits = 187, Reservation_fails = 20490
L2_cache_bank[32]: Access = 143261, Miss = 43845, Miss_rate = 0.306, Pending_hits = 151, Reservation_fails = 5055
L2_cache_bank[33]: Access = 105676, Miss = 25140, Miss_rate = 0.238, Pending_hits = 158, Reservation_fails = 9667
L2_cache_bank[34]: Access = 105675, Miss = 25173, Miss_rate = 0.238, Pending_hits = 87, Reservation_fails = 2230
L2_cache_bank[35]: Access = 105679, Miss = 25204, Miss_rate = 0.238, Pending_hits = 111, Reservation_fails = 2816
L2_cache_bank[36]: Access = 105673, Miss = 25389, Miss_rate = 0.240, Pending_hits = 98, Reservation_fails = 2777
L2_cache_bank[37]: Access = 105678, Miss = 25501, Miss_rate = 0.241, Pending_hits = 94, Reservation_fails = 5766
L2_cache_bank[38]: Access = 105676, Miss = 25413, Miss_rate = 0.240, Pending_hits = 116, Reservation_fails = 5727
L2_cache_bank[39]: Access = 105679, Miss = 25591, Miss_rate = 0.242, Pending_hits = 96, Reservation_fails = 2657
L2_cache_bank[40]: Access = 105673, Miss = 25013, Miss_rate = 0.237, Pending_hits = 96, Reservation_fails = 6711
L2_cache_bank[41]: Access = 105678, Miss = 24651, Miss_rate = 0.233, Pending_hits = 91, Reservation_fails = 5713
L2_cache_bank[42]: Access = 105679, Miss = 24945, Miss_rate = 0.236, Pending_hits = 96, Reservation_fails = 2155
L2_cache_bank[43]: Access = 105675, Miss = 24724, Miss_rate = 0.234, Pending_hits = 114, Reservation_fails = 4642
L2_cache_bank[44]: Access = 105677, Miss = 25313, Miss_rate = 0.240, Pending_hits = 99, Reservation_fails = 5811
L2_cache_bank[45]: Access = 105646, Miss = 25402, Miss_rate = 0.240, Pending_hits = 106, Reservation_fails = 4918
L2_cache_bank[46]: Access = 105674, Miss = 25234, Miss_rate = 0.239, Pending_hits = 102, Reservation_fails = 8502
L2_cache_bank[47]: Access = 105792, Miss = 25458, Miss_rate = 0.241, Pending_hits = 130, Reservation_fails = 4469
L2_cache_bank[48]: Access = 105676, Miss = 25238, Miss_rate = 0.239, Pending_hits = 111, Reservation_fails = 6114
L2_cache_bank[49]: Access = 105789, Miss = 25305, Miss_rate = 0.239, Pending_hits = 127, Reservation_fails = 7347
L2_cache_bank[50]: Access = 105680, Miss = 24810, Miss_rate = 0.235, Pending_hits = 106, Reservation_fails = 4193
L2_cache_bank[51]: Access = 105787, Miss = 24948, Miss_rate = 0.236, Pending_hits = 116, Reservation_fails = 2608
L2_cache_bank[52]: Access = 105678, Miss = 24987, Miss_rate = 0.236, Pending_hits = 113, Reservation_fails = 6366
L2_cache_bank[53]: Access = 105787, Miss = 25362, Miss_rate = 0.240, Pending_hits = 128, Reservation_fails = 5702
L2_cache_bank[54]: Access = 245386, Miss = 94935, Miss_rate = 0.387, Pending_hits = 172, Reservation_fails = 18918
L2_cache_bank[55]: Access = 105788, Miss = 25518, Miss_rate = 0.241, Pending_hits = 176, Reservation_fails = 17886
L2_cache_bank[56]: Access = 271696, Miss = 107880, Miss_rate = 0.397, Pending_hits = 157, Reservation_fails = 22232
L2_cache_bank[57]: Access = 105785, Miss = 24889, Miss_rate = 0.235, Pending_hits = 160, Reservation_fails = 33586
L2_cache_bank[58]: Access = 283017, Miss = 113581, Miss_rate = 0.401, Pending_hits = 178, Reservation_fails = 22057
L2_cache_bank[59]: Access = 105790, Miss = 24935, Miss_rate = 0.236, Pending_hits = 183, Reservation_fails = 44757
L2_cache_bank[60]: Access = 271692, Miss = 108092, Miss_rate = 0.398, Pending_hits = 171, Reservation_fails = 19334
L2_cache_bank[61]: Access = 105790, Miss = 25095, Miss_rate = 0.237, Pending_hits = 197, Reservation_fails = 28460
L2_cache_bank[62]: Access = 283019, Miss = 113742, Miss_rate = 0.402, Pending_hits = 187, Reservation_fails = 21755
L2_cache_bank[63]: Access = 105689, Miss = 25011, Miss_rate = 0.237, Pending_hits = 183, Reservation_fails = 24102
L2_total_cache_accesses = 12257093
L2_total_cache_misses = 4360211
L2_total_cache_miss_rate = 0.3557
L2_total_cache_pending_hits = 9904
L2_total_cache_reservation_fails = 1458198
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1458198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 999867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7860809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20089
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3006966
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369229
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10887864
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 202148
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1256050
L2_cache_data_port_util = 0.181
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=12257093
icnt_total_pkts_simt_to_mem=12257093
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12257093
Req_Network_cycles = 1102452
Req_Network_injected_packets_per_cycle =      11.1180 
Req_Network_conflicts_per_cycle =      22.3778
Req_Network_conflicts_per_cycle_util =      23.5786
Req_Bank_Level_Parallism =      11.7146
Req_Network_in_buffer_full_per_cycle =       4.6087
Req_Network_in_buffer_avg_util =      75.4021
Req_Network_out_buffer_full_per_cycle =       0.3872
Req_Network_out_buffer_avg_util =      27.1236

Reply_Network_injected_packets_num = 12257093
Reply_Network_cycles = 1102452
Reply_Network_injected_packets_per_cycle =       11.1180
Reply_Network_conflicts_per_cycle =        5.4217
Reply_Network_conflicts_per_cycle_util =       5.7303
Reply_Bank_Level_Parallism =      11.7507
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0762
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1390
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 37 min, 24 sec (13044 sec)
gpgpu_simulation_rate = 288596 (inst/sec)
gpgpu_simulation_rate = 84 (cycle/sec)
gpgpu_silicon_slowdown = 13476190x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
