#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May  8 11:48:29 2025
# Process ID         : 5592
# Current directory  : /home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/6.2
# Command line       : vivado Progetto/project_6.2.xpr
# Log file           : /home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/6.2/vivado.log
# Journal file       : /home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/6.2/vivado.jou
# Running On         : cesare-desktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 7600X 6-Core Processor
# CPU Frequency      : 4359.745 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 32792 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41382 MB
# Available Virtual  : 37332 MB
#-----------------------------------------------------------
start_gui
open_project Progetto/project_6.2.xpr
update_compile_order -fileset sources_1
synth_design -top PO_PC_fpga -part xc7a100tcsg324-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/6.2/Codice/fgpa_tb.vhd w ]
add_files -fileset sim_1 /home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/6.2/Codice/fgpa_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source fgpa_tb.tcl
close_sim
