Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 12:30:18 2024
| Host         : eecs-digital-30 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 render/lam/pipe_normal/valid_pipe_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 1.214ns (14.491%)  route 7.164ns (85.509%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 11.531 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.809    -2.238    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -6.159 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.141    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.045 r  wizard_hdmi/clkout1_buf/O
                         net (fo=40229, routed)       1.802    -2.243    render/lam/pipe_normal/clk_pixel
    SLICE_X65Y155        FDRE                                         r  render/lam/pipe_normal/valid_pipe_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.419    -1.824 r  render/lam/pipe_normal/valid_pipe_reg[11]/Q
                         net (fo=12, routed)          2.168     0.344    render/lam/dot/pipe_normal_valid
    SLICE_X16Y159        LUT2 (Prop_lut2_I1_O)        0.299     0.643 f  render/lam/dot/add_1_i_2/O
                         net (fo=304, routed)         2.715     3.358    render/hp/normal/add_3/inst/i_synth/i_nd_to_rdy/m_axis_result_tready
    SLICE_X80Y150        LUT2 (Prop_lut2_I0_O)        0.124     3.482 f  render/hp/normal/add_3/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe[11][0]_i_1/O
                         net (fo=360, routed)         1.140     4.623    render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/ce_internal_core
    SLICE_X86Y146        LUT3 (Prop_lut3_I0_O)        0.124     4.747 f  render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1/O
                         net (fo=34, routed)          0.484     5.231    render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in
    SLICE_X86Y146        LUT6 (Prop_lut6_I5_O)        0.124     5.355 f  render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_valid_i_1/O
                         net (fo=4, routed)           0.657     6.011    render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_valid_nxt
    SLICE_X86Y146        LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_i_1/O
                         net (fo=1, routed)           0.000     6.135    render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_ready_nxt
    SLICE_X86Y146        FDRE                                         r  render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.060    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     8.204 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     9.838    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.929 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.683    11.612    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.918 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.841    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.932 r  wizard_hdmi/clkout1_buf/O
                         net (fo=40229, routed)       1.599    11.531    render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X86Y146        FDRE                                         r  render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg/C
                         clock pessimism             -0.503    11.029    
                         clock uncertainty           -0.210    10.819    
    SLICE_X86Y146        FDRE (Setup_fdre_C_D)        0.029    10.848    render/hp/normal/add_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  4.713    




