============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 04 2023  01:48:34 pm
  Module:                 recv_top
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock clk)                 launch                                  0 R 
payload_length_reg[0]/CLK                             0             0 R 
payload_length_reg[0]/Q     DFFSNQ_X1       4  3.5    6   +16      16 F 
g10124/A2                                                  +0      16   
g10124/Z                    OR2_X1          3  2.5    5    +8      24 F 
g10105/A1                                                  +0      24   
g10105/ZN                   NOR2_X1         2  2.1    7    +6      30 R 
g10104/I                                                   +0      30   
g10104/ZN                   INV_X1          2  1.6    4    +4      33 F 
g10016/A1                                                  +0      33   
g10016/ZN                   NOR2_X1         2  2.1    7    +5      39 R 
g10015/I                                                   +0      39   
g10015/ZN                   INV_X1          2  1.6    4    +4      42 F 
g9972/A1                                                   +0      42   
g9972/ZN                    NOR2_X1         2  2.1    7    +5      48 R 
g9971/I                                                    +0      48   
g9971/ZN                    INV_X1          2  1.6    4    +4      51 F 
g9921/A1                                                   +0      51   
g9921/ZN                    NOR2_X1         2  2.1    7    +5      57 R 
g9920/I                                                    +0      57   
g9920/ZN                    INV_X1          2  1.6    4    +4      60 F 
g9870/A1                                                   +0      60   
g9870/ZN                    NOR2_X1         2  2.1    7    +5      66 R 
g9869/I                                                    +0      66   
g9869/ZN                    INV_X1          2  1.6    4    +4      69 F 
g9821/A1                                                   +0      69   
g9821/ZN                    NOR2_X1         2  2.1    7    +5      75 R 
g9820/I                                                    +0      75   
g9820/ZN                    INV_X1          2  1.6    4    +4      78 F 
g9753/A1                                                   +0      78   
g9753/ZN                    NOR2_X1         2  2.1    7    +5      84 R 
g9752/I                                                    +0      84   
g9752/ZN                    INV_X1          2  1.6    4    +4      87 F 
g9741/A1                                                   +0      87   
g9741/ZN                    NOR2_X1         2  2.1    7    +5      93 R 
g9740/I                                                    +0      93   
g9740/ZN                    INV_X1          2  1.6    4    +4      96 F 
g9725/A1                                                   +0      96   
g9725/ZN                    NOR2_X1         2  2.1    7    +5     102 R 
g9724/I                                                    +0     102   
g9724/ZN                    INV_X1          2  1.6    4    +4     105 F 
g9707/A1                                                   +0     105   
g9707/ZN                    NOR2_X1         2  1.9    6    +5     110 R 
g9694/B                                                    +0     110   
g9694/CO                    HA_X1           3  3.6    8   +12     122 R 
g9693/I                                                    +0     122   
g9693/ZN                    INV_X1          1  0.8    3    +3     125 F 
g9689/A1                                                   +0     125   
g9689/ZN                    NOR2_X1         2  2.0    7    +5     130 R 
g9677/B                                                    +0     130   
g9677/CO                    HA_X1           1  1.5    4    +9     139 R 
g9674/A1                                                   +0     139   
g9674/ZN                    XNOR2_X1        2  1.7    4   +10     149 F 
g9672/A1                                                   +0     149   
g9672/ZN                    NOR2_X1         3  3.3   10    +7     156 R 
g9669/A1                                                   +0     156   
g9669/ZN                    NOR4_X1         2  1.7    5    +5     161 F 
g9666/A1                                                   +0     161   
g9666/ZN                    AOI22_X1        1  0.9    6    +5     166 R 
g9665/A2                                                   +0     166   
g9665/ZN                    NAND4_X1        1  0.9    7    +6     171 F 
g9664/A1                                                   +0     171   
g9664/ZN                    NAND4_X1        1  1.0    5    +4     176 R 
g9663/A2                                                   +0     176   
g9663/ZN                    NOR2_X1         2  2.3    5    +4     180 F 
g9661/A1                                                   +0     180   
g9661/Z                     XOR2_X1         1  0.9    4    +7     187 F 
g9659/A3                                                   +0     187   
g9659/Z                     OR4_X1         16 14.4   22   +22     209 F 
g9656/B                                                    +0     209   
g9656/ZN                    AOI21_X1        1  0.6    7    +8     217 R 
state_counter_reg[1]/D      DFFSNQ_X1                      +0     217   
state_counter_reg[1]/CLK    setup                     0    +9     226 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                              1000 R 
------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     774ps 
Start-point  : payload_length_reg[0]/CLK
End-point    : state_counter_reg[1]/D
