--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml sine_wave_notes.twx sine_wave_notes.ncd -o
sine_wave_notes.twr sine_wave_notes.pcf -ucf nexys.ucf

Design file:              sine_wave_notes.ncd
Physical constraint file: sine_wave_notes.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: ts_clk = PERIOD TIMEGRP "tnm_clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1657404 paths analyzed, 314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.682ns.
--------------------------------------------------------------------------------

Paths for end point x_note_length_counter/is_mute (SLICE_X42Y20.CIN), 1101032 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_1 (FF)
  Destination:          x_note_length_counter/is_mute (FF)
  Requirement:          40.000ns
  Data Path Delay:      21.682ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_1 to x_note_length_counter/is_mute
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.YQ      Tcko                  0.720   note_length_in_twelfths<1>
                                                       note_length_in_twelfths_1
    MULT18X18_X1Y2.B1    net (fanout=2)        2.445   note_length_in_twelfths<1>
    MULT18X18_X1Y2.P19   Tmult                 4.001   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X51Y21.F1      net (fanout=1)        1.525   x_note_length_counter/Mmult_n0023_submult_0_19
    SLICE_X51Y21.COUT    Topcyf                1.027   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.Y       Tciny                 0.923   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<22>
    SLICE_X41Y14.G1      net (fanout=8)        2.341   x_note_length_counter/n0023<22>
    SLICE_X41Y14.COUT    Topcyg                1.039   x_note_length_counter/n0045[27:0]<20>
                                                       x_note_length_counter/Madd_n0045[27:0]_lut<21>
                                                       x_note_length_counter/Madd_n0045[27:0]_cy<21>
    SLICE_X41Y15.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0045[27:0]_cy<21>
    SLICE_X41Y15.COUT    Tbyp                  0.128   x_note_length_counter/n0045[27:0]<22>
                                                       x_note_length_counter/Madd_n0045[27:0]_cy<22>
                                                       x_note_length_counter/Madd_n0045[27:0]_cy<23>
    SLICE_X41Y16.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0045[27:0]_cy<23>
    SLICE_X41Y16.X       Tcinx                 0.904   x_note_length_counter/n0045[27:0]<24>
                                                       x_note_length_counter/Madd_n0045[27:0]_xor<24>
    SLICE_X40Y16.F2      net (fanout=1)        0.528   x_note_length_counter/n0045[27:0]<24>
    SLICE_X40Y16.COUT    Topcyf                1.084   x_note_length_counter/n0036<24>
                                                       x_note_length_counter/Madd_n0036_lut<24>
                                                       x_note_length_counter/Madd_n0036_cy<24>
                                                       x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X40Y17.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X40Y17.X       Tcinx                 0.904   x_note_length_counter/n0036<26>
                                                       x_note_length_counter/Madd_n0036_xor<26>
    SLICE_X41Y18.F4      net (fanout=2)        0.357   x_note_length_counter/n0036<26>
    SLICE_X41Y18.X       Tilo                  0.551   x_note_length_counter/n0025<26>
                                                       x_note_length_counter/Mmux_n0025191
    SLICE_X42Y19.BX      net (fanout=1)        1.313   x_note_length_counter/n0025<26>
    SLICE_X42Y19.COUT    Tbxcy                 0.906   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<26>
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X42Y20.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X42Y20.CLK     Tcinck                0.986   x_note_length_counter/is_mute
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>_rt
                                                       x_note_length_counter/is_mute
    -------------------------------------------------  ---------------------------
    Total                                     21.682ns (13.173ns logic, 8.509ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_1 (FF)
  Destination:          x_note_length_counter/is_mute (FF)
  Requirement:          40.000ns
  Data Path Delay:      21.674ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_1 to x_note_length_counter/is_mute
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.YQ      Tcko                  0.720   note_length_in_twelfths<1>
                                                       note_length_in_twelfths_1
    MULT18X18_X1Y2.B1    net (fanout=2)        2.445   note_length_in_twelfths<1>
    MULT18X18_X1Y2.P19   Tmult                 4.001   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X51Y21.F1      net (fanout=1)        1.525   x_note_length_counter/Mmult_n0023_submult_0_19
    SLICE_X51Y21.COUT    Topcyf                1.027   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.Y       Tciny                 0.923   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<22>
    SLICE_X41Y14.G1      net (fanout=8)        2.341   x_note_length_counter/n0023<22>
    SLICE_X41Y14.COUT    Topcyg                1.039   x_note_length_counter/n0045[27:0]<20>
                                                       x_note_length_counter/Madd_n0045[27:0]_lut<21>
                                                       x_note_length_counter/Madd_n0045[27:0]_cy<21>
    SLICE_X41Y15.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0045[27:0]_cy<21>
    SLICE_X41Y15.X       Tcinx                 0.904   x_note_length_counter/n0045[27:0]<22>
                                                       x_note_length_counter/Madd_n0045[27:0]_xor<22>
    SLICE_X40Y15.F2      net (fanout=1)        0.528   x_note_length_counter/n0045[27:0]<22>
    SLICE_X40Y15.COUT    Topcyf                1.084   x_note_length_counter/n0036<22>
                                                       x_note_length_counter/Madd_n0036_lut<22>
                                                       x_note_length_counter/Madd_n0036_cy<22>
                                                       x_note_length_counter/Madd_n0036_cy<23>
    SLICE_X40Y16.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<23>
    SLICE_X40Y16.COUT    Tbyp                  0.120   x_note_length_counter/n0036<24>
                                                       x_note_length_counter/Madd_n0036_cy<24>
                                                       x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X40Y17.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X40Y17.X       Tcinx                 0.904   x_note_length_counter/n0036<26>
                                                       x_note_length_counter/Madd_n0036_xor<26>
    SLICE_X41Y18.F4      net (fanout=2)        0.357   x_note_length_counter/n0036<26>
    SLICE_X41Y18.X       Tilo                  0.551   x_note_length_counter/n0025<26>
                                                       x_note_length_counter/Mmux_n0025191
    SLICE_X42Y19.BX      net (fanout=1)        1.313   x_note_length_counter/n0025<26>
    SLICE_X42Y19.COUT    Tbxcy                 0.906   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<26>
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X42Y20.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X42Y20.CLK     Tcinck                0.986   x_note_length_counter/is_mute
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>_rt
                                                       x_note_length_counter/is_mute
    -------------------------------------------------  ---------------------------
    Total                                     21.674ns (13.165ns logic, 8.509ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          x_note_length_counter/is_mute (FF)
  Requirement:          40.000ns
  Data Path Delay:      21.656ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to x_note_length_counter/is_mute
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y2.B5    net (fanout=2)        2.419   note_length_in_twelfths<5>
    MULT18X18_X1Y2.P19   Tmult                 4.001   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X51Y21.F1      net (fanout=1)        1.525   x_note_length_counter/Mmult_n0023_submult_0_19
    SLICE_X51Y21.COUT    Topcyf                1.027   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.Y       Tciny                 0.923   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<22>
    SLICE_X41Y14.G1      net (fanout=8)        2.341   x_note_length_counter/n0023<22>
    SLICE_X41Y14.COUT    Topcyg                1.039   x_note_length_counter/n0045[27:0]<20>
                                                       x_note_length_counter/Madd_n0045[27:0]_lut<21>
                                                       x_note_length_counter/Madd_n0045[27:0]_cy<21>
    SLICE_X41Y15.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0045[27:0]_cy<21>
    SLICE_X41Y15.COUT    Tbyp                  0.128   x_note_length_counter/n0045[27:0]<22>
                                                       x_note_length_counter/Madd_n0045[27:0]_cy<22>
                                                       x_note_length_counter/Madd_n0045[27:0]_cy<23>
    SLICE_X41Y16.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0045[27:0]_cy<23>
    SLICE_X41Y16.X       Tcinx                 0.904   x_note_length_counter/n0045[27:0]<24>
                                                       x_note_length_counter/Madd_n0045[27:0]_xor<24>
    SLICE_X40Y16.F2      net (fanout=1)        0.528   x_note_length_counter/n0045[27:0]<24>
    SLICE_X40Y16.COUT    Topcyf                1.084   x_note_length_counter/n0036<24>
                                                       x_note_length_counter/Madd_n0036_lut<24>
                                                       x_note_length_counter/Madd_n0036_cy<24>
                                                       x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X40Y17.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X40Y17.X       Tcinx                 0.904   x_note_length_counter/n0036<26>
                                                       x_note_length_counter/Madd_n0036_xor<26>
    SLICE_X41Y18.F4      net (fanout=2)        0.357   x_note_length_counter/n0036<26>
    SLICE_X41Y18.X       Tilo                  0.551   x_note_length_counter/n0025<26>
                                                       x_note_length_counter/Mmux_n0025191
    SLICE_X42Y19.BX      net (fanout=1)        1.313   x_note_length_counter/n0025<26>
    SLICE_X42Y19.COUT    Tbxcy                 0.906   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<26>
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X42Y20.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X42Y20.CLK     Tcinck                0.986   x_note_length_counter/is_mute
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>_rt
                                                       x_note_length_counter/is_mute
    -------------------------------------------------  ---------------------------
    Total                                     21.656ns (13.173ns logic, 8.483ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point x_note_length_counter/note_length_partial_4 (SLICE_X37Y12.SR), 18948 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_1 (FF)
  Destination:          x_note_length_counter/note_length_partial_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      20.937ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_1 to x_note_length_counter/note_length_partial_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.YQ      Tcko                  0.720   note_length_in_twelfths<1>
                                                       note_length_in_twelfths_1
    MULT18X18_X1Y2.B1    net (fanout=2)        2.445   note_length_in_twelfths<1>
    MULT18X18_X1Y2.P19   Tmult                 4.001   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X51Y21.F1      net (fanout=1)        1.525   x_note_length_counter/Mmult_n0023_submult_0_19
    SLICE_X51Y21.COUT    Topcyf                1.027   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.X       Tcinx                 0.904   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<21>
    SLICE_X38Y20.G2      net (fanout=8)        2.928   x_note_length_counter/n0023<21>
    SLICE_X38Y20.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<20>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<21>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<21>
    SLICE_X38Y21.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<21>
    SLICE_X38Y21.COUT    Tbyp                  0.120   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X38Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X38Y22.COUT    Tbyp                  0.120   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<25>
    SLICE_X38Y23.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<25>
    SLICE_X38Y23.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<26>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<26>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<27>
    SLICE_X36Y23.G2      net (fanout=1)        0.610   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<27>
    SLICE_X36Y23.COUT    Topcyg                1.096   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_lut<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.COUT    Tbyp                  0.120   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X37Y12.SR      net (fanout=14)       2.276   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X37Y12.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<4>
                                                       x_note_length_counter/note_length_partial_4
    -------------------------------------------------  ---------------------------
    Total                                     20.937ns (11.153ns logic, 9.784ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_1 (FF)
  Destination:          x_note_length_counter/note_length_partial_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      20.930ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_1 to x_note_length_counter/note_length_partial_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.YQ      Tcko                  0.720   note_length_in_twelfths<1>
                                                       note_length_in_twelfths_1
    MULT18X18_X1Y2.B1    net (fanout=2)        2.445   note_length_in_twelfths<1>
    MULT18X18_X1Y2.P19   Tmult                 4.001   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X51Y21.F1      net (fanout=1)        1.525   x_note_length_counter/Mmult_n0023_submult_0_19
    SLICE_X51Y21.COUT    Topcyf                1.027   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.X       Tcinx                 0.904   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<21>
    SLICE_X38Y20.G2      net (fanout=8)        2.928   x_note_length_counter/n0023<21>
    SLICE_X38Y20.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<20>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<21>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<21>
    SLICE_X38Y21.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<21>
    SLICE_X38Y21.COUT    Tbyp                  0.120   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X38Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X38Y22.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<25>
    SLICE_X36Y22.G2      net (fanout=1)        0.603   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<25>
    SLICE_X36Y22.COUT    Topcyg                1.096   x_note_length_counter/Mcompar_n0011_cy<25>
                                                       x_note_length_counter/Mcompar_n0011_lut<25>
                                                       x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X36Y23.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X36Y23.COUT    Tbyp                  0.120   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<26>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.COUT    Tbyp                  0.120   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X37Y12.SR      net (fanout=14)       2.276   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X37Y12.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<4>
                                                       x_note_length_counter/note_length_partial_4
    -------------------------------------------------  ---------------------------
    Total                                     20.930ns (11.153ns logic, 9.777ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_1 (FF)
  Destination:          x_note_length_counter/note_length_partial_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      20.922ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_1 to x_note_length_counter/note_length_partial_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.YQ      Tcko                  0.720   note_length_in_twelfths<1>
                                                       note_length_in_twelfths_1
    MULT18X18_X1Y2.B1    net (fanout=2)        2.445   note_length_in_twelfths<1>
    MULT18X18_X1Y2.P19   Tmult                 4.001   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X51Y21.F1      net (fanout=1)        1.525   x_note_length_counter/Mmult_n0023_submult_0_19
    SLICE_X51Y21.COUT    Topcyf                1.027   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.COUT    Tbyp                  0.128   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X51Y23.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X51Y23.COUT    Tbyp                  0.128   x_note_length_counter/n0023<23>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<23>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<24>
    SLICE_X51Y24.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<24>
    SLICE_X51Y24.X       Tcinx                 0.904   x_note_length_counter/n0023<25>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<25>
    SLICE_X38Y22.G1      net (fanout=8)        2.897   x_note_length_counter/n0023<25>
    SLICE_X38Y22.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<25>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<25>
    SLICE_X38Y23.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<25>
    SLICE_X38Y23.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<26>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<26>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<27>
    SLICE_X36Y23.G2      net (fanout=1)        0.610   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<27>
    SLICE_X36Y23.COUT    Topcyg                1.096   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_lut<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.COUT    Tbyp                  0.120   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X37Y12.SR      net (fanout=14)       2.276   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X37Y12.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<4>
                                                       x_note_length_counter/note_length_partial_4
    -------------------------------------------------  ---------------------------
    Total                                     20.922ns (11.169ns logic, 9.753ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point x_note_length_counter/note_length_partial_5 (SLICE_X37Y12.SR), 18948 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_1 (FF)
  Destination:          x_note_length_counter/note_length_partial_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      20.937ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_1 to x_note_length_counter/note_length_partial_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.YQ      Tcko                  0.720   note_length_in_twelfths<1>
                                                       note_length_in_twelfths_1
    MULT18X18_X1Y2.B1    net (fanout=2)        2.445   note_length_in_twelfths<1>
    MULT18X18_X1Y2.P19   Tmult                 4.001   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X51Y21.F1      net (fanout=1)        1.525   x_note_length_counter/Mmult_n0023_submult_0_19
    SLICE_X51Y21.COUT    Topcyf                1.027   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.X       Tcinx                 0.904   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<21>
    SLICE_X38Y20.G2      net (fanout=8)        2.928   x_note_length_counter/n0023<21>
    SLICE_X38Y20.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<20>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<21>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<21>
    SLICE_X38Y21.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<21>
    SLICE_X38Y21.COUT    Tbyp                  0.120   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X38Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X38Y22.COUT    Tbyp                  0.120   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<25>
    SLICE_X38Y23.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<25>
    SLICE_X38Y23.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<26>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<26>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<27>
    SLICE_X36Y23.G2      net (fanout=1)        0.610   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<27>
    SLICE_X36Y23.COUT    Topcyg                1.096   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_lut<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.COUT    Tbyp                  0.120   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X37Y12.SR      net (fanout=14)       2.276   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X37Y12.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<4>
                                                       x_note_length_counter/note_length_partial_5
    -------------------------------------------------  ---------------------------
    Total                                     20.937ns (11.153ns logic, 9.784ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_1 (FF)
  Destination:          x_note_length_counter/note_length_partial_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      20.930ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_1 to x_note_length_counter/note_length_partial_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.YQ      Tcko                  0.720   note_length_in_twelfths<1>
                                                       note_length_in_twelfths_1
    MULT18X18_X1Y2.B1    net (fanout=2)        2.445   note_length_in_twelfths<1>
    MULT18X18_X1Y2.P19   Tmult                 4.001   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X51Y21.F1      net (fanout=1)        1.525   x_note_length_counter/Mmult_n0023_submult_0_19
    SLICE_X51Y21.COUT    Topcyf                1.027   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.X       Tcinx                 0.904   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<21>
    SLICE_X38Y20.G2      net (fanout=8)        2.928   x_note_length_counter/n0023<21>
    SLICE_X38Y20.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<20>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<21>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<21>
    SLICE_X38Y21.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<21>
    SLICE_X38Y21.COUT    Tbyp                  0.120   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X38Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X38Y22.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<25>
    SLICE_X36Y22.G2      net (fanout=1)        0.603   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<25>
    SLICE_X36Y22.COUT    Topcyg                1.096   x_note_length_counter/Mcompar_n0011_cy<25>
                                                       x_note_length_counter/Mcompar_n0011_lut<25>
                                                       x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X36Y23.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X36Y23.COUT    Tbyp                  0.120   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<26>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.COUT    Tbyp                  0.120   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X37Y12.SR      net (fanout=14)       2.276   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X37Y12.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<4>
                                                       x_note_length_counter/note_length_partial_5
    -------------------------------------------------  ---------------------------
    Total                                     20.930ns (11.153ns logic, 9.777ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_1 (FF)
  Destination:          x_note_length_counter/note_length_partial_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      20.922ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_1 to x_note_length_counter/note_length_partial_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.YQ      Tcko                  0.720   note_length_in_twelfths<1>
                                                       note_length_in_twelfths_1
    MULT18X18_X1Y2.B1    net (fanout=2)        2.445   note_length_in_twelfths<1>
    MULT18X18_X1Y2.P19   Tmult                 4.001   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X51Y21.F1      net (fanout=1)        1.525   x_note_length_counter/Mmult_n0023_submult_0_19
    SLICE_X51Y21.COUT    Topcyf                1.027   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X51Y22.COUT    Tbyp                  0.128   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X51Y23.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X51Y23.COUT    Tbyp                  0.128   x_note_length_counter/n0023<23>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<23>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<24>
    SLICE_X51Y24.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<24>
    SLICE_X51Y24.X       Tcinx                 0.904   x_note_length_counter/n0023<25>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<25>
    SLICE_X38Y22.G1      net (fanout=8)        2.897   x_note_length_counter/n0023<25>
    SLICE_X38Y22.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<25>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<25>
    SLICE_X38Y23.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<25>
    SLICE_X38Y23.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<26>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<26>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<27>
    SLICE_X36Y23.G2      net (fanout=1)        0.610   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<27>
    SLICE_X36Y23.COUT    Topcyg                1.096   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_lut<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X36Y24.COUT    Tbyp                  0.120   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X37Y12.SR      net (fanout=14)       2.276   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X37Y12.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<4>
                                                       x_note_length_counter/note_length_partial_5
    -------------------------------------------------  ---------------------------
    Total                                     20.922ns (11.169ns logic, 9.753ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Hold Paths: ts_clk = PERIOD TIMEGRP "tnm_clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mmult_n0055 (MULT18X18_X1Y6.A0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               base_note_cc_0 (FF)
  Destination:          Mmult_n0055 (MULT)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: base_note_cc_0 to Mmult_n0055
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.YQ      Tcko                  0.576   base_note_cc<1>
                                                       base_note_cc_0
    MULT18X18_X1Y6.A0    net (fanout=1)        0.277   base_note_cc<0>
    MULT18X18_X1Y6.CLK   Tmulckid    (-Th)     0.000   Mmult_n0055
                                                       Mmult_n0055
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.576ns logic, 0.277ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Paths for end point Mmult_n0055 (MULT18X18_X1Y6.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               base_note_cc_1 (FF)
  Destination:          Mmult_n0055 (MULT)
  Requirement:          0.000ns
  Data Path Delay:      0.859ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: base_note_cc_1 to Mmult_n0055
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.XQ      Tcko                  0.576   base_note_cc<1>
                                                       base_note_cc_1
    MULT18X18_X1Y6.A1    net (fanout=1)        0.283   base_note_cc<1>
    MULT18X18_X1Y6.CLK   Tmulckid    (-Th)     0.000   Mmult_n0055
                                                       Mmult_n0055
    -------------------------------------------------  ---------------------------
    Total                                      0.859ns (0.576ns logic, 0.283ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Paths for end point second_pulse (SLICE_X55Y11.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               second_pulse (FF)
  Destination:          second_pulse (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.891ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: second_pulse to second_pulse
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y11.YQ      Tcko                  0.576   second_pulse
                                                       second_pulse
    SLICE_X55Y11.BY      net (fanout=2)        0.552   second_pulse
    SLICE_X55Y11.CLK     Tckdi       (-Th)     0.237   second_pulse
                                                       second_pulse
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.339ns logic, 0.552ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_clk = PERIOD TIMEGRP "tnm_clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: x_note_player/note_pitch_partial<0>/CLK
  Logical resource: x_note_player/note_pitch_partial_0/CK
  Location pin: SLICE_X48Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: x_note_player/note_pitch_partial<0>/CLK
  Logical resource: x_note_player/note_pitch_partial_0/CK
  Location pin: SLICE_X48Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: x_note_player/note_pitch_partial<0>/CLK
  Logical resource: x_note_player/note_pitch_partial_1/CK
  Location pin: SLICE_X48Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   21.682|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1657404 paths, 0 nets, and 1198 connections

Design statistics:
   Minimum period:  21.682ns{1}   (Maximum frequency:  46.121MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 22 22:23:16 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



