# K1921VK01T
http://niiet.ru/chips/nis?id=354

source [find target/swj-dp.tcl]
source [find mem_helper.tcl]

if { [info exists CHIPNAME] } {
   set _CHIPNAME $CHIPNAME
} else {
   set _CHIPNAME k1921vk01t
}

if { [info exists ENDIAN] } {
   set _ENDIAN $ENDIAN
} else {
   set _ENDIAN little
}

# Work-area is a space in RAM used for flash programming
if { [info exists WORKAREASIZE] } {
   set _WORKAREASIZE $WORKAREASIZE
} else {
   set _WORKAREASIZE 0x10000
}

#jtag scan chain
if { [info exists CPUTAPID] } {
   set _CPUTAPID $CPUTAPID
} else {
   if { [using_jtag] } {
      set _CPUTAPID 0x410fc241
   } {
      # SWD IDCODE
      set _CPUTAPID 0x2ba01477
   }
}
swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m -endian $_ENDIAN -chain-position $_TARGETNAME

$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0

flash bank $_CHIPNAME.flash niietcm4 0 0 0 0 $_TARGETNAME 12000000

# JTAG speed should be <= F_CPU/6. F_CPU after reset is 8MHz, so use F_JTAG = 1MHz
adapter_khz 2000

adapter_nsrst_delay 100
if {[using_jtag]} {
   jtag_ntrst_delay 100
}

reset_config trst_only

if {![using_hla]} {
   # if srst is not fitted use SYSRESETREQ to
   # perform a soft reset
   cortex_m reset_config sysresetreq
}

$_TARGETNAME configure -event examine-end {
   # DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP
   mmw 0xE0042004 0x00000007 0

   # Stop watchdog counters during halt
   # DBGMCU_APB1_FZ = DBG_IWDG_STOP | DBG_WWDG_STOP
   mww 0xE0042008 0x00001800
}

$_TARGETNAME configure -event trace-config {
   # Set TRACE_IOEN; TRACE_MODE is set to async; when using sync
   # change this value accordingly to configure trace pins
   # assignment
   mmw 0xE0042004 0x00000020 0
}

