read_verilog -sv ../../common/logic.v
proc
simplemap
aigmap
write_xaiger result.out
