$date
	Sat Dec 31 21:07:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_inverter $end
$var wire 1 ! out $end
$var reg 1 " in $end
$scope module dut $end
$var wire 1 " in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#10000
1!
0"
#20000
0!
1"
#30000
