============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 15 2023  05:35:04 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[20]/CK->D
          Group: C2C
     Startpoint: (R) gen_pipe[5].Pipe_Xo_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) gen_pipe[6].Pipe_Yo_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      21                  
       Uncertainty:-     100                  
     Required Time:=     879                  
      Launch Clock:-       0                  
         Data Path:-     879                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  gen_pipe[5].Pipe_Xo_reg[7]/CK          -       -       R     (arrival)    844    -     0     0       0    (-,-) 
  gen_pipe[5].Pipe_Xo_reg[7]/QN          -       CK->QN  R     DFFX4          6  8.8    23   102     102    (-,-) 
  g104914/Y                              -       A1N->Y  R     OAI2BB2X4      2  3.0    43    45     147    (-,-) 
  g104326/CON                            -       CI->CON F     ACHCONX2       2  5.0    70    37     184    (-,-) 
  g104824/Y                              -       B1->Y   R     OAI2BB2X4      2  4.9    49    31     216    (-,-) 
  gen_pipe[6].Pipe_SUB_TC_OP_2_g1494/Y   -       A1->Y   F     AOI21X4        2  2.5    27    26     241    (-,-) 
  g104823/Y                              -       B1->Y   F     OA22X4         2  5.0    26    52     293    (-,-) 
  g104822/Y                              -       B1->Y   R     OAI2BB2X4      2  4.8    49    21     314    (-,-) 
  g104821/Y                              -       B1->Y   F     AOI2BB2X4      2  2.5    35    22     336    (-,-) 
  gen_pipe[6].Pipe_SUB_TC_OP_2_g104346/Y -       A1N->Y  F     AOI2BB1X4      2  3.0    20    50     386    (-,-) 
  g104324/CON                            -       A->CON  R     ACHCONX2       2  2.4    53    66     452    (-,-) 
  g104820/Y                              -       A1N->Y  R     OAI2BB1X4      2  2.4    20    52     504    (-,-) 
  g104819/Y                              -       A1N->Y  R     OAI2BB1X4      2  2.4    20    44     548    (-,-) 
  g104818/Y                              -       A1N->Y  R     OAI2BB1X4      2  2.4    20    44     591    (-,-) 
  g104817/Y                              -       A1N->Y  R     OAI2BB1X4      3  5.8    26    47     638    (-,-) 
  g104816/Y                              -       A1->Y   F     AOI211X4       2  2.3    32    24     662    (-,-) 
  g104815/Y                              -       A->Y    R     INVXL          2  5.1    63    38     700    (-,-) 
  g104814/Y                              -       C->Y    F     NAND3BX4       2  6.8    54    38     738    (-,-) 
  gen_pipe[6].Pipe_SUB_TC_OP_2_g1454/Y   -       B->Y    R     NOR2X4         2  3.4    28    23     761    (-,-) 
  gen_pipe[6].Pipe_SUB_TC_OP_2_g1450/Y   -       A1->Y   F     AOI21X2        1  1.7    26    22     783    (-,-) 
  g104490/Y                              -       B->Y    R     XNOR2X4        1  1.7    22    58     841    (-,-) 
  g98742/Y                               -       B1->Y   F     OAI222X2       1  0.6    53    38     879    (-,-) 
  gen_pipe[6].Pipe_Yo_reg[20]/D          -       -       F     DFFX4          1    -     -     0     879    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[20]/CK->D
          Group: C2C
     Startpoint: (R) gen_pipe[5].Pipe_Yo_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) gen_pipe[6].Pipe_Xo_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      21                  
       Uncertainty:-     100                  
     Required Time:=     879                  
      Launch Clock:-       0                  
         Data Path:-     879                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc    Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  gen_pipe[5].Pipe_Yo_reg[7]/CK        -       -       R     (arrival)    844    -     0     0       0    (-,-) 
  gen_pipe[5].Pipe_Yo_reg[7]/QN        -       CK->QN  R     DFFX4          6  8.8    23   102     102    (-,-) 
  g104913/Y                            -       A1N->Y  R     OAI2BB2X4      2  3.0    43    45     147    (-,-) 
  g104323/CON                          -       CI->CON F     ACHCONX2       2  5.0    70    37     184    (-,-) 
  g104813/Y                            -       B1->Y   R     OAI2BB2X4      2  4.9    49    31     216    (-,-) 
  gen_pipe[6].Pipe_SUB_TC_OP_g1494/Y   -       A1->Y   F     AOI21X4        2  2.5    27    26     241    (-,-) 
  g104812/Y                            -       B1->Y   F     OA22X4         2  5.0    26    52     293    (-,-) 
  g104811/Y                            -       B1->Y   R     OAI2BB2X4      2  4.8    49    21     314    (-,-) 
  g104810/Y                            -       B1->Y   F     AOI2BB2X4      2  2.5    35    22     336    (-,-) 
  gen_pipe[6].Pipe_SUB_TC_OP_g104345/Y -       A1N->Y  F     AOI2BB1X4      2  3.0    20    50     386    (-,-) 
  g104321/CON                          -       A->CON  R     ACHCONX2       2  2.4    53    66     452    (-,-) 
  g104809/Y                            -       A1N->Y  R     OAI2BB1X4      2  2.4    20    52     504    (-,-) 
  g104808/Y                            -       A1N->Y  R     OAI2BB1X4      2  2.4    20    44     548    (-,-) 
  g104807/Y                            -       A1N->Y  R     OAI2BB1X4      2  2.4    20    44     591    (-,-) 
  g104806/Y                            -       A1N->Y  R     OAI2BB1X4      3  5.8    26    47     638    (-,-) 
  g104805/Y                            -       A1->Y   F     AOI211X4       2  2.3    33    24     662    (-,-) 
  g104804/Y                            -       A->Y    R     INVXL          2  5.1    63    38     700    (-,-) 
  g104803/Y                            -       C->Y    F     NAND3BX4       2  6.8    54    38     738    (-,-) 
  gen_pipe[6].Pipe_SUB_TC_OP_g1454/Y   -       B->Y    R     NOR2X4         2  3.4    28    23     761    (-,-) 
  gen_pipe[6].Pipe_SUB_TC_OP_g1450/Y   -       A1->Y   F     AOI21X2        1  1.7    26    22     784    (-,-) 
  g104453/Y                            -       B->Y    R     XNOR2X4        1  1.7    22    58     841    (-,-) 
  g98721/Y                             -       B1->Y   F     OAI222X2       1  0.6    52    38     879    (-,-) 
  gen_pipe[6].Pipe_Xo_reg[20]/D        -       -       F     DFFX4          1    -     -     0     879    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[14]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Xo_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     258                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102699/Y              -       A->Y   F     CLKINVX4      25 19.1    38    25     782    (-,-) 
  g95079__5122/Y                -       A0N->Y F     AOI2BB2X1      1  1.7    45    47     830    (-,-) 
  g94827__5122/Y                -       B1->Y  R     OAI222X2       1  0.6    54    29     858    (-,-) 
  gen_pipe[4].Pipe_Xo_reg[14]/D -       -      R     DFFX4          1    -     -     0     858    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 4: MET (1 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[14]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     258                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102699/Y              -       A->Y   F     CLKINVX4      25 19.1    38    25     782    (-,-) 
  g95083__1881/Y                -       A0N->Y F     AOI2BB2X1      1  1.7    45    47     830    (-,-) 
  g94828__8246/Y                -       B1->Y  R     OAI222X2       1  0.6    54    29     858    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[14]/D -       -      R     DFFX4          1    -     -     0     858    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[19]/CK->D
          Group: C2C
     Startpoint: (R) gen_pipe[6].Pipe_Xo_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) gen_pipe[7].Pipe_Yo_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     100                  
     Required Time:=     880                  
      Launch Clock:-       0                  
         Data Path:-     879                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  gen_pipe[6].Pipe_Xo_reg[8]/CK          -       -      R     (arrival)    844    -     0     0       0    (-,-) 
  gen_pipe[6].Pipe_Xo_reg[8]/QN          -       CK->QN R     DFFX4          8 19.2    40   110     110    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1565/Y   -       B->Y   F     NOR2X2         1  1.0    12    16     126    (-,-) 
  g104790/Y                              -       A1N->Y F     AOI2BB2X4      2  2.5    35    43     169    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g2/Y      -       A1->Y  F     OA21X4         2  5.0    23    55     224    (-,-) 
  g104788/Y                              -       B1->Y  R     OAI2BB2X4      2  4.8    49    20     244    (-,-) 
  g104787/Y                              -       B1->Y  F     AOI2BB2X4      2  6.5    46    28     272    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1493/Y   -       B->Y   R     NOR2X6         1  5.0    27    21     293    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1491/Y   -       B->Y   F     NOR2X6         2  6.5    18    14     307    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1490/Y   -       B->Y   R     NOR2X6         1  5.0    22    15     321    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1488/Y   -       B->Y   F     NOR2X6         2  6.5    19    13     334    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1487/Y   -       B->Y   R     NOR2X6         1  3.4    19    13     347    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1485/Y   -       B->Y   F     NOR2X4         2  2.5    14    10     358    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g104347/Y -       A1N->Y F     AOI2BB1X4      2  3.0    20    45     403    (-,-) 
  g104317/CON                            -       A->CON R     ACHCONX2       2  4.9    67    72     474    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1479/Y   -       B->Y   F     NAND2X4        1  3.4    29    26     500    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1477/Y   -       B->Y   R     NAND2X4        2  2.4    14    13     514    (-,-) 
  g104786/Y                              -       A1N->Y R     OAI2BB1X4      2  2.4    20    42     556    (-,-) 
  g104785/Y                              -       A1N->Y R     OAI2BB1X4      2  2.6    20    44     600    (-,-) 
  g104784/Y                              -       A1N->Y R     OAI2BB1X4      3  5.8    26    47     646    (-,-) 
  g104783/Y                              -       A1->Y  F     AOI211X4       1  0.6    27    21     668    (-,-) 
  g104782/Y                              -       A->Y   R     INVXL          3  5.8    70    40     708    (-,-) 
  g104780/Y                              -       C->Y   F     NAND3BX4       3  4.2    46    35     743    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1459/Y   -       A->Y   R     CLKINVX1       1  1.7    20    20     763    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1453/Y   -       A1->Y  F     AOI21X2        1  1.7    26    20     783    (-,-) 
  g104517/Y                              -       B->Y   R     XNOR2X4        1  1.7    22    57     841    (-,-) 
  g98731/Y                               -       B1->Y  F     OAI222X2       1  0.6    50    38     879    (-,-) 
  gen_pipe[7].Pipe_Yo_reg[19]/D          -       -      F     DFFX4          1    -     -     0     879    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 6: MET (1 ps) Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[8]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Xo_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     258                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y             -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y             -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y             -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                    -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y             -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102699/Y             -       A->Y   F     CLKINVX4      25 19.1    38    25     782    (-,-) 
  g96609/Y                     -       A1N->Y F     AOI2BB2X1      1  1.7    45    47     829    (-,-) 
  g96149/Y                     -       B1->Y  R     OAI222X2       1  0.6    53    29     858    (-,-) 
  gen_pipe[4].Pipe_Xo_reg[8]/D -       -      R     DFFX4          1    -     -     0     858    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 7: MET (1 ps) Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[19]/CK->D
          Group: C2C
     Startpoint: (R) gen_pipe[6].Pipe_Yo_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) gen_pipe[7].Pipe_Xo_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
         Data Path:-     858                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  gen_pipe[6].Pipe_Yo_reg[8]/CK        -       -      R     (arrival)    844    -     0     0       0    (-,-) 
  gen_pipe[6].Pipe_Yo_reg[8]/QN        -       CK->QN R     DFFX4          8 16.8    36   108     108    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g1565/Y   -       B->Y   F     NOR2X2         1  1.0    12    15     123    (-,-) 
  g104802/Y                            -       A1N->Y F     AOI2BB2X4      2  2.5    35    43     166    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g2/Y      -       A1->Y  F     OA21X4         2  5.0    23    55     221    (-,-) 
  g104799/Y                            -       B1->Y  R     OAI2BB2X4      2  4.8    49    20     241    (-,-) 
  g104798/Y                            -       B1->Y  F     AOI2BB2X4      2  6.5    46    28     269    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g1493/Y   -       B->Y   R     NOR2X6         1  5.0    27    21     290    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g1491/Y   -       B->Y   F     NOR2X6         2  6.5    18    14     304    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g1490/Y   -       B->Y   R     NOR2X6         1  5.0    22    15     318    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g1488/Y   -       B->Y   F     NOR2X6         2  6.5    19    13     331    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g1487/Y   -       B->Y   R     NOR2X6         1  3.5    20    13     344    (-,-) 
  g104911/Y                            -       B0->Y  F     AOI2BB1X4      2  2.5    19    12     356    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g104348/Y -       A1N->Y F     AOI2BB1X4      2  3.0    20    46     403    (-,-) 
  g104319/CON                          -       A->CON R     ACHCONX2       2  4.9    67    72     474    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g1479/Y   -       B->Y   F     NAND2X4        1  3.4    29    26     500    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g1477/Y   -       B->Y   R     NAND2X4        2  4.9    18    15     516    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g1476/Y   -       B->Y   F     NAND2X4        1  3.4    21    15     531    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_g1474/Y   -       B->Y   R     NAND2X4        2  2.1    14    11     542    (-,-) 
  g104797/Y                            -       A1N->Y R     OAI2BB1X1      2  2.6    27    39     581    (-,-) 
  g104796/Y                            -       A1N->Y R     OAI2BB1X4      3  5.8    26    48     629    (-,-) 
  g104795/Y                            -       A1->Y  F     AOI211X4       1  0.6    27    21     650    (-,-) 
  g104794/Y                            -       A->Y   R     INVXL          3  6.1    74    42     692    (-,-) 
  g104792/Y                            -       C->Y   F     NAND3BX4       3  4.3    46    36     728    (-,-) 
  g104593/Y                            -       AN->Y  F     NAND2BX4       1  0.6    15    40     768    (-,-) 
  g104315/Y                            -       A->Y   F     XNOR2X4        1  1.7    23    66     835    (-,-) 
  g98704/Y                             -       B1->Y  R     OAI222X2       1  0.6    53    24     858    (-,-) 
  gen_pipe[7].Pipe_Xo_reg[19]/D        -       -      R     DFFX4          1    -     -     0     858    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 8: MET (1 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[12]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     264                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102541/Y              -       A->Y  R     CLKINVX8      22 33.2    36    23     639    (-,-) 
  drc_bufs102629/Y              -       A->Y  F     CLKINVX6      19 23.6    34    24     664    (-,-) 
  drc_bufs102627/Y              -       A->Y  R     CLKINVX4      22 32.2    60    36     700    (-,-) 
  g100526/Y                     -       B->Y  F     NAND2X8       22 23.7    53    37     737    (-,-) 
  g99881/Y                      -       A->Y  R     CLKINVX4      23 26.3    54    36     772    (-,-) 
  g99880/Y                      -       A->Y  F     CLKINVX2      12 10.6    44    33     805    (-,-) 
  g97997/Y                      -       A->Y  R     NOR2X1         1  1.0    24    22     827    (-,-) 
  g104678/Y                     -       B0->Y F     AOI2BB1X1      1  1.0    17    14     842    (-,-) 
  g97446/Y                      -       A1->Y R     OAI211X1       1  0.6    32    22     864    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[12]/D -       -     R     DFFX4          1    -     -     0     864    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 9: MET (1 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[18]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      28                  
       Uncertainty:-     100                  
     Required Time:=     872                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     271                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102541/Y              -       A->Y  R     CLKINVX8      22 33.2    36    23     639    (-,-) 
  drc_bufs102629/Y              -       A->Y  F     CLKINVX6      19 23.6    34    24     664    (-,-) 
  drc_bufs102627/Y              -       A->Y  R     CLKINVX4      22 32.2    60    36     700    (-,-) 
  g100526/Y                     -       B->Y  F     NAND2X8       22 23.7    53    37     737    (-,-) 
  g99881/Y                      -       A->Y  R     CLKINVX4      23 26.3    54    36     772    (-,-) 
  g99880/Y                      -       A->Y  F     CLKINVX2      12 10.6    44    33     805    (-,-) 
  g98813/Y                      -       A->Y  R     NOR2X1         1  0.9    23    22     827    (-,-) 
  g97373/Y                      -       A0->Y F     AOI22X1        1  0.9    38    28     854    (-,-) 
  g97169/Y                      -       C->Y  R     NAND3BX1       1  0.6    18    17     871    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[18]/D -       -     R     DFFX2          1    -     -     0     871    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 10: MET (1 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[13]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      30                  
       Uncertainty:-     100                  
     Required Time:=     870                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     269                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102541/Y              -       A->Y   R     CLKINVX8      22 33.2    36    23     639    (-,-) 
  drc_bufs102629/Y              -       A->Y   F     CLKINVX6      19 23.6    34    24     664    (-,-) 
  drc_bufs102627/Y              -       A->Y   R     CLKINVX4      22 32.2    60    36     700    (-,-) 
  g100526/Y                     -       B->Y   F     NAND2X8       22 23.7    53    37     737    (-,-) 
  g99881/Y                      -       A->Y   R     CLKINVX4      23 26.3    54    36     772    (-,-) 
  g99880/Y                      -       A->Y   F     CLKINVX2      12 10.6    44    33     805    (-,-) 
  g104668/Y                     -       A0N->Y F     AOI2BB1XL      1  1.0    20    42     846    (-,-) 
  g97220/Y                      -       A1->Y  R     OAI211X1       1  0.6    32    22     869    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[13]/D -       -      R     DFFX2          1    -     -     0     869    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 11: MET (2 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[19]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      28                  
       Uncertainty:-     100                  
     Required Time:=     872                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     270                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102541/Y              -       A->Y  R     CLKINVX8      22 33.2    36    23     639    (-,-) 
  drc_bufs102629/Y              -       A->Y  F     CLKINVX6      19 23.6    34    24     664    (-,-) 
  drc_bufs102627/Y              -       A->Y  R     CLKINVX4      22 32.2    60    36     700    (-,-) 
  g100526/Y                     -       B->Y  F     NAND2X8       22 23.7    53    37     737    (-,-) 
  g99881/Y                      -       A->Y  R     CLKINVX4      23 26.3    54    36     772    (-,-) 
  g99880/Y                      -       A->Y  F     CLKINVX2      12 10.6    44    33     805    (-,-) 
  g99576/Y                      -       B->Y  R     NOR2X1         2  1.9    35    27     832    (-,-) 
  g97178/Y                      -       B0->Y F     OAI21X1        1  0.9    26    24     856    (-,-) 
  g104649/Y                     -       D->Y  R     NAND4BX1       1  0.6    22    14     870    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[19]/D -       -     R     DFFX2          1    -     -     0     870    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 12: MET (2 ps) Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[13]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[9].Pipe_Yo_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     257                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102540/Y              -       A->Y   R     CLKINVX8      22 32.6    35    23     639    (-,-) 
  drc_bufs102601/Y              -       A->Y   F     CLKINVX6      17 23.6    34    24     663    (-,-) 
  drc_bufs102598/Y              -       A->Y   R     CLKINVX4      21 28.8    55    34     697    (-,-) 
  g100536/Y                     -       B->Y   F     NAND2X8       25 27.6    57    38     735    (-,-) 
  g100105/Y                     -       A->Y   R     CLKINVX4       2  5.6    23    20     755    (-,-) 
  g100080/Y                     -       A->Y   F     CLKINVX3      19 16.2    40    26     780    (-,-) 
  g95283__1666/Y                -       A0N->Y F     AOI2BB2X2      1  1.7    36    50     831    (-,-) 
  g94972__6783/Y                -       B1->Y  R     OAI222X2       1  0.6    54    26     857    (-,-) 
  gen_pipe[9].Pipe_Yo_reg[13]/D -       -      R     DFFX4          1    -     -     0     857    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 13: MET (2 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[8]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     262                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102541/Y             -       A->Y   R     CLKINVX8      22 33.2    36    23     639    (-,-) 
  drc_bufs102629/Y             -       A->Y   F     CLKINVX6      19 23.6    34    24     664    (-,-) 
  drc_bufs102627/Y             -       A->Y   R     CLKINVX4      22 32.2    60    36     700    (-,-) 
  g100526/Y                    -       B->Y   F     NAND2X8       22 23.7    53    37     737    (-,-) 
  g99881/Y                     -       A->Y   R     CLKINVX4      23 26.3    54    36     772    (-,-) 
  g104679/Y                    -       A0N->Y R     OAI2BB2X4      1  0.6    36    52     824    (-,-) 
  g97837/Y                     -       B->Y   F     NAND2BXL       1  0.9    30    23     848    (-,-) 
  g97545/Y                     -       C0->Y  R     OAI211X1       1  0.6    32    15     862    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[8]/D -       -      R     DFFX4          1    -     -     0     862    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 14: MET (2 ps) Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[18]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[14].Pipe_Xo_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      29                  
       Uncertainty:-     100                  
     Required Time:=     871                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     269                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#--------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  ena                            -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y               -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102544/Y               -       A->Y   R     CLKINVX8      21 32.4    35    23     639    (-,-) 
  drc_bufs102615/Y               -       A->Y   F     CLKINVX6      16 23.7    34    24     663    (-,-) 
  drc_bufs102612/Y               -       A->Y   R     CLKINVX4      23 31.0    58    36     699    (-,-) 
  g101337/Y                      -       B->Y   F     NAND2X8       26 30.0    61    41     739    (-,-) 
  g96456/Y                       -       A0N->Y F     AOI2BB2X2      2  4.2    50    61     801    (-,-) 
  g104630/Y                      -       A2->Y  R     OAI32X4        1  0.6    51    33     834    (-,-) 
  g104629/Y                      -       A->Y   F     INVXL          1  1.7    25    24     858    (-,-) 
  g95935__5526/Y                 -       B0->Y  R     OAI21X2        1  0.6    23    11     869    (-,-) 
  gen_pipe[14].Pipe_Xo_reg[18]/D -       -      R     DFFX2          1    -     -     0     869    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 15: MET (2 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[11]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      37                  
       Uncertainty:-     100                  
     Required Time:=     863                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     261                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102541/Y              -       A->Y  R     CLKINVX8      22 33.2    36    23     639    (-,-) 
  drc_bufs102629/Y              -       A->Y  F     CLKINVX6      19 23.6    34    24     664    (-,-) 
  drc_bufs102627/Y              -       A->Y  R     CLKINVX4      22 32.2    60    36     700    (-,-) 
  g100526/Y                     -       B->Y  F     NAND2X8       22 23.7    53    37     737    (-,-) 
  g99881/Y                      -       A->Y  R     CLKINVX4      23 26.3    54    36     772    (-,-) 
  g99880/Y                      -       A->Y  F     CLKINVX2      12 10.6    44    33     805    (-,-) 
  g97721/Y                      -       A->Y  R     NOR2X1         1  0.9    23    22     827    (-,-) 
  g97449/Y                      -       A1->Y F     OAI21X1        1  0.9    26    20     847    (-,-) 
  g97216/Y                      -       C0->Y R     OAI211X1       1  0.7    33    14     861    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[11]/D -       -     R     DFFRX4         1    -     -     0     861    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 16: MET (2 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[6]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     100                  
     Required Time:=     867                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     265                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  ena                          -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y  F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102541/Y             -       A->Y  R     CLKINVX8      22 33.2    36    23     639    (-,-) 
  drc_bufs102629/Y             -       A->Y  F     CLKINVX6      19 23.6    34    24     664    (-,-) 
  drc_bufs102627/Y             -       A->Y  R     CLKINVX4      22 32.2    60    36     700    (-,-) 
  g100526/Y                    -       B->Y  F     NAND2X8       22 23.7    53    37     737    (-,-) 
  g99881/Y                     -       A->Y  R     CLKINVX4      23 26.3    54    36     772    (-,-) 
  g99880/Y                     -       A->Y  F     CLKINVX2      12 10.6    44    33     805    (-,-) 
  g98114/Y                     -       B0->Y R     OAI2BB2X1      1  1.0    42    25     830    (-,-) 
  g97984/Y                     -       B->Y  F     NAND2BX1       1  1.0    24    22     852    (-,-) 
  g97767/Y                     -       C0->Y R     OAI221X1       1  0.6    44    13     865    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[6]/D -       -     R     DFFX2          1    -     -     0     865    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 17: MET (3 ps) Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[16]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[9].Pipe_Xo_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     100                  
     Required Time:=     867                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     264                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102540/Y              -       A->Y   R     CLKINVX8      22 32.6    35    23     639    (-,-) 
  drc_bufs102601/Y              -       A->Y   F     CLKINVX6      17 23.6    34    24     663    (-,-) 
  drc_bufs102598/Y              -       A->Y   R     CLKINVX4      21 28.8    55    34     697    (-,-) 
  g100536/Y                     -       B->Y   F     NAND2X8       25 27.6    57    38     735    (-,-) 
  g95547__7410/Y                -       A0N->Y F     AOI2BB2X2      2  4.2    50    60     796    (-,-) 
  g104606/Y                     -       A2->Y  R     OAI32X4        1  0.6    51    33     829    (-,-) 
  g104605/Y                     -       A->Y   F     INVXL          1  1.7    25    24     853    (-,-) 
  g95105__4319/Y                -       B0->Y  R     OAI21X2        1  0.6    25    11     864    (-,-) 
  gen_pipe[9].Pipe_Xo_reg[16]/D -       -      R     DFFX4          1    -     -     0     864    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 18: MET (3 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[17]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102699/Y              -       A->Y   F     CLKINVX4      25 19.1    38    25     782    (-,-) 
  g94667__1617/Y                -       A0N->Y F     AOI2BB2X1      1  0.9    36    43     825    (-,-) 
  g94511__2802/Y                -       B1->Y  R     OAI222X1       1  0.6    58    30     855    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[17]/D -       -      R     DFFX4          1    -     -     0     855    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 19: MET (3 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[12]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     256                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102692/Y              -       A->Y   F     CLKINVX3      18 12.3    33    24     780    (-,-) 
  g95519__7410/Y                -       A0N->Y F     AOI2BB2X1      1  1.7    45    46     827    (-,-) 
  g95147__5477/Y                -       B1->Y  R     OAI222X2       1  0.6    54    29     856    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[12]/D -       -      R     DFFX4          1    -     -     0     856    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 20: MET (3 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[5]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     256                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y             -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y             -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y             -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                    -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y             -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102692/Y             -       A->Y   F     CLKINVX3      18 12.3    33    24     780    (-,-) 
  g97404/Y                     -       A1N->Y F     AOI2BB2X1      1  1.7    45    46     827    (-,-) 
  g96960/Y                     -       B1->Y  R     OAI222X2       1  0.6    53    29     856    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[5]/D -       -      R     DFFX4          1    -     -     0     856    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 21: MET (4 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[11]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102699/Y              -       A->Y   F     CLKINVX4      25 19.1    38    25     782    (-,-) 
  g95792__5477/Y                -       A0N->Y F     AOI2BB2X1      1  0.9    36    43     825    (-,-) 
  g95376__1666/Y                -       B1->Y  R     OAI222X1       1  0.6    56    30     855    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[11]/D -       -      R     DFFX4          1    -     -     0     855    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 22: MET (4 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[10]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     261                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102541/Y              -       A->Y  R     CLKINVX8      22 33.2    36    23     639    (-,-) 
  drc_bufs102629/Y              -       A->Y  F     CLKINVX6      19 23.6    34    24     664    (-,-) 
  drc_bufs102627/Y              -       A->Y  R     CLKINVX4      22 32.2    60    36     700    (-,-) 
  g100526/Y                     -       B->Y  F     NAND2X8       22 23.7    53    37     737    (-,-) 
  g99881/Y                      -       A->Y  R     CLKINVX4      23 26.3    54    36     772    (-,-) 
  g99880/Y                      -       A->Y  F     CLKINVX2      12 10.6    44    33     805    (-,-) 
  g97989/Y                      -       A->Y  R     NOR2X1         1  0.9    23    22     827    (-,-) 
  g97719/Y                      -       A1->Y F     OAI21X1        1  0.9    26    20     847    (-,-) 
  g97453/Y                      -       C0->Y R     OAI211X1       1  0.6    32    14     861    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[10]/D -       -     R     DFFX4          1    -     -     0     861    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 23: MET (4 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[9]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     261                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  ena                          -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y  F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102541/Y             -       A->Y  R     CLKINVX8      22 33.2    36    23     639    (-,-) 
  drc_bufs102629/Y             -       A->Y  F     CLKINVX6      19 23.6    34    24     664    (-,-) 
  drc_bufs102627/Y             -       A->Y  R     CLKINVX4      22 32.2    60    36     700    (-,-) 
  g100526/Y                    -       B->Y  F     NAND2X8       22 23.7    53    37     737    (-,-) 
  g99881/Y                     -       A->Y  R     CLKINVX4      23 26.3    54    36     772    (-,-) 
  g99880/Y                     -       A->Y  F     CLKINVX2      12 10.6    44    33     805    (-,-) 
  g97992/Y                     -       A->Y  R     NOR2X1         1  0.9    23    22     827    (-,-) 
  g97718/Y                     -       A1->Y F     OAI21X1        1  0.9    26    20     847    (-,-) 
  g97465/Y                     -       C0->Y R     OAI211X1       1  0.6    32    14     861    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[9]/D -       -     R     DFFX4          1    -     -     0     861    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 24: MET (4 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[7]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     261                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  ena                          -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y  F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102541/Y             -       A->Y  R     CLKINVX8      22 33.2    36    23     639    (-,-) 
  drc_bufs102629/Y             -       A->Y  F     CLKINVX6      19 23.6    34    24     664    (-,-) 
  drc_bufs102627/Y             -       A->Y  R     CLKINVX4      22 32.2    60    36     700    (-,-) 
  g100526/Y                    -       B->Y  F     NAND2X8       22 23.7    53    37     737    (-,-) 
  g99881/Y                     -       A->Y  R     CLKINVX4      23 26.3    54    36     772    (-,-) 
  g99880/Y                     -       A->Y  F     CLKINVX2      12 10.6    44    33     805    (-,-) 
  g97987/Y                     -       A->Y  R     NOR2X1         1  0.9    23    22     827    (-,-) 
  g97723/Y                     -       A1->Y F     OAI21X1        1  0.9    26    20     847    (-,-) 
  g97462/Y                     -       C0->Y R     OAI211X1       1  0.6    32    14     861    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[7]/D -       -     R     DFFX4          1    -     -     0     861    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 25: MET (4 ps) Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[20]/CK->D
          Group: C2C
     Startpoint: (R) gen_pipe[6].Pipe_Xo_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) gen_pipe[7].Pipe_Yo_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      35                  
       Uncertainty:-     100                  
     Required Time:=     865                  
      Launch Clock:-       0                  
         Data Path:-     861                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  gen_pipe[6].Pipe_Xo_reg[8]/CK          -       -      R     (arrival)    844    -     0     0       0    (-,-) 
  gen_pipe[6].Pipe_Xo_reg[8]/QN          -       CK->QN R     DFFX4          8 19.2    40   110     110    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1565/Y   -       B->Y   F     NOR2X2         1  1.0    12    16     126    (-,-) 
  g104790/Y                              -       A1N->Y F     AOI2BB2X4      2  2.5    35    43     169    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g2/Y      -       A1->Y  F     OA21X4         2  5.0    23    55     224    (-,-) 
  g104788/Y                              -       B1->Y  R     OAI2BB2X4      2  4.8    49    20     244    (-,-) 
  g104787/Y                              -       B1->Y  F     AOI2BB2X4      2  6.5    46    28     272    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1493/Y   -       B->Y   R     NOR2X6         1  5.0    27    21     293    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1491/Y   -       B->Y   F     NOR2X6         2  6.5    18    14     307    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1490/Y   -       B->Y   R     NOR2X6         1  5.0    22    15     321    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1488/Y   -       B->Y   F     NOR2X6         2  6.5    19    13     334    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1487/Y   -       B->Y   R     NOR2X6         1  3.4    19    13     347    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1485/Y   -       B->Y   F     NOR2X4         2  2.5    14    10     358    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g104347/Y -       A1N->Y F     AOI2BB1X4      2  3.0    20    45     403    (-,-) 
  g104317/CON                            -       A->CON R     ACHCONX2       2  4.9    67    72     474    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1479/Y   -       B->Y   F     NAND2X4        1  3.4    29    26     500    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1477/Y   -       B->Y   R     NAND2X4        2  2.4    14    13     514    (-,-) 
  g104786/Y                              -       A1N->Y R     OAI2BB1X4      2  2.4    20    42     556    (-,-) 
  g104785/Y                              -       A1N->Y R     OAI2BB1X4      2  2.6    20    44     600    (-,-) 
  g104784/Y                              -       A1N->Y R     OAI2BB1X4      3  5.8    26    47     646    (-,-) 
  g104783/Y                              -       A1->Y  F     AOI211X4       1  0.6    27    21     668    (-,-) 
  g104782/Y                              -       A->Y   R     INVXL          3  5.8    70    40     708    (-,-) 
  g104780/Y                              -       C->Y   F     NAND3BX4       3  4.2    46    35     743    (-,-) 
  gen_pipe[7].Pipe_SUB_TC_OP_2_g1450/Y   -       A2->Y  R     OAI31X2        1  1.7    46    34     777    (-,-) 
  g104524/Y                              -       B->Y   F     XNOR2X4        1  1.7    23    61     838    (-,-) 
  g98714/Y                               -       B1->Y  R     OAI222X2       1  0.6    52    24     861    (-,-) 
  gen_pipe[7].Pipe_Yo_reg[20]/D          -       -      R     DFFX2          1    -     -     0     861    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 26: MET (4 ps) Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[6]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Xo_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     256                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y             -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y             -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y             -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                    -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y             -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102692/Y             -       A->Y   F     CLKINVX3      18 12.3    33    24     780    (-,-) 
  g97131/Y                     -       A1N->Y F     AOI2BB2X1      1  1.7    45    46     827    (-,-) 
  g96699/Y                     -       B1->Y  R     OAI222X2       1  0.6    51    29     856    (-,-) 
  gen_pipe[4].Pipe_Xo_reg[6]/D -       -      R     DFFX4          1    -     -     0     856    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 27: MET (4 ps) Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[7]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Yo_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      40                  
       Uncertainty:-     100                  
     Required Time:=     860                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     256                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10927/Y -       A->Y  R     CLKINVX4      16 23.8    48    31     651    (-,-) 
  gen_pipe[10].Pipe_g10761/Y        -       B->Y  F     NAND2X8       29 25.7    53    36     686    (-,-) 
  gen_pipe[10].Pipe_g10726/Y        -       A->Y  R     INVX3         20 21.3    58    38     724    (-,-) 
  gen_pipe[10].Pipe_g10725/Y        -       A->Y  F     CLKINVX2      21 18.6    68    46     770    (-,-) 
  gen_pipe[10].Pipe_g10411/Y        -       B0->Y F     OA22X4         1  3.4    24    59     829    (-,-) 
  gen_pipe[10].Pipe_g10374/Y        -       A1->Y R     OAI222X4       1  0.6    48    27     856    (-,-) 
  gen_pipe[10].Pipe_Yo_reg[7]/D     -       -     R     DFFX4          1    -     -     0     856    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 28: MET (4 ps) Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[17]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[8].Pipe_Xo_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)      22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16      25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y              -       A->Y  R     CLKINVX8       21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y              -       A->Y  F     CLKINVX6       17 22.8    33    24     663    (-,-) 
  drc_bufs102670/Y              -       A->Y  R     CLKINVX4       23 31.6    59    36     699    (-,-) 
  g100537/Y                     -       B->Y  R     CLKAND2X12     27 35.2    29    44     743    (-,-) 
  g100111/Y                     -       A->Y  F     CLKINVX8       21 22.1    26    18     762    (-,-) 
  g100125/Y                     -       A->Y  R     CLKINVX3       17 23.8    59    34     796    (-,-) 
  g95113__5122/Y                -       A0->Y F     AOI21X1         1  0.9    29    30     826    (-,-) 
  g94861__2802/Y                -       B1->Y R     OAI222X1        1  0.6    58    28     854    (-,-) 
  gen_pipe[8].Pipe_Xo_reg[17]/D -       -     R     DFFX4           1    -     -     0     854    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 29: MET (4 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[19]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     260                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y              -       A->Y  R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y              -       A->Y  F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y              -       A->Y  R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                     -       B->Y  F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y              -       A->Y  R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102699/Y              -       A->Y  F     CLKINVX4      25 19.1    38    25     782    (-,-) 
  g94765__6260/Y                -       BN->Y F     NAND4BBX1      1  0.9    56    55     837    (-,-) 
  g94446__2802/Y                -       B0->Y R     OAI211X1       1  0.6    33    23     860    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[19]/D -       -     R     DFFX4          1    -     -     0     860    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 30: MET (4 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[10]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102700/Y              -       A->Y   F     CLKINVX4      24 18.1    36    25     781    (-,-) 
  g96041/Y                      -       A0N->Y F     AOI2BB2X1      1  0.9    36    43     824    (-,-) 
  g95625__1705/Y                -       B1->Y  R     OAI222X1       1  0.6    58    30     854    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[10]/D -       -      R     DFFX4          1    -     -     0     854    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 31: MET (4 ps) Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[9]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Xo_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y             -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y             -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y             -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                    -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y             -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102700/Y             -       A->Y   F     CLKINVX4      24 18.1    36    25     781    (-,-) 
  g96333/Y                     -       A0N->Y F     AOI2BB2X1      1  0.9    37    43     824    (-,-) 
  g95887__7410/Y               -       B1->Y  R     OAI222X1       1  0.6    58    30     854    (-,-) 
  gen_pipe[4].Pipe_Xo_reg[9]/D -       -      R     DFFX4          1    -     -     0     854    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 32: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[14]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Zo_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10148/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Zo_reg[14]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 33: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[13]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Zo_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10159/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Zo_reg[13]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 34: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[10]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Zo_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10264/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Zo_reg[10]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 35: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[9]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Zo_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10304/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Zo_reg[9]/D     -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 36: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[8]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Zo_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10342/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Zo_reg[8]/D     -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 37: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[18]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Yo_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10207/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Yo_reg[18]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 38: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[15]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Yo_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10241/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Yo_reg[15]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 39: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[4]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Yo_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10448/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Yo_reg[4]/D     -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 40: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[20]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Xo_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10152/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Xo_reg[20]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 41: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[19]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Xo_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10161/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Xo_reg[19]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 42: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[18]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Xo_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10177/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Xo_reg[18]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 43: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[17]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Xo_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10204/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Xo_reg[17]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 44: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[15]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Xo_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10155/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Xo_reg[15]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 45: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[14]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Xo_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10166/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Xo_reg[14]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 46: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[13]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Xo_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10183/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Xo_reg[13]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 47: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[12]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Xo_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10217/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Xo_reg[12]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 48: MET (5 ps) Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[11]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[10].Pipe_Xo_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ena                               -       -     R     (arrival)     22 45.5     0     0     600    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10931/Y -       A->Y  F     CLKINVX4       9 22.4    38    20     620    (-,-) 
  gen_pipe[10].Pipe_drc_bufs10928/Y -       A->Y  R     CLKINVX4      30 37.6    69    42     662    (-,-) 
  gen_pipe[10].Pipe_g11093/Y        -       B->Y  F     NAND2BX4      24 20.2    75    50     711    (-,-) 
  gen_pipe[10].Pipe_g10649/Y        -       A->Y  R     INVX2         20 19.5    76    51     762    (-,-) 
  gen_pipe[10].Pipe_g10646/Y        -       A->Y  F     CLKINVX2      20 18.0    70    49     811    (-,-) 
  gen_pipe[10].Pipe_g10258/Y        -       A0->Y R     OAI222X1       1  0.6    59    42     854    (-,-) 
  gen_pipe[10].Pipe_Xo_reg[11]/D    -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 49: MET (5 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[15]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102700/Y              -       A->Y   F     CLKINVX4      24 18.1    36    25     781    (-,-) 
  g94915__2802/Y                -       A0N->Y F     AOI2BB2X1      1  0.9    36    43     824    (-,-) 
  g94702__7410/Y                -       B1->Y  R     OAI222X1       1  0.6    57    30     854    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[15]/D -       -      R     DFFX4          1    -     -     0     854    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 50: MET (5 ps) Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[12]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Xo_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)     22 45.5     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 66.3    30    16     616    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    23     639    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    33    24     663    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.6    56    34     697    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     732    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.8    31    24     757    (-,-) 
  drc_bufs102700/Y              -       A->Y   F     CLKINVX4      24 18.1    36    25     781    (-,-) 
  g95534__8246/Y                -       A0N->Y F     AOI2BB2X1      1  0.9    36    43     824    (-,-) 
  g95144__1666/Y                -       B1->Y  R     OAI222X1       1  0.6    56    30     854    (-,-) 
  gen_pipe[4].Pipe_Xo_reg[12]/D -       -      R     DFFX4          1    -     -     0     854    (-,-) 
#-------------------------------------------------------------------------------------------------------

