<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="uart_test1_processing_system7_0_0_synth_1" LaunchDir="C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.runs/uart_test1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="uart_test1_axi_gpio_0_0_synth_1" LaunchDir="C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.runs/uart_test1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="uart_test1_rst_ps7_0_50M_0_synth_1" LaunchDir="C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.runs/uart_test1_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="uart_test1_auto_pc_0_synth_1" LaunchDir="C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.runs/uart_test1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

