@misc{RISCOrgHistory,
title = {RISCV History},
author = {RISCV},
year = {2022},
url = {https://riscv.org/about/history/}
}

@inproceedings{ConfrontoISABook,
  title={Performance Evaluation of Various RISC Processor Systems: A Case Study on ARM, MIPS and RISC-V},
  author={Liu, Yu and Ye, Kejiang and Xu, Cheng-Zhong},
  booktitle={International Conference on Cloud Computing},
  pages={61--74},
  year={2021},
  organization={Springer}
}

@misc{CoreMark,
  author       = {Coremark by EEMBC},
  title        = "",
  year         = "",
  note         = "",
  url = {https://www.eembc.org/coremark/}
}

@manual{ISA,
 	year = {2017},
 	title = {riscv-spec-v2.2},
 	url ={https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf}
}

@misc{analysis_EEMBC,
  author       = {Alan R. Weiss },
  title        = "Dhrystone Benchmark ",
  year         = "2002",
  note         = "",
  url = {https://www.eembc.org/techlit/datasheets/dhrystone_wp.pdf}
}

@misc{DocH1,
title = {Documentazione nezha d1-h},
     author = "",
     year = "",
     url={ https://www.linuxadictos.com/it/allwinner-xuantie-c906-risc-v.html}
}


@misc{3stagesPipeline,
title = {arm developer},
     author = "",
     year = "",
     url={ https://developer.arm.com/documentation/ddi0337/e/Introduction/Execution-pipeline-stages}
}

@misc{blogArmRISC-V,
title = {RISC-V vs ARM: Which Instruction Set Architecture Will Dominate the Future?},
     author = "",
     year = "",
     url={ https://www.electropages.com/blog/2021/03/arm-vs-risc-v}
}