# riscv-myth-workshop
This is a basic RV32I RISC-V core that supports operand forwarding for RAW hazard, implemented in TL-Verilog
