
VFD_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e3c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08003f48  08003f48  00013f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040e0  080040e0  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  080040e0  080040e0  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  080040e0  080040e0  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040e0  080040e0  000140e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040e4  080040e4  000140e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080040e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  20000014  080040fc  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a8  080040fc  000201a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a123  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001965  00000000  00000000  0002a160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b38  00000000  00000000  0002bac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a98  00000000  00000000  0002c600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cb0  00000000  00000000  0002d098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b913  00000000  00000000  00043d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008432f  00000000  00000000  0004f65b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d398a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d50  00000000  00000000  000d39e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	08003f30 	.word	0x08003f30

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	08003f30 	.word	0x08003f30

0800014c <nrf24l01p_spi_ss>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void nrf24l01p_spi_ss(nrf24l01p_spi_ss_level_t level)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	// we will transmit data to nRF, MSB FIRST
	if (!level)
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	2b00      	cmp	r3, #0
 800015a:	d107      	bne.n	800016c <nrf24l01p_spi_ss+0x20>
		hspi2.Instance->CR1 &= ~(SPI_CR1_LSBFIRST);
 800015c:	4b0e      	ldr	r3, [pc, #56]	; (8000198 <nrf24l01p_spi_ss+0x4c>)
 800015e:	681b      	ldr	r3, [r3, #0]
 8000160:	681a      	ldr	r2, [r3, #0]
 8000162:	4b0d      	ldr	r3, [pc, #52]	; (8000198 <nrf24l01p_spi_ss+0x4c>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800016a:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(SPI2_nRF_CSn_GPIO_Port, SPI2_nRF_CSn_Pin, level);
 800016c:	79fb      	ldrb	r3, [r7, #7]
 800016e:	461a      	mov	r2, r3
 8000170:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000174:	4809      	ldr	r0, [pc, #36]	; (800019c <nrf24l01p_spi_ss+0x50>)
 8000176:	f001 fe6e 	bl	8001e56 <HAL_GPIO_WritePin>
	// we will transmit data to VFD, LSB FIRST
	if (level)
 800017a:	79fb      	ldrb	r3, [r7, #7]
 800017c:	2b00      	cmp	r3, #0
 800017e:	d007      	beq.n	8000190 <nrf24l01p_spi_ss+0x44>
		hspi2.Instance->CR1 |= SPI_CR1_LSBFIRST;
 8000180:	4b05      	ldr	r3, [pc, #20]	; (8000198 <nrf24l01p_spi_ss+0x4c>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	681a      	ldr	r2, [r3, #0]
 8000186:	4b04      	ldr	r3, [pc, #16]	; (8000198 <nrf24l01p_spi_ss+0x4c>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800018e:	601a      	str	r2, [r3, #0]
}
 8000190:	bf00      	nop
 8000192:	3708      	adds	r7, #8
 8000194:	46bd      	mov	sp, r7
 8000196:	bd80      	pop	{r7, pc}
 8000198:	20000050 	.word	0x20000050
 800019c:	40010c00 	.word	0x40010c00

080001a0 <nrf24l01p_spi_rw>:

uint8_t nrf24l01p_spi_rw(uint8_t value)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b086      	sub	sp, #24
 80001a4:	af02      	add	r7, sp, #8
 80001a6:	4603      	mov	r3, r0
 80001a8:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	HAL_SPI_TransmitReceive(&hspi2, &value, &data, 1, 100);
 80001aa:	f107 020f 	add.w	r2, r7, #15
 80001ae:	1df9      	adds	r1, r7, #7
 80001b0:	2364      	movs	r3, #100	; 0x64
 80001b2:	9300      	str	r3, [sp, #0]
 80001b4:	2301      	movs	r3, #1
 80001b6:	4804      	ldr	r0, [pc, #16]	; (80001c8 <nrf24l01p_spi_rw+0x28>)
 80001b8:	f003 fc46 	bl	8003a48 <HAL_SPI_TransmitReceive>
	return data;
 80001bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80001be:	4618      	mov	r0, r3
 80001c0:	3710      	adds	r7, #16
 80001c2:	46bd      	mov	sp, r7
 80001c4:	bd80      	pop	{r7, pc}
 80001c6:	bf00      	nop
 80001c8:	20000050 	.word	0x20000050

080001cc <vfd_update>:

void vfd_update(void) {
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b082      	sub	sp, #8
 80001d0:	af00      	add	r7, sp, #0
	uint8_t data = 0b11000000; // command 3, set address to 0
 80001d2:	23c0      	movs	r3, #192	; 0xc0
 80001d4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 0);
 80001d6:	2200      	movs	r2, #0
 80001d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001dc:	480d      	ldr	r0, [pc, #52]	; (8000214 <vfd_update+0x48>)
 80001de:	f001 fe3a 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, 0xffffffff);
 80001e2:	1df9      	adds	r1, r7, #7
 80001e4:	f04f 33ff 	mov.w	r3, #4294967295
 80001e8:	2201      	movs	r2, #1
 80001ea:	480b      	ldr	r0, [pc, #44]	; (8000218 <vfd_update+0x4c>)
 80001ec:	f003 faf0 	bl	80037d0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, vfd.arr1, sizeof(vfd.arr1), 0xffffffff);
 80001f0:	f04f 33ff 	mov.w	r3, #4294967295
 80001f4:	2221      	movs	r2, #33	; 0x21
 80001f6:	4909      	ldr	r1, [pc, #36]	; (800021c <vfd_update+0x50>)
 80001f8:	4807      	ldr	r0, [pc, #28]	; (8000218 <vfd_update+0x4c>)
 80001fa:	f003 fae9 	bl	80037d0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 1);
 80001fe:	2201      	movs	r2, #1
 8000200:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <vfd_update+0x48>)
 8000206:	f001 fe26 	bl	8001e56 <HAL_GPIO_WritePin>
}
 800020a:	bf00      	nop
 800020c:	3708      	adds	r7, #8
 800020e:	46bd      	mov	sp, r7
 8000210:	bd80      	pop	{r7, pc}
 8000212:	bf00      	nop
 8000214:	40010c00 	.word	0x40010c00
 8000218:	20000050 	.word	0x20000050
 800021c:	20000180 	.word	0x20000180

08000220 <do_microrl>:

void do_microrl(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
	return;
 8000224:	bf00      	nop
}
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr

0800022c <do_vfd_init>:


void do_vfd_init(void)
{
 800022c:	b5b0      	push	{r4, r5, r7, lr}
 800022e:	b094      	sub	sp, #80	; 0x50
 8000230:	af00      	add	r7, sp, #0
#define FULL_DEMO (0)
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 1); // put CS high
 8000232:	2201      	movs	r2, #1
 8000234:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000238:	48ca      	ldr	r0, [pc, #808]	; (8000564 <do_vfd_init+0x338>)
 800023a:	f001 fe0c 	bl	8001e56 <HAL_GPIO_WritePin>

	HAL_Delay(10);
 800023e:	200a      	movs	r0, #10
 8000240:	f001 fb66 	bl	8001910 <HAL_Delay>
	HAL_GPIO_WritePin(HV_EN_GPIO_Port, HV_EN_Pin, 1);
 8000244:	2201      	movs	r2, #1
 8000246:	2120      	movs	r1, #32
 8000248:	48c6      	ldr	r0, [pc, #792]	; (8000564 <do_vfd_init+0x338>)
 800024a:	f001 fe04 	bl	8001e56 <HAL_GPIO_WritePin>

	for (int i = 0; i < sizeof(vfd.arr1); i++) {
 800024e:	2300      	movs	r3, #0
 8000250:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000252:	e007      	b.n	8000264 <do_vfd_init+0x38>
		vfd.arr1[i] = 0xFF;
 8000254:	4ac4      	ldr	r2, [pc, #784]	; (8000568 <do_vfd_init+0x33c>)
 8000256:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000258:	4413      	add	r3, r2
 800025a:	22ff      	movs	r2, #255	; 0xff
 800025c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(vfd.arr1); i++) {
 800025e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000260:	3301      	adds	r3, #1
 8000262:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000264:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000266:	2b20      	cmp	r3, #32
 8000268:	d9f4      	bls.n	8000254 <do_vfd_init+0x28>
	}
	uint8_t data;

	data = 0b01000001; // command 2, write to LED port
 800026a:	2341      	movs	r3, #65	; 0x41
 800026c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 0);
 8000270:	2200      	movs	r2, #0
 8000272:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000276:	48bb      	ldr	r0, [pc, #748]	; (8000564 <do_vfd_init+0x338>)
 8000278:	f001 fded 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, 0xffffffff);
 800027c:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8000280:	f04f 33ff 	mov.w	r3, #4294967295
 8000284:	2201      	movs	r2, #1
 8000286:	48b9      	ldr	r0, [pc, #740]	; (800056c <do_vfd_init+0x340>)
 8000288:	f003 faa2 	bl	80037d0 <HAL_SPI_Transmit>
	HAL_Delay(10);
 800028c:	200a      	movs	r0, #10
 800028e:	f001 fb3f 	bl	8001910 <HAL_Delay>

	data = 0b1111; // disable LEDs
 8000292:	230f      	movs	r3, #15
 8000294:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	HAL_SPI_Transmit(&hspi2, &data, 1, 0xffffffff);
 8000298:	f107 0133 	add.w	r1, r7, #51	; 0x33
 800029c:	f04f 33ff 	mov.w	r3, #4294967295
 80002a0:	2201      	movs	r2, #1
 80002a2:	48b2      	ldr	r0, [pc, #712]	; (800056c <do_vfd_init+0x340>)
 80002a4:	f003 fa94 	bl	80037d0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 1);
 80002a8:	2201      	movs	r2, #1
 80002aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002ae:	48ad      	ldr	r0, [pc, #692]	; (8000564 <do_vfd_init+0x338>)
 80002b0:	f001 fdd1 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80002b4:	200a      	movs	r0, #10
 80002b6:	f001 fb2b 	bl	8001910 <HAL_Delay>

	//write twice, some strange problem with SPI init

	data = 0b01000001; // command 2, write to LED port
 80002ba:	2341      	movs	r3, #65	; 0x41
 80002bc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 0);
 80002c0:	2200      	movs	r2, #0
 80002c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002c6:	48a7      	ldr	r0, [pc, #668]	; (8000564 <do_vfd_init+0x338>)
 80002c8:	f001 fdc5 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, 0xffffffff);
 80002cc:	f107 0133 	add.w	r1, r7, #51	; 0x33
 80002d0:	f04f 33ff 	mov.w	r3, #4294967295
 80002d4:	2201      	movs	r2, #1
 80002d6:	48a5      	ldr	r0, [pc, #660]	; (800056c <do_vfd_init+0x340>)
 80002d8:	f003 fa7a 	bl	80037d0 <HAL_SPI_Transmit>
	HAL_Delay(10);
 80002dc:	200a      	movs	r0, #10
 80002de:	f001 fb17 	bl	8001910 <HAL_Delay>

	data = 0b1111; // disable LEDs
 80002e2:	230f      	movs	r3, #15
 80002e4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	HAL_SPI_Transmit(&hspi2, &data, 1, 0xffffffff);
 80002e8:	f107 0133 	add.w	r1, r7, #51	; 0x33
 80002ec:	f04f 33ff 	mov.w	r3, #4294967295
 80002f0:	2201      	movs	r2, #1
 80002f2:	489e      	ldr	r0, [pc, #632]	; (800056c <do_vfd_init+0x340>)
 80002f4:	f003 fa6c 	bl	80037d0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 1);
 80002f8:	2201      	movs	r2, #1
 80002fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002fe:	4899      	ldr	r0, [pc, #612]	; (8000564 <do_vfd_init+0x338>)
 8000300:	f001 fda9 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000304:	200a      	movs	r0, #10
 8000306:	f001 fb03 	bl	8001910 <HAL_Delay>

	data = 0b01000000; // command 2, write to Display port
 800030a:	2340      	movs	r3, #64	; 0x40
 800030c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 0);
 8000310:	2200      	movs	r2, #0
 8000312:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000316:	4893      	ldr	r0, [pc, #588]	; (8000564 <do_vfd_init+0x338>)
 8000318:	f001 fd9d 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, 0xffffffff);
 800031c:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8000320:	f04f 33ff 	mov.w	r3, #4294967295
 8000324:	2201      	movs	r2, #1
 8000326:	4891      	ldr	r0, [pc, #580]	; (800056c <do_vfd_init+0x340>)
 8000328:	f003 fa52 	bl	80037d0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 1);
 800032c:	2201      	movs	r2, #1
 800032e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000332:	488c      	ldr	r0, [pc, #560]	; (8000564 <do_vfd_init+0x338>)
 8000334:	f001 fd8f 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000338:	200a      	movs	r0, #10
 800033a:	f001 fae9 	bl	8001910 <HAL_Delay>
	vfd_update();
 800033e:	f7ff ff45 	bl	80001cc <vfd_update>
	HAL_Delay(10);
 8000342:	200a      	movs	r0, #10
 8000344:	f001 fae4 	bl	8001910 <HAL_Delay>
	// init display, 11 digits 17 segments
	data = 0b00000111; // command 1, 11 digits 17 segments
 8000348:	2307      	movs	r3, #7
 800034a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 0);
 800034e:	2200      	movs	r2, #0
 8000350:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000354:	4883      	ldr	r0, [pc, #524]	; (8000564 <do_vfd_init+0x338>)
 8000356:	f001 fd7e 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, 0xffffffff);
 800035a:	f107 0133 	add.w	r1, r7, #51	; 0x33
 800035e:	f04f 33ff 	mov.w	r3, #4294967295
 8000362:	2201      	movs	r2, #1
 8000364:	4881      	ldr	r0, [pc, #516]	; (800056c <do_vfd_init+0x340>)
 8000366:	f003 fa33 	bl	80037d0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 1);
 800036a:	2201      	movs	r2, #1
 800036c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000370:	487c      	ldr	r0, [pc, #496]	; (8000564 <do_vfd_init+0x338>)
 8000372:	f001 fd70 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000376:	200a      	movs	r0, #10
 8000378:	f001 faca 	bl	8001910 <HAL_Delay>
	data = 0b10000000; // command 4
 800037c:	2380      	movs	r3, #128	; 0x80
 800037e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	data |= 1 << 3; // enable/disable display
 8000382:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000386:	f043 0308 	orr.w	r3, r3, #8
 800038a:	b2db      	uxtb	r3, r3
 800038c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	data |= 0b111; // set brightness
 8000390:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000394:	f043 0307 	orr.w	r3, r3, #7
 8000398:	b2db      	uxtb	r3, r3
 800039a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 0);
 800039e:	2200      	movs	r2, #0
 80003a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003a4:	486f      	ldr	r0, [pc, #444]	; (8000564 <do_vfd_init+0x338>)
 80003a6:	f001 fd56 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, 0xffffffff);
 80003aa:	f107 0133 	add.w	r1, r7, #51	; 0x33
 80003ae:	f04f 33ff 	mov.w	r3, #4294967295
 80003b2:	2201      	movs	r2, #1
 80003b4:	486d      	ldr	r0, [pc, #436]	; (800056c <do_vfd_init+0x340>)
 80003b6:	f003 fa0b 	bl	80037d0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 1);
 80003ba:	2201      	movs	r2, #1
 80003bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003c0:	4868      	ldr	r0, [pc, #416]	; (8000564 <do_vfd_init+0x338>)
 80003c2:	f001 fd48 	bl	8001e56 <HAL_GPIO_WritePin>
		do_microrl();
	}


	//erase everything... just in case
	clr_vfd();
 80003c6:	f001 fa01 	bl	80017cc <clr_vfd>

	data = 0b10000000; // command 4
 80003ca:	2380      	movs	r3, #128	; 0x80
 80003cc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	data |= 1 << 3; // enable/disable display
 80003d0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80003d4:	f043 0308 	orr.w	r3, r3, #8
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	data |= 0b111; // set max brightness
 80003de:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80003e2:	f043 0307 	orr.w	r3, r3, #7
 80003e6:	b2db      	uxtb	r3, r3
 80003e8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 0);
 80003ec:	2200      	movs	r2, #0
 80003ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003f2:	485c      	ldr	r0, [pc, #368]	; (8000564 <do_vfd_init+0x338>)
 80003f4:	f001 fd2f 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, 0xffffffff);
 80003f8:	f107 0133 	add.w	r1, r7, #51	; 0x33
 80003fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000400:	2201      	movs	r2, #1
 8000402:	485a      	ldr	r0, [pc, #360]	; (800056c <do_vfd_init+0x340>)
 8000404:	f003 f9e4 	bl	80037d0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 1);
 8000408:	2201      	movs	r2, #1
 800040a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800040e:	4855      	ldr	r0, [pc, #340]	; (8000564 <do_vfd_init+0x338>)
 8000410:	f001 fd21 	bl	8001e56 <HAL_GPIO_WritePin>

	// fill everything
	for (int j = 1; j < 15; j++) {
 8000414:	2301      	movs	r3, #1
 8000416:	64bb      	str	r3, [r7, #72]	; 0x48
 8000418:	e03b      	b.n	8000492 <do_vfd_init+0x266>
		uint32_t temp = 1 << j;
 800041a:	2201      	movs	r2, #1
 800041c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800041e:	fa02 f303 	lsl.w	r3, r2, r3
 8000422:	637b      	str	r3, [r7, #52]	; 0x34
		for (int i = 1; i < 11; i++) {
 8000424:	2301      	movs	r3, #1
 8000426:	647b      	str	r3, [r7, #68]	; 0x44
 8000428:	e026      	b.n	8000478 <do_vfd_init+0x24c>
			for (int b = 0; b < 3; b++) {
 800042a:	2300      	movs	r3, #0
 800042c:	643b      	str	r3, [r7, #64]	; 0x40
 800042e:	e01d      	b.n	800046c <do_vfd_init+0x240>
				vfd.arr2[i][b] |= (temp >> (b << 3)) & 0xFF;
 8000430:	494d      	ldr	r1, [pc, #308]	; (8000568 <do_vfd_init+0x33c>)
 8000432:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000434:	4613      	mov	r3, r2
 8000436:	005b      	lsls	r3, r3, #1
 8000438:	4413      	add	r3, r2
 800043a:	18ca      	adds	r2, r1, r3
 800043c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800043e:	4413      	add	r3, r2
 8000440:	781a      	ldrb	r2, [r3, #0]
 8000442:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000444:	00db      	lsls	r3, r3, #3
 8000446:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000448:	fa21 f303 	lsr.w	r3, r1, r3
 800044c:	b2db      	uxtb	r3, r3
 800044e:	4313      	orrs	r3, r2
 8000450:	b2d8      	uxtb	r0, r3
 8000452:	4945      	ldr	r1, [pc, #276]	; (8000568 <do_vfd_init+0x33c>)
 8000454:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000456:	4613      	mov	r3, r2
 8000458:	005b      	lsls	r3, r3, #1
 800045a:	4413      	add	r3, r2
 800045c:	18ca      	adds	r2, r1, r3
 800045e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000460:	4413      	add	r3, r2
 8000462:	4602      	mov	r2, r0
 8000464:	701a      	strb	r2, [r3, #0]
			for (int b = 0; b < 3; b++) {
 8000466:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000468:	3301      	adds	r3, #1
 800046a:	643b      	str	r3, [r7, #64]	; 0x40
 800046c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800046e:	2b02      	cmp	r3, #2
 8000470:	ddde      	ble.n	8000430 <do_vfd_init+0x204>
		for (int i = 1; i < 11; i++) {
 8000472:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000474:	3301      	adds	r3, #1
 8000476:	647b      	str	r3, [r7, #68]	; 0x44
 8000478:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800047a:	2b0a      	cmp	r3, #10
 800047c:	ddd5      	ble.n	800042a <do_vfd_init+0x1fe>
			}
		}
		vfd_update();
 800047e:	f7ff fea5 	bl	80001cc <vfd_update>
		HAL_Delay(100);
 8000482:	2064      	movs	r0, #100	; 0x64
 8000484:	f001 fa44 	bl	8001910 <HAL_Delay>
		do_microrl();
 8000488:	f7ff feca 	bl	8000220 <do_microrl>
	for (int j = 1; j < 15; j++) {
 800048c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800048e:	3301      	adds	r3, #1
 8000490:	64bb      	str	r3, [r7, #72]	; 0x48
 8000492:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000494:	2b0e      	cmp	r3, #14
 8000496:	ddc0      	ble.n	800041a <do_vfd_init+0x1ee>
	}

	const uint8_t arr[][2] = {
 8000498:	4b35      	ldr	r3, [pc, #212]	; (8000570 <do_vfd_init+0x344>)
 800049a:	463c      	mov	r4, r7
 800049c:	461d      	mov	r5, r3
 800049e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004aa:	682b      	ldr	r3, [r5, #0]
 80004ac:	8023      	strh	r3, [r4, #0]
			{ 9, 16 },
			{ 10, 16 },
			{ 10, 15 },
	};

	for (int j = 0; j < sizeof(arr) / 2; j++) {
 80004ae:	2300      	movs	r3, #0
 80004b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80004b2:	e047      	b.n	8000544 <do_vfd_init+0x318>
		for (int b = 0; b < 3; b++)
 80004b4:	2300      	movs	r3, #0
 80004b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80004b8:	e037      	b.n	800052a <do_vfd_init+0x2fe>
			vfd.arr2[arr[j][0]][b] |= ((1 << arr[j][1]) >> (b << 3)) & 0xFF;
 80004ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80004bc:	005b      	lsls	r3, r3, #1
 80004be:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80004c2:	4413      	add	r3, r2
 80004c4:	f813 3c50 	ldrb.w	r3, [r3, #-80]
 80004c8:	4619      	mov	r1, r3
 80004ca:	4a27      	ldr	r2, [pc, #156]	; (8000568 <do_vfd_init+0x33c>)
 80004cc:	460b      	mov	r3, r1
 80004ce:	005b      	lsls	r3, r3, #1
 80004d0:	440b      	add	r3, r1
 80004d2:	441a      	add	r2, r3
 80004d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80004d6:	4413      	add	r3, r2
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	b25a      	sxtb	r2, r3
 80004dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80004de:	005b      	lsls	r3, r3, #1
 80004e0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80004e4:	440b      	add	r3, r1
 80004e6:	f813 3c4f 	ldrb.w	r3, [r3, #-79]
 80004ea:	4619      	mov	r1, r3
 80004ec:	2301      	movs	r3, #1
 80004ee:	fa03 f101 	lsl.w	r1, r3, r1
 80004f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80004f4:	00db      	lsls	r3, r3, #3
 80004f6:	fa41 f303 	asr.w	r3, r1, r3
 80004fa:	b25b      	sxtb	r3, r3
 80004fc:	4313      	orrs	r3, r2
 80004fe:	b25a      	sxtb	r2, r3
 8000500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000502:	005b      	lsls	r3, r3, #1
 8000504:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8000508:	440b      	add	r3, r1
 800050a:	f813 3c50 	ldrb.w	r3, [r3, #-80]
 800050e:	4619      	mov	r1, r3
 8000510:	b2d0      	uxtb	r0, r2
 8000512:	4a15      	ldr	r2, [pc, #84]	; (8000568 <do_vfd_init+0x33c>)
 8000514:	460b      	mov	r3, r1
 8000516:	005b      	lsls	r3, r3, #1
 8000518:	440b      	add	r3, r1
 800051a:	441a      	add	r2, r3
 800051c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800051e:	4413      	add	r3, r2
 8000520:	4602      	mov	r2, r0
 8000522:	701a      	strb	r2, [r3, #0]
		for (int b = 0; b < 3; b++)
 8000524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000526:	3301      	adds	r3, #1
 8000528:	63bb      	str	r3, [r7, #56]	; 0x38
 800052a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800052c:	2b02      	cmp	r3, #2
 800052e:	ddc4      	ble.n	80004ba <do_vfd_init+0x28e>
		vfd_update();
 8000530:	f7ff fe4c 	bl	80001cc <vfd_update>
		HAL_Delay(50);
 8000534:	2032      	movs	r0, #50	; 0x32
 8000536:	f001 f9eb 	bl	8001910 <HAL_Delay>
		do_microrl();
 800053a:	f7ff fe71 	bl	8000220 <do_microrl>
	for (int j = 0; j < sizeof(arr) / 2; j++) {
 800053e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000540:	3301      	adds	r3, #1
 8000542:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000544:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000546:	2b18      	cmp	r3, #24
 8000548:	d9b4      	bls.n	80004b4 <do_vfd_init+0x288>
	}

	HAL_Delay(300);
 800054a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800054e:	f001 f9df 	bl	8001910 <HAL_Delay>

	str2vfd("TEST BOARD");
 8000552:	4808      	ldr	r0, [pc, #32]	; (8000574 <do_vfd_init+0x348>)
 8000554:	f001 f8b4 	bl	80016c0 <str2vfd>

	vfd_update();
 8000558:	f7ff fe38 	bl	80001cc <vfd_update>
}
 800055c:	bf00      	nop
 800055e:	3750      	adds	r7, #80	; 0x50
 8000560:	46bd      	mov	sp, r7
 8000562:	bdb0      	pop	{r4, r5, r7, pc}
 8000564:	40010c00 	.word	0x40010c00
 8000568:	20000180 	.word	0x20000180
 800056c:	20000050 	.word	0x20000050
 8000570:	08003f54 	.word	0x08003f54
 8000574:	08003f48 	.word	0x08003f48

08000578 <vfd_leds>:

void vfd_leds(uint8_t leds)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0b01000001; // command 2, write to LED port
 8000582:	2341      	movs	r3, #65	; 0x41
 8000584:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 0);
 8000586:	2200      	movs	r2, #0
 8000588:	f44f 7180 	mov.w	r1, #256	; 0x100
 800058c:	4811      	ldr	r0, [pc, #68]	; (80005d4 <vfd_leds+0x5c>)
 800058e:	f001 fc62 	bl	8001e56 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, 0xffffffff);
 8000592:	f107 010f 	add.w	r1, r7, #15
 8000596:	f04f 33ff 	mov.w	r3, #4294967295
 800059a:	2201      	movs	r2, #1
 800059c:	480e      	ldr	r0, [pc, #56]	; (80005d8 <vfd_leds+0x60>)
 800059e:	f003 f917 	bl	80037d0 <HAL_SPI_Transmit>

	data = (~leds)&0b1111;
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	43db      	mvns	r3, r3
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	f003 030f 	and.w	r3, r3, #15
 80005ac:	b2db      	uxtb	r3, r3
 80005ae:	73fb      	strb	r3, [r7, #15]

	HAL_SPI_Transmit(&hspi2, &data, 1, 0xffffffff);
 80005b0:	f107 010f 	add.w	r1, r7, #15
 80005b4:	f04f 33ff 	mov.w	r3, #4294967295
 80005b8:	2201      	movs	r2, #1
 80005ba:	4807      	ldr	r0, [pc, #28]	; (80005d8 <vfd_leds+0x60>)
 80005bc:	f003 f908 	bl	80037d0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, 1);
 80005c0:	2201      	movs	r2, #1
 80005c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005c6:	4803      	ldr	r0, [pc, #12]	; (80005d4 <vfd_leds+0x5c>)
 80005c8:	f001 fc45 	bl	8001e56 <HAL_GPIO_WritePin>
}
 80005cc:	bf00      	nop
 80005ce:	3710      	adds	r7, #16
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	40010c00 	.word	0x40010c00
 80005d8:	20000050 	.word	0x20000050

080005dc <do_leds>:

void do_leds(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	static uint8_t tick_counter = 0;
	if (HAL_GetTick() - last_time < 500)
 80005e2:	f001 f98b 	bl	80018fc <HAL_GetTick>
 80005e6:	4602      	mov	r2, r0
 80005e8:	4b2c      	ldr	r3, [pc, #176]	; (800069c <do_leds+0xc0>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	1ad3      	subs	r3, r2, r3
 80005ee:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80005f2:	d34f      	bcc.n	8000694 <do_leds+0xb8>
		return;
	last_time = HAL_GetTick();
 80005f4:	f001 f982 	bl	80018fc <HAL_GetTick>
 80005f8:	4603      	mov	r3, r0
 80005fa:	4a28      	ldr	r2, [pc, #160]	; (800069c <do_leds+0xc0>)
 80005fc:	6013      	str	r3, [r2, #0]
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80005fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000602:	4827      	ldr	r0, [pc, #156]	; (80006a0 <do_leds+0xc4>)
 8000604:	f001 fc3f 	bl	8001e86 <HAL_GPIO_TogglePin>
	bool PB1 = HAL_GPIO_ReadPin(PB1_GPIO_Port, PB1_Pin);
 8000608:	2102      	movs	r1, #2
 800060a:	4826      	ldr	r0, [pc, #152]	; (80006a4 <do_leds+0xc8>)
 800060c:	f001 fc0c 	bl	8001e28 <HAL_GPIO_ReadPin>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	bf14      	ite	ne
 8000616:	2301      	movne	r3, #1
 8000618:	2300      	moveq	r3, #0
 800061a:	71fb      	strb	r3, [r7, #7]
	bool PB2 = HAL_GPIO_ReadPin(PB2_GPIO_Port, PB2_Pin);
 800061c:	2104      	movs	r1, #4
 800061e:	4821      	ldr	r0, [pc, #132]	; (80006a4 <do_leds+0xc8>)
 8000620:	f001 fc02 	bl	8001e28 <HAL_GPIO_ReadPin>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	bf14      	ite	ne
 800062a:	2301      	movne	r3, #1
 800062c:	2300      	moveq	r3, #0
 800062e:	71bb      	strb	r3, [r7, #6]
	if (PB1 || PB2)
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d102      	bne.n	800063c <do_leds+0x60>
 8000636:	79bb      	ldrb	r3, [r7, #6]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d02c      	beq.n	8000696 <do_leds+0xba>
	{
		vfd_leds((1<<((tick_counter >> 1)&0b11)));
 800063c:	4b1a      	ldr	r3, [pc, #104]	; (80006a8 <do_leds+0xcc>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	085b      	lsrs	r3, r3, #1
 8000642:	b2db      	uxtb	r3, r3
 8000644:	f003 0303 	and.w	r3, r3, #3
 8000648:	2201      	movs	r2, #1
 800064a:	fa02 f303 	lsl.w	r3, r2, r3
 800064e:	b2db      	uxtb	r3, r3
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff ff91 	bl	8000578 <vfd_leds>
		if (PB1)
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d00d      	beq.n	8000678 <do_leds+0x9c>
		{
			tick_counter++;
 800065c:	4b12      	ldr	r3, [pc, #72]	; (80006a8 <do_leds+0xcc>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	3301      	adds	r3, #1
 8000662:	b2da      	uxtb	r2, r3
 8000664:	4b10      	ldr	r3, [pc, #64]	; (80006a8 <do_leds+0xcc>)
 8000666:	701a      	strb	r2, [r3, #0]
			clr_vfd();
 8000668:	f001 f8b0 	bl	80017cc <clr_vfd>
			str2vfd("PB1 OKAY");
 800066c:	480f      	ldr	r0, [pc, #60]	; (80006ac <do_leds+0xd0>)
 800066e:	f001 f827 	bl	80016c0 <str2vfd>
			vfd_update();
 8000672:	f7ff fdab 	bl	80001cc <vfd_update>
 8000676:	e00e      	b.n	8000696 <do_leds+0xba>
		}
		else
		{
			tick_counter--;
 8000678:	4b0b      	ldr	r3, [pc, #44]	; (80006a8 <do_leds+0xcc>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	3b01      	subs	r3, #1
 800067e:	b2da      	uxtb	r2, r3
 8000680:	4b09      	ldr	r3, [pc, #36]	; (80006a8 <do_leds+0xcc>)
 8000682:	701a      	strb	r2, [r3, #0]
			clr_vfd();
 8000684:	f001 f8a2 	bl	80017cc <clr_vfd>
			str2vfd("PB2 OKAY");
 8000688:	4809      	ldr	r0, [pc, #36]	; (80006b0 <do_leds+0xd4>)
 800068a:	f001 f819 	bl	80016c0 <str2vfd>
			vfd_update();
 800068e:	f7ff fd9d 	bl	80001cc <vfd_update>
 8000692:	e000      	b.n	8000696 <do_leds+0xba>
		return;
 8000694:	bf00      	nop
	}
	else
	{
		//vfd_leds(0);
	}
}
 8000696:	3708      	adds	r7, #8
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	20000030 	.word	0x20000030
 80006a0:	40011000 	.word	0x40011000
 80006a4:	40010c00 	.word	0x40010c00
 80006a8:	20000034 	.word	0x20000034
 80006ac:	08003f88 	.word	0x08003f88
 80006b0:	08003f94 	.word	0x08003f94

080006b4 <read.6589>:

void do_fram_test(void)
{
	bool read(void)
	{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b088      	sub	sp, #32
 80006b8:	af04      	add	r7, sp, #16
 80006ba:	f8c7 c004 	str.w	ip, [r7, #4]
		uint8_t temp;
		HAL_I2C_Mem_Read(&hi2c1, 0b10100000, 0x42, 1, &temp, 1, 10);
 80006be:	230a      	movs	r3, #10
 80006c0:	9302      	str	r3, [sp, #8]
 80006c2:	2301      	movs	r3, #1
 80006c4:	9301      	str	r3, [sp, #4]
 80006c6:	f107 030f 	add.w	r3, r7, #15
 80006ca:	9300      	str	r3, [sp, #0]
 80006cc:	2301      	movs	r3, #1
 80006ce:	2242      	movs	r2, #66	; 0x42
 80006d0:	21a0      	movs	r1, #160	; 0xa0
 80006d2:	480f      	ldr	r0, [pc, #60]	; (8000710 <read.6589+0x5c>)
 80006d4:	f001 fe2e 	bl	8002334 <HAL_I2C_Mem_Read>
		if (temp != 0x42)
 80006d8:	7bfb      	ldrb	r3, [r7, #15]
 80006da:	2b42      	cmp	r3, #66	; 0x42
 80006dc:	d001      	beq.n	80006e2 <read.6589+0x2e>
			return false;
 80006de:	2300      	movs	r3, #0
 80006e0:	e012      	b.n	8000708 <read.6589+0x54>
		HAL_I2C_Mem_Read(&hi2c1, 0b10100010, 0x5A, 1, &temp, 1, 10);
 80006e2:	230a      	movs	r3, #10
 80006e4:	9302      	str	r3, [sp, #8]
 80006e6:	2301      	movs	r3, #1
 80006e8:	9301      	str	r3, [sp, #4]
 80006ea:	f107 030f 	add.w	r3, r7, #15
 80006ee:	9300      	str	r3, [sp, #0]
 80006f0:	2301      	movs	r3, #1
 80006f2:	225a      	movs	r2, #90	; 0x5a
 80006f4:	21a2      	movs	r1, #162	; 0xa2
 80006f6:	4806      	ldr	r0, [pc, #24]	; (8000710 <read.6589+0x5c>)
 80006f8:	f001 fe1c 	bl	8002334 <HAL_I2C_Mem_Read>
		if (temp != 0xA5)
 80006fc:	7bfb      	ldrb	r3, [r7, #15]
 80006fe:	2ba5      	cmp	r3, #165	; 0xa5
 8000700:	d001      	beq.n	8000706 <read.6589+0x52>
			return false;
 8000702:	2300      	movs	r3, #0
 8000704:	e000      	b.n	8000708 <read.6589+0x54>
		return true;
 8000706:	2301      	movs	r3, #1
	}
 8000708:	4618      	mov	r0, r3
 800070a:	3710      	adds	r7, #16
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	200000a8 	.word	0x200000a8

08000714 <do_fram_test>:
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b0c6      	sub	sp, #280	; 0x118
 8000718:	af04      	add	r7, sp, #16
void do_fram_test(void)
 800071a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800071e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
		HAL_I2C_Mem_Write(&hi2c1, 0b10100000, 0x42, 1, &temp, 1, 10);
		temp = 0xA5;
		HAL_I2C_Mem_Write(&hi2c1, 0b10100010, 0x5A, 1, &temp, 1, 10);
	}
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 200)
 8000722:	f001 f8eb 	bl	80018fc <HAL_GetTick>
 8000726:	4602      	mov	r2, r0
 8000728:	4b5e      	ldr	r3, [pc, #376]	; (80008a4 <do_fram_test+0x190>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	1ad3      	subs	r3, r2, r3
 800072e:	2bc7      	cmp	r3, #199	; 0xc7
 8000730:	f240 80b3 	bls.w	800089a <do_fram_test+0x186>
		return;
	bool PB1 = HAL_GPIO_ReadPin(PB1_GPIO_Port, PB1_Pin);
 8000734:	2102      	movs	r1, #2
 8000736:	485c      	ldr	r0, [pc, #368]	; (80008a8 <do_fram_test+0x194>)
 8000738:	f001 fb76 	bl	8001e28 <HAL_GPIO_ReadPin>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	bf14      	ite	ne
 8000742:	2301      	movne	r3, #1
 8000744:	2300      	moveq	r3, #0
 8000746:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	bool PB2 = HAL_GPIO_ReadPin(PB2_GPIO_Port, PB2_Pin);
 800074a:	2104      	movs	r1, #4
 800074c:	4856      	ldr	r0, [pc, #344]	; (80008a8 <do_fram_test+0x194>)
 800074e:	f001 fb6b 	bl	8001e28 <HAL_GPIO_ReadPin>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	bf14      	ite	ne
 8000758:	2301      	movne	r3, #1
 800075a:	2300      	moveq	r3, #0
 800075c:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
	if (PB1 && PB2)
 8000760:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8000764:	2b00      	cmp	r3, #0
 8000766:	f000 8092 	beq.w	800088e <do_fram_test+0x17a>
 800076a:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800076e:	2b00      	cmp	r3, #0
 8000770:	f000 808d 	beq.w	800088e <do_fram_test+0x17a>
	{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0); // turn led on
 8000774:	2200      	movs	r2, #0
 8000776:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800077a:	484c      	ldr	r0, [pc, #304]	; (80008ac <do_fram_test+0x198>)
 800077c:	f001 fb6b 	bl	8001e56 <HAL_GPIO_WritePin>
		vfd_leds(0b1111);
 8000780:	200f      	movs	r0, #15
 8000782:	f7ff fef9 	bl	8000578 <vfd_leds>
		HAL_Delay(500);
 8000786:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800078a:	f001 f8c1 	bl	8001910 <HAL_Delay>
		if (read())
 800078e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000792:	469c      	mov	ip, r3
 8000794:	f7ff ff8e 	bl	80006b4 <read.6589>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d00a      	beq.n	80007b4 <do_fram_test+0xa0>
		{
			vfd_leds(0b0100);
 800079e:	2004      	movs	r0, #4
 80007a0:	f7ff feea 	bl	8000578 <vfd_leds>
			clr_vfd();
 80007a4:	f001 f812 	bl	80017cc <clr_vfd>
			str2vfd("FRAM FOUND");
 80007a8:	4841      	ldr	r0, [pc, #260]	; (80008b0 <do_fram_test+0x19c>)
 80007aa:	f000 ff89 	bl	80016c0 <str2vfd>
			vfd_update();
 80007ae:	f7ff fd0d 	bl	80001cc <vfd_update>
 80007b2:	e028      	b.n	8000806 <do_fram_test+0xf2>
		}
		else
		{
			vfd_leds(0b0001);
 80007b4:	2001      	movs	r0, #1
 80007b6:	f7ff fedf 	bl	8000578 <vfd_leds>
			write();
 80007ba:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80007be:	469c      	mov	ip, r3
 80007c0:	f000 f87e 	bl	80008c0 <write.6593>
			HAL_Delay(500);
 80007c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007c8:	f001 f8a2 	bl	8001910 <HAL_Delay>
			if (read())
 80007cc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80007d0:	469c      	mov	ip, r3
 80007d2:	f7ff ff6f 	bl	80006b4 <read.6589>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d00a      	beq.n	80007f2 <do_fram_test+0xde>
			{
				vfd_leds(0b0011);
 80007dc:	2003      	movs	r0, #3
 80007de:	f7ff fecb 	bl	8000578 <vfd_leds>
				clr_vfd();
 80007e2:	f000 fff3 	bl	80017cc <clr_vfd>
				str2vfd("FRAM OKAY");
 80007e6:	4833      	ldr	r0, [pc, #204]	; (80008b4 <do_fram_test+0x1a0>)
 80007e8:	f000 ff6a 	bl	80016c0 <str2vfd>
				vfd_update();
 80007ec:	f7ff fcee 	bl	80001cc <vfd_update>
 80007f0:	e009      	b.n	8000806 <do_fram_test+0xf2>
			}
			else
			{
				vfd_leds(0b1000);
 80007f2:	2008      	movs	r0, #8
 80007f4:	f7ff fec0 	bl	8000578 <vfd_leds>
				clr_vfd();
 80007f8:	f000 ffe8 	bl	80017cc <clr_vfd>
				str2vfd("NO FRAM!");
 80007fc:	482e      	ldr	r0, [pc, #184]	; (80008b8 <do_fram_test+0x1a4>)
 80007fe:	f000 ff5f 	bl	80016c0 <str2vfd>
				vfd_update();
 8000802:	f7ff fce3 	bl	80001cc <vfd_update>
			}
		}

		while(HAL_GPIO_ReadPin(PB1_GPIO_Port, PB1_Pin));
 8000806:	bf00      	nop
 8000808:	2102      	movs	r1, #2
 800080a:	4827      	ldr	r0, [pc, #156]	; (80008a8 <do_fram_test+0x194>)
 800080c:	f001 fb0c 	bl	8001e28 <HAL_GPIO_ReadPin>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d1f8      	bne.n	8000808 <do_fram_test+0xf4>
		if (HAL_GPIO_ReadPin(PB2_GPIO_Port, PB2_Pin))
 8000816:	2104      	movs	r1, #4
 8000818:	4823      	ldr	r0, [pc, #140]	; (80008a8 <do_fram_test+0x194>)
 800081a:	f001 fb05 	bl	8001e28 <HAL_GPIO_ReadPin>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d034      	beq.n	800088e <do_fram_test+0x17a>
		{
			// PB2 still pressed, erase RAM
			vfd_leds(0b1001);
 8000824:	2009      	movs	r0, #9
 8000826:	f7ff fea7 	bl	8000578 <vfd_leds>
			uint8_t zero[256] = {0};
 800082a:	463b      	mov	r3, r7
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
 8000830:	3304      	adds	r3, #4
 8000832:	22fc      	movs	r2, #252	; 0xfc
 8000834:	2100      	movs	r1, #0
 8000836:	4618      	mov	r0, r3
 8000838:	f003 fb72 	bl	8003f20 <memset>
			//first half
			HAL_I2C_Mem_Write(&hi2c1, 0b10100000, 0, 1, zero, sizeof(zero), 200);
 800083c:	23c8      	movs	r3, #200	; 0xc8
 800083e:	9302      	str	r3, [sp, #8]
 8000840:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000844:	9301      	str	r3, [sp, #4]
 8000846:	463b      	mov	r3, r7
 8000848:	9300      	str	r3, [sp, #0]
 800084a:	2301      	movs	r3, #1
 800084c:	2200      	movs	r2, #0
 800084e:	21a0      	movs	r1, #160	; 0xa0
 8000850:	481a      	ldr	r0, [pc, #104]	; (80008bc <do_fram_test+0x1a8>)
 8000852:	f001 fc75 	bl	8002140 <HAL_I2C_Mem_Write>
			//second half
			HAL_I2C_Mem_Write(&hi2c1, 0b10100010, 0, 1, zero, sizeof(zero), 200);
 8000856:	23c8      	movs	r3, #200	; 0xc8
 8000858:	9302      	str	r3, [sp, #8]
 800085a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800085e:	9301      	str	r3, [sp, #4]
 8000860:	463b      	mov	r3, r7
 8000862:	9300      	str	r3, [sp, #0]
 8000864:	2301      	movs	r3, #1
 8000866:	2200      	movs	r2, #0
 8000868:	21a2      	movs	r1, #162	; 0xa2
 800086a:	4814      	ldr	r0, [pc, #80]	; (80008bc <do_fram_test+0x1a8>)
 800086c:	f001 fc68 	bl	8002140 <HAL_I2C_Mem_Write>
			HAL_Delay(500);
 8000870:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000874:	f001 f84c 	bl	8001910 <HAL_Delay>
			vfd_leds(0b1010);
 8000878:	200a      	movs	r0, #10
 800087a:	f7ff fe7d 	bl	8000578 <vfd_leds>
			while (HAL_GPIO_ReadPin(PB2_GPIO_Port, PB2_Pin));
 800087e:	bf00      	nop
 8000880:	2104      	movs	r1, #4
 8000882:	4809      	ldr	r0, [pc, #36]	; (80008a8 <do_fram_test+0x194>)
 8000884:	f001 fad0 	bl	8001e28 <HAL_GPIO_ReadPin>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d1f8      	bne.n	8000880 <do_fram_test+0x16c>
		}
	}
	last_time = HAL_GetTick();
 800088e:	f001 f835 	bl	80018fc <HAL_GetTick>
 8000892:	4603      	mov	r3, r0
 8000894:	4a03      	ldr	r2, [pc, #12]	; (80008a4 <do_fram_test+0x190>)
 8000896:	6013      	str	r3, [r2, #0]
 8000898:	e000      	b.n	800089c <do_fram_test+0x188>
		return;
 800089a:	bf00      	nop
}
 800089c:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	20000038 	.word	0x20000038
 80008a8:	40010c00 	.word	0x40010c00
 80008ac:	40011000 	.word	0x40011000
 80008b0:	08003fa0 	.word	0x08003fa0
 80008b4:	08003fac 	.word	0x08003fac
 80008b8:	08003fb8 	.word	0x08003fb8
 80008bc:	200000a8 	.word	0x200000a8

080008c0 <write.6593>:
	{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b088      	sub	sp, #32
 80008c4:	af04      	add	r7, sp, #16
 80008c6:	f8c7 c004 	str.w	ip, [r7, #4]
		uint8_t temp = 0x42;
 80008ca:	2342      	movs	r3, #66	; 0x42
 80008cc:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(&hi2c1, 0b10100000, 0x42, 1, &temp, 1, 10);
 80008ce:	230a      	movs	r3, #10
 80008d0:	9302      	str	r3, [sp, #8]
 80008d2:	2301      	movs	r3, #1
 80008d4:	9301      	str	r3, [sp, #4]
 80008d6:	f107 030f 	add.w	r3, r7, #15
 80008da:	9300      	str	r3, [sp, #0]
 80008dc:	2301      	movs	r3, #1
 80008de:	2242      	movs	r2, #66	; 0x42
 80008e0:	21a0      	movs	r1, #160	; 0xa0
 80008e2:	480b      	ldr	r0, [pc, #44]	; (8000910 <write.6593+0x50>)
 80008e4:	f001 fc2c 	bl	8002140 <HAL_I2C_Mem_Write>
		temp = 0xA5;
 80008e8:	23a5      	movs	r3, #165	; 0xa5
 80008ea:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(&hi2c1, 0b10100010, 0x5A, 1, &temp, 1, 10);
 80008ec:	230a      	movs	r3, #10
 80008ee:	9302      	str	r3, [sp, #8]
 80008f0:	2301      	movs	r3, #1
 80008f2:	9301      	str	r3, [sp, #4]
 80008f4:	f107 030f 	add.w	r3, r7, #15
 80008f8:	9300      	str	r3, [sp, #0]
 80008fa:	2301      	movs	r3, #1
 80008fc:	225a      	movs	r2, #90	; 0x5a
 80008fe:	21a2      	movs	r1, #162	; 0xa2
 8000900:	4803      	ldr	r0, [pc, #12]	; (8000910 <write.6593+0x50>)
 8000902:	f001 fc1d 	bl	8002140 <HAL_I2C_Mem_Write>
	}
 8000906:	bf00      	nop
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	200000a8 	.word	0x200000a8

08000914 <delay>:
};

uint8_t address[5] = { 0x31, 0x41, 0x59, 0x26, 0x56 };

void delay(uint32_t delay)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
	HAL_Delay(delay);
 800091c:	6878      	ldr	r0, [r7, #4]
 800091e:	f000 fff7 	bl	8001910 <HAL_Delay>
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <nrf_init_tx>:

void nrf_init_tx(uint8_t *address)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	b082      	sub	sp, #8
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]
    nrf24l01p_get_clear_irq_flags();
 8000932:	f000 faa8 	bl	8000e86 <nrf24l01p_get_clear_irq_flags>
    nrf24l01p_close_pipe(NRF24L01P_ALL);
 8000936:	20ff      	movs	r0, #255	; 0xff
 8000938:	f000 fb3f 	bl	8000fba <nrf24l01p_close_pipe>
    nrf24l01p_open_pipe(NRF24L01P_TX, false);
 800093c:	2100      	movs	r1, #0
 800093e:	2006      	movs	r0, #6
 8000940:	f000 fae4 	bl	8000f0c <nrf24l01p_open_pipe>
    nrf24l01p_set_crc_mode(NRF24L01P_CRC_16BIT);
 8000944:	2003      	movs	r0, #3
 8000946:	f000 fac6 	bl	8000ed6 <nrf24l01p_set_crc_mode>
    nrf24l01p_set_address_width(NRF24L01P_AW_5BYTES);
 800094a:	2005      	movs	r0, #5
 800094c:	f000 fba1 	bl	8001092 <nrf24l01p_set_address_width>
    nrf24l01p_set_address(NRF24L01P_TX, address);
 8000950:	6879      	ldr	r1, [r7, #4]
 8000952:	2006      	movs	r0, #6
 8000954:	f000 fb73 	bl	800103e <nrf24l01p_set_address>
    nrf24l01p_set_operation_mode(NRF24L01P_PTX);
 8000958:	2000      	movs	r0, #0
 800095a:	f000 fbc8 	bl	80010ee <nrf24l01p_set_operation_mode>
    nrf24l01p_set_rf_channel(NRF_CHANNEL);
 800095e:	207b      	movs	r0, #123	; 0x7b
 8000960:	f000 fc02 	bl	8001168 <nrf24l01p_set_rf_channel>

    nrf24l01p_set_power_mode(NRF24L01P_PWR_UP);
 8000964:	2001      	movs	r0, #1
 8000966:	f000 fbe1 	bl	800112c <nrf24l01p_set_power_mode>
    delay(NRF_POWER_UP_DELAY);
 800096a:	2002      	movs	r0, #2
 800096c:	f7ff ffd2 	bl	8000914 <delay>
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}

08000978 <nrf_init_rx>:

void nrf_init_rx(uint8_t *address)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
    nrf24l01p_get_clear_irq_flags();
 8000980:	f000 fa81 	bl	8000e86 <nrf24l01p_get_clear_irq_flags>
    nrf24l01p_close_pipe(NRF24L01P_ALL);
 8000984:	20ff      	movs	r0, #255	; 0xff
 8000986:	f000 fb18 	bl	8000fba <nrf24l01p_close_pipe>
    nrf24l01p_open_pipe(NRF24L01P_PIPE0, false);
 800098a:	2100      	movs	r1, #0
 800098c:	2000      	movs	r0, #0
 800098e:	f000 fabd 	bl	8000f0c <nrf24l01p_open_pipe>
    nrf24l01p_set_crc_mode(NRF24L01P_CRC_16BIT);
 8000992:	2003      	movs	r0, #3
 8000994:	f000 fa9f 	bl	8000ed6 <nrf24l01p_set_crc_mode>
    nrf24l01p_set_address_width(NRF24L01P_AW_5BYTES);
 8000998:	2005      	movs	r0, #5
 800099a:	f000 fb7a 	bl	8001092 <nrf24l01p_set_address_width>
    nrf24l01p_set_address(NRF24L01P_PIPE0, address);
 800099e:	6879      	ldr	r1, [r7, #4]
 80009a0:	2000      	movs	r0, #0
 80009a2:	f000 fb4c 	bl	800103e <nrf24l01p_set_address>
    nrf24l01p_set_operation_mode(NRF24L01P_PRX);
 80009a6:	2001      	movs	r0, #1
 80009a8:	f000 fba1 	bl	80010ee <nrf24l01p_set_operation_mode>
    nrf24l01p_set_rx_payload_width(NRF24L01P_PIPE0, NRF_PAYLOAD_LENGTH);
 80009ac:	210a      	movs	r1, #10
 80009ae:	2000      	movs	r0, #0
 80009b0:	f000 fb7f 	bl	80010b2 <nrf24l01p_set_rx_payload_width>
    nrf24l01p_set_rf_channel(NRF_CHANNEL);
 80009b4:	207b      	movs	r0, #123	; 0x7b
 80009b6:	f000 fbd7 	bl	8001168 <nrf24l01p_set_rf_channel>

    nrf24l01p_set_power_mode(NRF24L01P_PWR_UP);
 80009ba:	2001      	movs	r0, #1
 80009bc:	f000 fbb6 	bl	800112c <nrf24l01p_set_power_mode>
    delay(NRF_POWER_UP_DELAY);
 80009c0:	2002      	movs	r0, #2
 80009c2:	f7ff ffa7 	bl	8000914 <delay>
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
	...

080009d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009d6:	f000 ff39 	bl	800184c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009da:	f000 f90d 	bl	8000bf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009de:	f000 f9b5 	bl	8000d4c <MX_GPIO_Init>
  MX_SPI2_Init();
 80009e2:	f000 f97d 	bl	8000ce0 <MX_SPI2_Init>
  MX_I2C1_Init();
 80009e6:	f000 f94d 	bl	8000c84 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  __HAL_SPI_ENABLE(&hspi2);
 80009ea:	4b79      	ldr	r3, [pc, #484]	; (8000bd0 <main+0x200>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	4b77      	ldr	r3, [pc, #476]	; (8000bd0 <main+0x200>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80009f8:	601a      	str	r2, [r3, #0]

  uint8_t test;
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 80009fa:	2001      	movs	r0, #1
 80009fc:	f7ff fba6 	bl	800014c <nrf24l01p_spi_ss>

	// hold PB1 to enable tx
	bool rx = !HAL_GPIO_ReadPin(PB1_GPIO_Port, PB1_Pin);
 8000a00:	2102      	movs	r1, #2
 8000a02:	4874      	ldr	r0, [pc, #464]	; (8000bd4 <main+0x204>)
 8000a04:	f001 fa10 	bl	8001e28 <HAL_GPIO_ReadPin>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	bf0c      	ite	eq
 8000a0e:	2301      	moveq	r3, #1
 8000a10:	2300      	movne	r3, #0
 8000a12:	73fb      	strb	r3, [r7, #15]
	if (!rx)
 8000a14:	7bfb      	ldrb	r3, [r7, #15]
 8000a16:	f083 0301 	eor.w	r3, r3, #1
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d005      	beq.n	8000a2c <main+0x5c>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 8000a20:	2200      	movs	r2, #0
 8000a22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a26:	486c      	ldr	r0, [pc, #432]	; (8000bd8 <main+0x208>)
 8000a28:	f001 fa15 	bl	8001e56 <HAL_GPIO_WritePin>

  do_vfd_init();
 8000a2c:	f7ff fbfe 	bl	800022c <do_vfd_init>
  test = nrf24l01p_nop();
 8000a30:	f000 fbf3 	bl	800121a <nrf24l01p_nop>
 8000a34:	4603      	mov	r3, r0
 8000a36:	73bb      	strb	r3, [r7, #14]
  if (test == 0b1110)
 8000a38:	7bbb      	ldrb	r3, [r7, #14]
 8000a3a:	2b0e      	cmp	r3, #14
 8000a3c:	d104      	bne.n	8000a48 <main+0x78>
  {
	  str2vfd("NRF24L01+");
 8000a3e:	4867      	ldr	r0, [pc, #412]	; (8000bdc <main+0x20c>)
 8000a40:	f000 fe3e 	bl	80016c0 <str2vfd>
	  vfd_update();
 8000a44:	f7ff fbc2 	bl	80001cc <vfd_update>
  }

  if (rx)
 8000a48:	7bfb      	ldrb	r3, [r7, #15]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d008      	beq.n	8000a60 <main+0x90>
  {
	  nrf_init_rx(address);
 8000a4e:	4864      	ldr	r0, [pc, #400]	; (8000be0 <main+0x210>)
 8000a50:	f7ff ff92 	bl	8000978 <nrf_init_rx>
	  // enable read
	  HAL_GPIO_WritePin(nRF_CE_GPIO_Port, nRF_CE_Pin, 1);
 8000a54:	2201      	movs	r2, #1
 8000a56:	2101      	movs	r1, #1
 8000a58:	485e      	ldr	r0, [pc, #376]	; (8000bd4 <main+0x204>)
 8000a5a:	f001 f9fc 	bl	8001e56 <HAL_GPIO_WritePin>
 8000a5e:	e002      	b.n	8000a66 <main+0x96>
  }
  else
	  nrf_init_tx(address);
 8000a60:	485f      	ldr	r0, [pc, #380]	; (8000be0 <main+0x210>)
 8000a62:	f7ff ff62 	bl	800092a <nrf_init_tx>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  do_leds();
 8000a66:	f7ff fdb9 	bl	80005dc <do_leds>
	  do_fram_test();
 8000a6a:	f7ff fe53 	bl	8000714 <do_fram_test>

	  static uint32_t last_active_time = 0;

		bool PB1 = HAL_GPIO_ReadPin(PB1_GPIO_Port, PB1_Pin);
 8000a6e:	2102      	movs	r1, #2
 8000a70:	4858      	ldr	r0, [pc, #352]	; (8000bd4 <main+0x204>)
 8000a72:	f001 f9d9 	bl	8001e28 <HAL_GPIO_ReadPin>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	bf14      	ite	ne
 8000a7c:	2301      	movne	r3, #1
 8000a7e:	2300      	moveq	r3, #0
 8000a80:	737b      	strb	r3, [r7, #13]
		bool PB2 = HAL_GPIO_ReadPin(PB2_GPIO_Port, PB2_Pin);
 8000a82:	2104      	movs	r1, #4
 8000a84:	4853      	ldr	r0, [pc, #332]	; (8000bd4 <main+0x204>)
 8000a86:	f001 f9cf 	bl	8001e28 <HAL_GPIO_ReadPin>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	bf14      	ite	ne
 8000a90:	2301      	movne	r3, #1
 8000a92:	2300      	moveq	r3, #0
 8000a94:	733b      	strb	r3, [r7, #12]

	  static uint32_t last_time = 0;
	  if (HAL_GetTick() - last_time > (rx?110:100))
 8000a96:	f000 ff31 	bl	80018fc <HAL_GetTick>
 8000a9a:	4602      	mov	r2, r0
 8000a9c:	4b51      	ldr	r3, [pc, #324]	; (8000be4 <main+0x214>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	7bfa      	ldrb	r2, [r7, #15]
 8000aa4:	2a00      	cmp	r2, #0
 8000aa6:	d001      	beq.n	8000aac <main+0xdc>
 8000aa8:	226e      	movs	r2, #110	; 0x6e
 8000aaa:	e000      	b.n	8000aae <main+0xde>
 8000aac:	2264      	movs	r2, #100	; 0x64
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	d2d9      	bcs.n	8000a66 <main+0x96>
	  {
		  if (rx)
 8000ab2:	7bfb      	ldrb	r3, [r7, #15]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d030      	beq.n	8000b1a <main+0x14a>
		  {
			  if (nrf24l01p_get_irq_flags() & (1 << NRF24L01P_IRQ_RX_DR))
 8000ab8:	f000 fa03 	bl	8000ec2 <nrf24l01p_get_irq_flags>
 8000abc:	4603      	mov	r3, r0
 8000abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d052      	beq.n	8000b6c <main+0x19c>
			  {
				  last_active_time = HAL_GetTick();
 8000ac6:	f000 ff19 	bl	80018fc <HAL_GetTick>
 8000aca:	4603      	mov	r3, r0
 8000acc:	4a46      	ldr	r2, [pc, #280]	; (8000be8 <main+0x218>)
 8000ace:	6013      	str	r3, [r2, #0]
				  nrf24l01p_clear_irq_flag(NRF24L01P_IRQ_RX_DR);
 8000ad0:	2006      	movs	r0, #6
 8000ad2:	f000 f9e4 	bl	8000e9e <nrf24l01p_clear_irq_flag>

				  uint8_t payload[NRF_PAYLOAD_LENGTH];

				  while (!nrf24l01p_rx_fifo_empty())
 8000ad6:	e003      	b.n	8000ae0 <main+0x110>
					  nrf24l01p_read_rx_payload(payload);
 8000ad8:	463b      	mov	r3, r7
 8000ada:	4618      	mov	r0, r3
 8000adc:	f000 fb90 	bl	8001200 <nrf24l01p_read_rx_payload>
				  while (!nrf24l01p_rx_fifo_empty())
 8000ae0:	f000 fb50 	bl	8001184 <nrf24l01p_rx_fifo_empty>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	f083 0301 	eor.w	r3, r3, #1
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d1f3      	bne.n	8000ad8 <main+0x108>

				 if (payload[0] == 1)
 8000af0:	783b      	ldrb	r3, [r7, #0]
 8000af2:	2b01      	cmp	r3, #1
 8000af4:	d108      	bne.n	8000b08 <main+0x138>
				 {
					 vfd_leds(0b0100);
 8000af6:	2004      	movs	r0, #4
 8000af8:	f7ff fd3e 	bl	8000578 <vfd_leds>
					 str2vfd("RX PB1");
 8000afc:	483b      	ldr	r0, [pc, #236]	; (8000bec <main+0x21c>)
 8000afe:	f000 fddf 	bl	80016c0 <str2vfd>
					 vfd_update();
 8000b02:	f7ff fb63 	bl	80001cc <vfd_update>
 8000b06:	e031      	b.n	8000b6c <main+0x19c>
				 }
				 else
				 {
					 vfd_leds(0b0010);
 8000b08:	2002      	movs	r0, #2
 8000b0a:	f7ff fd35 	bl	8000578 <vfd_leds>
					 str2vfd("RX PB2");
 8000b0e:	4838      	ldr	r0, [pc, #224]	; (8000bf0 <main+0x220>)
 8000b10:	f000 fdd6 	bl	80016c0 <str2vfd>
					 vfd_update();
 8000b14:	f7ff fb5a 	bl	80001cc <vfd_update>
 8000b18:	e028      	b.n	8000b6c <main+0x19c>
				  //vfd_leds(0b0000);
			  }
		  }
		  else
		  {
			if (PB1 || PB2)
 8000b1a:	7b7b      	ldrb	r3, [r7, #13]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d102      	bne.n	8000b26 <main+0x156>
 8000b20:	7b3b      	ldrb	r3, [r7, #12]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d022      	beq.n	8000b6c <main+0x19c>
			{
				static uint8_t payload[NRF_PAYLOAD_LENGTH];
				memset(payload, 0x44, sizeof(payload));
 8000b26:	220a      	movs	r2, #10
 8000b28:	2144      	movs	r1, #68	; 0x44
 8000b2a:	4832      	ldr	r0, [pc, #200]	; (8000bf4 <main+0x224>)
 8000b2c:	f003 f9f8 	bl	8003f20 <memset>
				payload[0] = PB1;
 8000b30:	7b7a      	ldrb	r2, [r7, #13]
 8000b32:	4b30      	ldr	r3, [pc, #192]	; (8000bf4 <main+0x224>)
 8000b34:	701a      	strb	r2, [r3, #0]
				nrf24l01p_write_tx_payload(payload, sizeof(payload));
 8000b36:	210a      	movs	r1, #10
 8000b38:	482e      	ldr	r0, [pc, #184]	; (8000bf4 <main+0x224>)
 8000b3a:	f000 fb2f 	bl	800119c <nrf24l01p_write_tx_payload>

				HAL_GPIO_WritePin(nRF_CE_GPIO_Port, nRF_CE_Pin, 1);
 8000b3e:	2201      	movs	r2, #1
 8000b40:	2101      	movs	r1, #1
 8000b42:	4824      	ldr	r0, [pc, #144]	; (8000bd4 <main+0x204>)
 8000b44:	f001 f987 	bl	8001e56 <HAL_GPIO_WritePin>
				HAL_Delay(1);
 8000b48:	2001      	movs	r0, #1
 8000b4a:	f000 fee1 	bl	8001910 <HAL_Delay>
				HAL_GPIO_WritePin(nRF_CE_GPIO_Port, nRF_CE_Pin, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2101      	movs	r1, #1
 8000b52:	4820      	ldr	r0, [pc, #128]	; (8000bd4 <main+0x204>)
 8000b54:	f001 f97f 	bl	8001e56 <HAL_GPIO_WritePin>

				do {} while (!(nrf24l01p_get_irq_flags() & (1 << NRF24L01P_IRQ_TX_DS)));
 8000b58:	f000 f9b3 	bl	8000ec2 <nrf24l01p_get_irq_flags>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	f003 0320 	and.w	r3, r3, #32
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d0f8      	beq.n	8000b58 <main+0x188>
				nrf24l01p_clear_irq_flag(NRF24L01P_IRQ_TX_DS);
 8000b66:	2005      	movs	r0, #5
 8000b68:	f000 f999 	bl	8000e9e <nrf24l01p_clear_irq_flag>
			}

		  }


		  if (PB1 || PB2)
 8000b6c:	7b7b      	ldrb	r3, [r7, #13]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d102      	bne.n	8000b78 <main+0x1a8>
 8000b72:	7b3b      	ldrb	r3, [r7, #12]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d004      	beq.n	8000b82 <main+0x1b2>
			  last_active_time = HAL_GetTick();
 8000b78:	f000 fec0 	bl	80018fc <HAL_GetTick>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	4a1a      	ldr	r2, [pc, #104]	; (8000be8 <main+0x218>)
 8000b80:	6013      	str	r3, [r2, #0]

		  if (HAL_GetTick() - last_active_time > 100)
 8000b82:	f000 febb 	bl	80018fc <HAL_GetTick>
 8000b86:	4602      	mov	r2, r0
 8000b88:	4b17      	ldr	r3, [pc, #92]	; (8000be8 <main+0x218>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	2b64      	cmp	r3, #100	; 0x64
 8000b90:	d902      	bls.n	8000b98 <main+0x1c8>
			  vfd_leds(0);
 8000b92:	2000      	movs	r0, #0
 8000b94:	f7ff fcf0 	bl	8000578 <vfd_leds>

		  if (HAL_GetTick() - last_active_time > 10000)
 8000b98:	f000 feb0 	bl	80018fc <HAL_GetTick>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	4b12      	ldr	r3, [pc, #72]	; (8000be8 <main+0x218>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	1ad3      	subs	r3, r2, r3
 8000ba4:	f242 7210 	movw	r2, #10000	; 0x2710
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d905      	bls.n	8000bb8 <main+0x1e8>
			  HAL_GPIO_WritePin(HV_EN_GPIO_Port, HV_EN_Pin, 0);
 8000bac:	2200      	movs	r2, #0
 8000bae:	2120      	movs	r1, #32
 8000bb0:	4808      	ldr	r0, [pc, #32]	; (8000bd4 <main+0x204>)
 8000bb2:	f001 f950 	bl	8001e56 <HAL_GPIO_WritePin>
 8000bb6:	e004      	b.n	8000bc2 <main+0x1f2>
		  else
			  HAL_GPIO_WritePin(HV_EN_GPIO_Port, HV_EN_Pin, 1);
 8000bb8:	2201      	movs	r2, #1
 8000bba:	2120      	movs	r1, #32
 8000bbc:	4805      	ldr	r0, [pc, #20]	; (8000bd4 <main+0x204>)
 8000bbe:	f001 f94a 	bl	8001e56 <HAL_GPIO_WritePin>

		  last_time = HAL_GetTick();
 8000bc2:	f000 fe9b 	bl	80018fc <HAL_GetTick>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	4a06      	ldr	r2, [pc, #24]	; (8000be4 <main+0x214>)
 8000bca:	6013      	str	r3, [r2, #0]
  {
 8000bcc:	e74b      	b.n	8000a66 <main+0x96>
 8000bce:	bf00      	nop
 8000bd0:	20000050 	.word	0x20000050
 8000bd4:	40010c00 	.word	0x40010c00
 8000bd8:	40011000 	.word	0x40011000
 8000bdc:	08003fc4 	.word	0x08003fc4
 8000be0:	20000000 	.word	0x20000000
 8000be4:	2000003c 	.word	0x2000003c
 8000be8:	20000040 	.word	0x20000040
 8000bec:	08003fd0 	.word	0x08003fd0
 8000bf0:	08003fd8 	.word	0x08003fd8
 8000bf4:	20000044 	.word	0x20000044

08000bf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b090      	sub	sp, #64	; 0x40
 8000bfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfe:	f107 0318 	add.w	r3, r7, #24
 8000c02:	2228      	movs	r2, #40	; 0x28
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f003 f98a 	bl	8003f20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c22:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000c24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c28:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c36:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c38:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000c3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c3e:	f107 0318 	add.w	r3, r7, #24
 8000c42:	4618      	mov	r0, r3
 8000c44:	f002 f938 	bl	8002eb8 <HAL_RCC_OscConfig>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8000c4e:	f000 f915 	bl	8000e7c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c52:	230f      	movs	r3, #15
 8000c54:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c56:	2302      	movs	r3, #2
 8000c58:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c68:	1d3b      	adds	r3, r7, #4
 8000c6a:	2102      	movs	r1, #2
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f002 fba3 	bl	80033b8 <HAL_RCC_ClockConfig>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000c78:	f000 f900 	bl	8000e7c <Error_Handler>
  }
}
 8000c7c:	bf00      	nop
 8000c7e:	3740      	adds	r7, #64	; 0x40
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c88:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <MX_I2C1_Init+0x50>)
 8000c8a:	4a13      	ldr	r2, [pc, #76]	; (8000cd8 <MX_I2C1_Init+0x54>)
 8000c8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c8e:	4b11      	ldr	r3, [pc, #68]	; (8000cd4 <MX_I2C1_Init+0x50>)
 8000c90:	4a12      	ldr	r2, [pc, #72]	; (8000cdc <MX_I2C1_Init+0x58>)
 8000c92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c94:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <MX_I2C1_Init+0x50>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <MX_I2C1_Init+0x50>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <MX_I2C1_Init+0x50>)
 8000ca2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ca6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <MX_I2C1_Init+0x50>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000cae:	4b09      	ldr	r3, [pc, #36]	; (8000cd4 <MX_I2C1_Init+0x50>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cb4:	4b07      	ldr	r3, [pc, #28]	; (8000cd4 <MX_I2C1_Init+0x50>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cba:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <MX_I2C1_Init+0x50>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cc0:	4804      	ldr	r0, [pc, #16]	; (8000cd4 <MX_I2C1_Init+0x50>)
 8000cc2:	f001 f8f9 	bl	8001eb8 <HAL_I2C_Init>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ccc:	f000 f8d6 	bl	8000e7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	200000a8 	.word	0x200000a8
 8000cd8:	40005400 	.word	0x40005400
 8000cdc:	000186a0 	.word	0x000186a0

08000ce0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ce4:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000ce6:	4a18      	ldr	r2, [pc, #96]	; (8000d48 <MX_SPI2_Init+0x68>)
 8000ce8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000cea:	4b16      	ldr	r3, [pc, #88]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000cec:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000cf0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000cf2:	4b14      	ldr	r3, [pc, #80]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cf8:	4b12      	ldr	r3, [pc, #72]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cfe:	4b11      	ldr	r3, [pc, #68]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d04:	4b0f      	ldr	r3, [pc, #60]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d0a:	4b0e      	ldr	r3, [pc, #56]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000d0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d10:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000d12:	4b0c      	ldr	r3, [pc, #48]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000d14:	2218      	movs	r2, #24
 8000d16:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8000d18:	4b0a      	ldr	r3, [pc, #40]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000d1a:	2280      	movs	r2, #128	; 0x80
 8000d1c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d1e:	4b09      	ldr	r3, [pc, #36]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d24:	4b07      	ldr	r3, [pc, #28]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000d2a:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000d2c:	220a      	movs	r2, #10
 8000d2e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d30:	4804      	ldr	r0, [pc, #16]	; (8000d44 <MX_SPI2_Init+0x64>)
 8000d32:	f002 fcc9 	bl	80036c8 <HAL_SPI_Init>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000d3c:	f000 f89e 	bl	8000e7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000d40:	bf00      	nop
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	20000050 	.word	0x20000050
 8000d48:	40003800 	.word	0x40003800

08000d4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b088      	sub	sp, #32
 8000d50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d52:	f107 0310 	add.w	r3, r7, #16
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	609a      	str	r2, [r3, #8]
 8000d5e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d60:	4b42      	ldr	r3, [pc, #264]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	4a41      	ldr	r2, [pc, #260]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000d66:	f043 0310 	orr.w	r3, r3, #16
 8000d6a:	6193      	str	r3, [r2, #24]
 8000d6c:	4b3f      	ldr	r3, [pc, #252]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	f003 0310 	and.w	r3, r3, #16
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d78:	4b3c      	ldr	r3, [pc, #240]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000d7a:	699b      	ldr	r3, [r3, #24]
 8000d7c:	4a3b      	ldr	r2, [pc, #236]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000d7e:	f043 0320 	orr.w	r3, r3, #32
 8000d82:	6193      	str	r3, [r2, #24]
 8000d84:	4b39      	ldr	r3, [pc, #228]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	f003 0320 	and.w	r3, r3, #32
 8000d8c:	60bb      	str	r3, [r7, #8]
 8000d8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d90:	4b36      	ldr	r3, [pc, #216]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	4a35      	ldr	r2, [pc, #212]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000d96:	f043 0308 	orr.w	r3, r3, #8
 8000d9a:	6193      	str	r3, [r2, #24]
 8000d9c:	4b33      	ldr	r3, [pc, #204]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000d9e:	699b      	ldr	r3, [r3, #24]
 8000da0:	f003 0308 	and.w	r3, r3, #8
 8000da4:	607b      	str	r3, [r7, #4]
 8000da6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da8:	4b30      	ldr	r3, [pc, #192]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000daa:	699b      	ldr	r3, [r3, #24]
 8000dac:	4a2f      	ldr	r2, [pc, #188]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000dae:	f043 0304 	orr.w	r3, r3, #4
 8000db2:	6193      	str	r3, [r2, #24]
 8000db4:	4b2d      	ldr	r3, [pc, #180]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	f003 0304 	and.w	r3, r3, #4
 8000dbc:	603b      	str	r3, [r7, #0]
 8000dbe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc6:	482a      	ldr	r0, [pc, #168]	; (8000e70 <MX_GPIO_Init+0x124>)
 8000dc8:	f001 f845 	bl	8001e56 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, nRF_CE_Pin|SPI2_nRF_CSn_Pin|HV_EN_Pin, GPIO_PIN_RESET);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f241 0121 	movw	r1, #4129	; 0x1021
 8000dd2:	4828      	ldr	r0, [pc, #160]	; (8000e74 <MX_GPIO_Init+0x128>)
 8000dd4:	f001 f83f 	bl	8001e56 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PU_GPIO_Port, USB_PU_Pin, GPIO_PIN_RESET);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dde:	4826      	ldr	r0, [pc, #152]	; (8000e78 <MX_GPIO_Init+0x12c>)
 8000de0:	f001 f839 	bl	8001e56 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, GPIO_PIN_SET);
 8000de4:	2201      	movs	r2, #1
 8000de6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dea:	4822      	ldr	r0, [pc, #136]	; (8000e74 <MX_GPIO_Init+0x128>)
 8000dec:	f001 f833 	bl	8001e56 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000df0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000df4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df6:	2301      	movs	r3, #1
 8000df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000e02:	f107 0310 	add.w	r3, r7, #16
 8000e06:	4619      	mov	r1, r3
 8000e08:	4819      	ldr	r0, [pc, #100]	; (8000e70 <MX_GPIO_Init+0x124>)
 8000e0a:	f000 fe89 	bl	8001b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : nRF_CE_Pin SPI2_nRF_CSn_Pin HV_EN_Pin PT6315_STB_Pin */
  GPIO_InitStruct.Pin = nRF_CE_Pin|SPI2_nRF_CSn_Pin|HV_EN_Pin|PT6315_STB_Pin;
 8000e0e:	f241 1321 	movw	r3, #4385	; 0x1121
 8000e12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e14:	2301      	movs	r3, #1
 8000e16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e20:	f107 0310 	add.w	r3, r7, #16
 8000e24:	4619      	mov	r1, r3
 8000e26:	4813      	ldr	r0, [pc, #76]	; (8000e74 <MX_GPIO_Init+0x128>)
 8000e28:	f000 fe7a 	bl	8001b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1_Pin PB2_Pin */
  GPIO_InitStruct.Pin = PB1_Pin|PB2_Pin;
 8000e2c:	2306      	movs	r3, #6
 8000e2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e38:	f107 0310 	add.w	r3, r7, #16
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	480d      	ldr	r0, [pc, #52]	; (8000e74 <MX_GPIO_Init+0x128>)
 8000e40:	f000 fe6e 	bl	8001b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PU_Pin */
  GPIO_InitStruct.Pin = USB_PU_Pin;
 8000e44:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e52:	2302      	movs	r3, #2
 8000e54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_PU_GPIO_Port, &GPIO_InitStruct);
 8000e56:	f107 0310 	add.w	r3, r7, #16
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4806      	ldr	r0, [pc, #24]	; (8000e78 <MX_GPIO_Init+0x12c>)
 8000e5e:	f000 fe5f 	bl	8001b20 <HAL_GPIO_Init>

}
 8000e62:	bf00      	nop
 8000e64:	3720      	adds	r7, #32
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40021000 	.word	0x40021000
 8000e70:	40011000 	.word	0x40011000
 8000e74:	40010c00 	.word	0x40010c00
 8000e78:	40010800 	.word	0x40010800

08000e7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e80:	b672      	cpsid	i
}
 8000e82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e84:	e7fe      	b.n	8000e84 <Error_Handler+0x8>

08000e86 <nrf24l01p_get_clear_irq_flags>:
{
  nrf24l01p_write_reg(NRF24L01P_CONFIG, BIT_COND(nrf24l01p_read_reg(NRF24L01P_CONFIG), int_source, !irq_state));
}

uint8_t nrf24l01p_get_clear_irq_flags(void)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	af00      	add	r7, sp, #0
  enum { IRQ_FLAGS = BIT(NRF24L01P_IRQ_MAX_RT) | BIT(NRF24L01P_IRQ_TX_DS) | BIT(NRF24L01P_IRQ_RX_DR) };
  return nrf24l01p_write_reg(NRF24L01P_STATUS, IRQ_FLAGS) & IRQ_FLAGS;
 8000e8a:	2170      	movs	r1, #112	; 0x70
 8000e8c:	2007      	movs	r0, #7
 8000e8e:	f000 f9e6 	bl	800125e <nrf24l01p_write_reg>
 8000e92:	4603      	mov	r3, r0
 8000e94:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000e98:	b2db      	uxtb	r3, r3
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <nrf24l01p_clear_irq_flag>:

void nrf24l01p_clear_irq_flag(nrf24l01p_irq_source_t int_source)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b082      	sub	sp, #8
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_STATUS, BIT(int_source));
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	2201      	movs	r2, #1
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	2007      	movs	r0, #7
 8000eb6:	f000 f9d2 	bl	800125e <nrf24l01p_write_reg>
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <nrf24l01p_get_irq_flags>:
{
  return !(nrf24l01p_read_reg(NRF24L01P_CONFIG) & BIT(int_type));
}

uint8_t nrf24l01p_get_irq_flags(void)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	af00      	add	r7, sp, #0
  return nrf24l01p_nop() & (BIT(6)|BIT(5)|BIT(4));
 8000ec6:	f000 f9a8 	bl	800121a <nrf24l01p_nop>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000ed0:	b2db      	uxtb	r3, r3
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <nrf24l01p_set_crc_mode>:

void nrf24l01p_set_crc_mode(nrf24l01p_crc_mode_t crc_mode)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	4603      	mov	r3, r0
 8000ede:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_CONFIG, (nrf24l01p_read_reg(NRF24L01P_CONFIG) & ~(BIT(3)|BIT(2))) | ((uint8_t)crc_mode<<2u));
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f000 f9a3 	bl	800122c <nrf24l01p_read_reg>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	b25b      	sxtb	r3, r3
 8000eea:	f023 030c 	bic.w	r3, r3, #12
 8000eee:	b25a      	sxtb	r2, r3
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	b25b      	sxtb	r3, r3
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	b25b      	sxtb	r3, r3
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	4619      	mov	r1, r3
 8000efe:	2000      	movs	r0, #0
 8000f00:	f000 f9ad 	bl	800125e <nrf24l01p_write_reg>
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <nrf24l01p_open_pipe>:

void nrf24l01p_open_pipe(nrf24l01p_address_t pipe_num, bool auto_ack)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	460a      	mov	r2, r1
 8000f16:	71fb      	strb	r3, [r7, #7]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	71bb      	strb	r3, [r7, #6]
  switch(pipe_num)
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	2b05      	cmp	r3, #5
 8000f20:	dc02      	bgt.n	8000f28 <nrf24l01p_open_pipe+0x1c>
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	da03      	bge.n	8000f2e <nrf24l01p_open_pipe+0x22>
      else
        nrf24l01p_write_reg(NRF24L01P_EN_AA, 0);
      break;
      
    default:
      break;
 8000f26:	e044      	b.n	8000fb2 <nrf24l01p_open_pipe+0xa6>
  switch(pipe_num)
 8000f28:	2bff      	cmp	r3, #255	; 0xff
 8000f2a:	d031      	beq.n	8000f90 <nrf24l01p_open_pipe+0x84>
      break;
 8000f2c:	e041      	b.n	8000fb2 <nrf24l01p_open_pipe+0xa6>
      nrf24l01p_write_reg(NRF24L01P_EN_RXADDR, nrf24l01p_read_reg(NRF24L01P_EN_RXADDR) | BIT(pipe_num));
 8000f2e:	2002      	movs	r0, #2
 8000f30:	f000 f97c 	bl	800122c <nrf24l01p_read_reg>
 8000f34:	4603      	mov	r3, r0
 8000f36:	b25a      	sxtb	r2, r3
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f40:	b25b      	sxtb	r3, r3
 8000f42:	4313      	orrs	r3, r2
 8000f44:	b25b      	sxtb	r3, r3
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	4619      	mov	r1, r3
 8000f4a:	2002      	movs	r0, #2
 8000f4c:	f000 f987 	bl	800125e <nrf24l01p_write_reg>
      nrf24l01p_write_reg(NRF24L01P_EN_AA, BIT_COND(nrf24l01p_read_reg(NRF24L01P_EN_AA), pipe_num, auto_ack));
 8000f50:	2001      	movs	r0, #1
 8000f52:	f000 f96b 	bl	800122c <nrf24l01p_read_reg>
 8000f56:	4603      	mov	r3, r0
 8000f58:	b25a      	sxtb	r2, r3
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f62:	b25b      	sxtb	r3, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	4013      	ands	r3, r2
 8000f6a:	b25a      	sxtb	r2, r3
 8000f6c:	79bb      	ldrb	r3, [r7, #6]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d005      	beq.n	8000f7e <nrf24l01p_open_pipe+0x72>
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	2101      	movs	r1, #1
 8000f76:	fa01 f303 	lsl.w	r3, r1, r3
 8000f7a:	b25b      	sxtb	r3, r3
 8000f7c:	e000      	b.n	8000f80 <nrf24l01p_open_pipe+0x74>
 8000f7e:	2300      	movs	r3, #0
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b25b      	sxtb	r3, r3
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	4619      	mov	r1, r3
 8000f88:	2001      	movs	r0, #1
 8000f8a:	f000 f968 	bl	800125e <nrf24l01p_write_reg>
      break;
 8000f8e:	e010      	b.n	8000fb2 <nrf24l01p_open_pipe+0xa6>
      nrf24l01p_write_reg(NRF24L01P_EN_RXADDR, (uint8_t)~(BIT(7)|BIT(6)));
 8000f90:	213f      	movs	r1, #63	; 0x3f
 8000f92:	2002      	movs	r0, #2
 8000f94:	f000 f963 	bl	800125e <nrf24l01p_write_reg>
      if(auto_ack)
 8000f98:	79bb      	ldrb	r3, [r7, #6]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d004      	beq.n	8000fa8 <nrf24l01p_open_pipe+0x9c>
        nrf24l01p_write_reg(NRF24L01P_EN_AA, (uint8_t)~(BIT(7)|BIT(6)));
 8000f9e:	213f      	movs	r1, #63	; 0x3f
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 f95c 	bl	800125e <nrf24l01p_write_reg>
      break;
 8000fa6:	e003      	b.n	8000fb0 <nrf24l01p_open_pipe+0xa4>
        nrf24l01p_write_reg(NRF24L01P_EN_AA, 0);
 8000fa8:	2100      	movs	r1, #0
 8000faa:	2001      	movs	r0, #1
 8000fac:	f000 f957 	bl	800125e <nrf24l01p_write_reg>
      break;
 8000fb0:	bf00      	nop
  }
}
 8000fb2:	bf00      	nop
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <nrf24l01p_close_pipe>:

void nrf24l01p_close_pipe(nrf24l01p_address_t pipe_num)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b082      	sub	sp, #8
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	71fb      	strb	r3, [r7, #7]
  switch(pipe_num)
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	2b05      	cmp	r3, #5
 8000fc8:	dc02      	bgt.n	8000fd0 <nrf24l01p_close_pipe+0x16>
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	da03      	bge.n	8000fd6 <nrf24l01p_close_pipe+0x1c>
      nrf24l01p_write_reg(NRF24L01P_EN_RXADDR, 0);
      nrf24l01p_write_reg(NRF24L01P_EN_AA, 0);
      break;
      
    default:
      break;
 8000fce:	e032      	b.n	8001036 <nrf24l01p_close_pipe+0x7c>
  switch(pipe_num)
 8000fd0:	2bff      	cmp	r3, #255	; 0xff
 8000fd2:	d027      	beq.n	8001024 <nrf24l01p_close_pipe+0x6a>
      break;
 8000fd4:	e02f      	b.n	8001036 <nrf24l01p_close_pipe+0x7c>
      nrf24l01p_write_reg(NRF24L01P_EN_RXADDR, nrf24l01p_read_reg(NRF24L01P_EN_RXADDR) & ~BIT(pipe_num));
 8000fd6:	2002      	movs	r0, #2
 8000fd8:	f000 f928 	bl	800122c <nrf24l01p_read_reg>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	b25a      	sxtb	r2, r3
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe8:	b25b      	sxtb	r3, r3
 8000fea:	43db      	mvns	r3, r3
 8000fec:	b25b      	sxtb	r3, r3
 8000fee:	4013      	ands	r3, r2
 8000ff0:	b25b      	sxtb	r3, r3
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	2002      	movs	r0, #2
 8000ff8:	f000 f931 	bl	800125e <nrf24l01p_write_reg>
      nrf24l01p_write_reg(NRF24L01P_EN_AA, nrf24l01p_read_reg(NRF24L01P_EN_AA) & ~BIT(pipe_num));
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	f000 f915 	bl	800122c <nrf24l01p_read_reg>
 8001002:	4603      	mov	r3, r0
 8001004:	b25a      	sxtb	r2, r3
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	2101      	movs	r1, #1
 800100a:	fa01 f303 	lsl.w	r3, r1, r3
 800100e:	b25b      	sxtb	r3, r3
 8001010:	43db      	mvns	r3, r3
 8001012:	b25b      	sxtb	r3, r3
 8001014:	4013      	ands	r3, r2
 8001016:	b25b      	sxtb	r3, r3
 8001018:	b2db      	uxtb	r3, r3
 800101a:	4619      	mov	r1, r3
 800101c:	2001      	movs	r0, #1
 800101e:	f000 f91e 	bl	800125e <nrf24l01p_write_reg>
      break;
 8001022:	e008      	b.n	8001036 <nrf24l01p_close_pipe+0x7c>
      nrf24l01p_write_reg(NRF24L01P_EN_RXADDR, 0);
 8001024:	2100      	movs	r1, #0
 8001026:	2002      	movs	r0, #2
 8001028:	f000 f919 	bl	800125e <nrf24l01p_write_reg>
      nrf24l01p_write_reg(NRF24L01P_EN_AA, 0);
 800102c:	2100      	movs	r1, #0
 800102e:	2001      	movs	r0, #1
 8001030:	f000 f915 	bl	800125e <nrf24l01p_write_reg>
      break;
 8001034:	bf00      	nop
  }
}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <nrf24l01p_set_address>:

void nrf24l01p_set_address(nrf24l01p_address_t address, const uint8_t *addr)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	b082      	sub	sp, #8
 8001042:	af00      	add	r7, sp, #0
 8001044:	4603      	mov	r3, r0
 8001046:	6039      	str	r1, [r7, #0]
 8001048:	71fb      	strb	r3, [r7, #7]
  switch(address)
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	2b06      	cmp	r3, #6
 800104e:	d00a      	beq.n	8001066 <nrf24l01p_set_address+0x28>
 8001050:	2b06      	cmp	r3, #6
 8001052:	dc19      	bgt.n	8001088 <nrf24l01p_set_address+0x4a>
 8001054:	2b01      	cmp	r3, #1
 8001056:	dc02      	bgt.n	800105e <nrf24l01p_set_address+0x20>
 8001058:	2b00      	cmp	r3, #0
 800105a:	da04      	bge.n	8001066 <nrf24l01p_set_address+0x28>
    case NRF24L01P_PIPE5:
      nrf24l01p_write_reg(NRF24L01P_RX_ADDR_P0 + (uint8_t)address, *addr);
      break;

    default:
      break;
 800105c:	e014      	b.n	8001088 <nrf24l01p_set_address+0x4a>
 800105e:	3b02      	subs	r3, #2
  switch(address)
 8001060:	2b03      	cmp	r3, #3
 8001062:	d811      	bhi.n	8001088 <nrf24l01p_set_address+0x4a>
 8001064:	e006      	b.n	8001074 <nrf24l01p_set_address+0x36>
      nrf24l01p_write_multibyte_reg((uint8_t) address, addr, 0);
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	2200      	movs	r2, #0
 800106a:	6839      	ldr	r1, [r7, #0]
 800106c:	4618      	mov	r0, r3
 800106e:	f000 f993 	bl	8001398 <nrf24l01p_write_multibyte_reg>
      break;
 8001072:	e00a      	b.n	800108a <nrf24l01p_set_address+0x4c>
      nrf24l01p_write_reg(NRF24L01P_RX_ADDR_P0 + (uint8_t)address, *addr);
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	330a      	adds	r3, #10
 8001078:	b2da      	uxtb	r2, r3
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	4619      	mov	r1, r3
 8001080:	4610      	mov	r0, r2
 8001082:	f000 f8ec 	bl	800125e <nrf24l01p_write_reg>
      break;
 8001086:	e000      	b.n	800108a <nrf24l01p_set_address+0x4c>
      break;
 8001088:	bf00      	nop
  }
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <nrf24l01p_set_address_width>:
{
  nrf24l01p_write_reg(NRF24L01P_SETUP_RETR, (((delay/250)-1)<<4) | retr);
}

void nrf24l01p_set_address_width(nrf24l01p_address_width_t address_width)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b082      	sub	sp, #8
 8001096:	af00      	add	r7, sp, #0
 8001098:	4603      	mov	r3, r0
 800109a:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_SETUP_AW, (uint8_t)address_width - 2);
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	3b02      	subs	r3, #2
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	4619      	mov	r1, r3
 80010a4:	2003      	movs	r0, #3
 80010a6:	f000 f8da 	bl	800125e <nrf24l01p_write_reg>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <nrf24l01p_set_rx_payload_width>:

void nrf24l01p_set_rx_payload_width(uint8_t pipe_num, uint8_t payload_width)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	4603      	mov	r3, r0
 80010ba:	460a      	mov	r2, r1
 80010bc:	71fb      	strb	r3, [r7, #7]
 80010be:	4613      	mov	r3, r2
 80010c0:	71bb      	strb	r3, [r7, #6]
  nrf24l01p_write_reg(NRF24L01P_RX_PW_P0 + pipe_num, payload_width);
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	3311      	adds	r3, #17
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	79ba      	ldrb	r2, [r7, #6]
 80010ca:	4611      	mov	r1, r2
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 f8c6 	bl	800125e <nrf24l01p_write_reg>
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <nrf24l01p_get_address_width>:
{
  return (nrf24l01p_read_reg(NRF24L01P_OBSERVE_TX) & (BIT(7)|BIT(6)|BIT(5)|BIT(4))) >> 4;
}

uint8_t nrf24l01p_get_address_width(void)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	af00      	add	r7, sp, #0
  return (nrf24l01p_read_reg(NRF24L01P_SETUP_AW) + 2);
 80010de:	2003      	movs	r0, #3
 80010e0:	f000 f8a4 	bl	800122c <nrf24l01p_read_reg>
 80010e4:	4603      	mov	r3, r0
 80010e6:	3302      	adds	r3, #2
 80010e8:	b2db      	uxtb	r3, r3
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	bd80      	pop	{r7, pc}

080010ee <nrf24l01p_set_operation_mode>:
{
  return nrf24l01p_read_reg(NRF24L01P_RX_PW_P0 + pipe_num);
}

void nrf24l01p_set_operation_mode(nrf24l01p_operation_mode_t op_mode)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b082      	sub	sp, #8
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	4603      	mov	r3, r0
 80010f6:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_CONFIG, BIT_COND(nrf24l01p_read_reg(NRF24L01P_CONFIG), NRF24L01P_CONFIG_PRIM_RX, op_mode == NRF24L01P_PRX));
 80010f8:	2000      	movs	r0, #0
 80010fa:	f000 f897 	bl	800122c <nrf24l01p_read_reg>
 80010fe:	4603      	mov	r3, r0
 8001100:	b25b      	sxtb	r3, r3
 8001102:	f023 0301 	bic.w	r3, r3, #1
 8001106:	b25a      	sxtb	r2, r3
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	2b01      	cmp	r3, #1
 800110c:	bf0c      	ite	eq
 800110e:	2301      	moveq	r3, #1
 8001110:	2300      	movne	r3, #0
 8001112:	b2db      	uxtb	r3, r3
 8001114:	b25b      	sxtb	r3, r3
 8001116:	4313      	orrs	r3, r2
 8001118:	b25b      	sxtb	r3, r3
 800111a:	b2db      	uxtb	r3, r3
 800111c:	4619      	mov	r1, r3
 800111e:	2000      	movs	r0, #0
 8001120:	f000 f89d 	bl	800125e <nrf24l01p_write_reg>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <nrf24l01p_set_power_mode>:

void nrf24l01p_set_power_mode(nrf24l01p_pwr_mode_t pwr_mode)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_CONFIG, BIT_COND(nrf24l01p_read_reg(NRF24L01P_CONFIG), NRF24L01P_CONFIG_PWR_UP, pwr_mode == NRF24L01P_PWR_UP));
 8001136:	2000      	movs	r0, #0
 8001138:	f000 f878 	bl	800122c <nrf24l01p_read_reg>
 800113c:	4603      	mov	r3, r0
 800113e:	b25b      	sxtb	r3, r3
 8001140:	f023 0302 	bic.w	r3, r3, #2
 8001144:	b25b      	sxtb	r3, r3
 8001146:	79fa      	ldrb	r2, [r7, #7]
 8001148:	2a01      	cmp	r2, #1
 800114a:	d101      	bne.n	8001150 <nrf24l01p_set_power_mode+0x24>
 800114c:	2202      	movs	r2, #2
 800114e:	e000      	b.n	8001152 <nrf24l01p_set_power_mode+0x26>
 8001150:	2200      	movs	r2, #0
 8001152:	4313      	orrs	r3, r2
 8001154:	b25b      	sxtb	r3, r3
 8001156:	b2db      	uxtb	r3, r3
 8001158:	4619      	mov	r1, r3
 800115a:	2000      	movs	r0, #0
 800115c:	f000 f87f 	bl	800125e <nrf24l01p_write_reg>
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <nrf24l01p_set_rf_channel>:

void nrf24l01p_set_rf_channel(uint8_t channel)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_RF_CH, channel);
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	4619      	mov	r1, r3
 8001176:	2005      	movs	r0, #5
 8001178:	f000 f871 	bl	800125e <nrf24l01p_write_reg>
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <nrf24l01p_rx_fifo_empty>:
{
  return (nrf24l01p_read_reg(NRF24L01P_RF_SETUP) & (1<<NRF24L01P_RF_SETUP_RF_DR)) >> NRF24L01P_RF_SETUP_RF_DR;
}

bool nrf24l01p_rx_fifo_empty(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  return nrf24l01p_get_rx_data_source() == 7;
 8001188:	f000 f82e 	bl	80011e8 <nrf24l01p_get_rx_data_source>
 800118c:	4603      	mov	r3, r0
 800118e:	2b07      	cmp	r3, #7
 8001190:	bf0c      	ite	eq
 8001192:	2301      	moveq	r3, #1
 8001194:	2300      	movne	r3, #0
 8001196:	b2db      	uxtb	r3, r3
}
 8001198:	4618      	mov	r0, r3
 800119a:	bd80      	pop	{r7, pc}

0800119c <nrf24l01p_write_tx_payload>:
{
  return nrf24l01p_read_reg(NRF24L01P_CD) & 1;
}

void nrf24l01p_write_tx_payload(const uint8_t *tx_payload, uint8_t length)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	460b      	mov	r3, r1
 80011a6:	70fb      	strb	r3, [r7, #3]
  nrf24l01p_write_multibyte_reg(NRF24L01P_TX_PAYLOAD, tx_payload, length);
 80011a8:	78fb      	ldrb	r3, [r7, #3]
 80011aa:	461a      	mov	r2, r3
 80011ac:	6879      	ldr	r1, [r7, #4]
 80011ae:	2007      	movs	r0, #7
 80011b0:	f000 f8f2 	bl	8001398 <nrf24l01p_write_multibyte_reg>
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <nrf24l01p_read_rx_fifo_payload_width>:

  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
}

uint8_t nrf24l01p_read_rx_fifo_payload_width()
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
  uint8_t temp;
  
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 80011c2:	2000      	movs	r0, #0
 80011c4:	f7fe ffc2 	bl	800014c <nrf24l01p_spi_ss>

  nrf24l01p_spi_rw(NRF24L01P_RD_RX_PAYLOAD_WIDTH);
 80011c8:	2060      	movs	r0, #96	; 0x60
 80011ca:	f7fe ffe9 	bl	80001a0 <nrf24l01p_spi_rw>
  temp = nrf24l01p_spi_rw(0);
 80011ce:	2000      	movs	r0, #0
 80011d0:	f7fe ffe6 	bl	80001a0 <nrf24l01p_spi_rw>
 80011d4:	4603      	mov	r3, r0
 80011d6:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 80011d8:	2001      	movs	r0, #1
 80011da:	f7fe ffb7 	bl	800014c <nrf24l01p_spi_ss>

  return temp;
 80011de:	79fb      	ldrb	r3, [r7, #7]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <nrf24l01p_get_rx_data_source>:

  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
}

uint8_t nrf24l01p_get_rx_data_source(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  return ((nrf24l01p_nop() & (BIT(3)|BIT(2)|BIT(1))) >> 1);
 80011ec:	f000 f815 	bl	800121a <nrf24l01p_nop>
 80011f0:	4603      	mov	r3, r0
 80011f2:	105b      	asrs	r3, r3, #1
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	b2db      	uxtb	r3, r3
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	bd80      	pop	{r7, pc}

08001200 <nrf24l01p_read_rx_payload>:

// Fixed: returns length==0 and pipe==7 means FIFO empty

uint16_t nrf24l01p_read_rx_payload(uint8_t *rx_payload)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  return nrf24l01p_read_multibyte_reg(NRF24L01P_RX_PAYLOAD, rx_payload);
 8001208:	6879      	ldr	r1, [r7, #4]
 800120a:	2008      	movs	r0, #8
 800120c:	f000 f867 	bl	80012de <nrf24l01p_read_multibyte_reg>
 8001210:	4603      	mov	r3, r0
}
 8001212:	4618      	mov	r0, r3
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <nrf24l01p_nop>:
{
  nrf24l01p_write_reg(NRF24L01P_FLUSH_TX, 0);
}

uint8_t nrf24l01p_nop(void)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	af00      	add	r7, sp, #0
  return nrf24l01p_write_reg(NRF24L01P_NOP,0);
 800121e:	2100      	movs	r1, #0
 8001220:	20ff      	movs	r0, #255	; 0xff
 8001222:	f000 f81c 	bl	800125e <nrf24l01p_write_reg>
 8001226:	4603      	mov	r3, r0
}
 8001228:	4618      	mov	r0, r3
 800122a:	bd80      	pop	{r7, pc}

0800122c <nrf24l01p_read_reg>:
{
  return (nrf24l01p_lna_mode_t) ( (nrf24l01p_read_reg(NRF24L01P_RF_SETUP) & (1<<NRF24L01P_LNA_HCURR)) >> NRF24L01P_LNA_HCURR );
}

uint8_t nrf24l01p_read_reg(uint8_t reg)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
uint8_t temp;
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 8001236:	2000      	movs	r0, #0
 8001238:	f7fe ff88 	bl	800014c <nrf24l01p_spi_ss>
  nrf24l01p_spi_rw(reg);
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	4618      	mov	r0, r3
 8001240:	f7fe ffae 	bl	80001a0 <nrf24l01p_spi_rw>
  temp = nrf24l01p_spi_rw(0);
 8001244:	2000      	movs	r0, #0
 8001246:	f7fe ffab 	bl	80001a0 <nrf24l01p_spi_rw>
 800124a:	4603      	mov	r3, r0
 800124c:	73fb      	strb	r3, [r7, #15]
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 800124e:	2001      	movs	r0, #1
 8001250:	f7fe ff7c 	bl	800014c <nrf24l01p_spi_ss>

  return temp;
 8001254:	7bfb      	ldrb	r3, [r7, #15]
}
 8001256:	4618      	mov	r0, r3
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <nrf24l01p_write_reg>:

uint8_t nrf24l01p_write_reg(uint8_t reg, uint8_t value)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b084      	sub	sp, #16
 8001262:	af00      	add	r7, sp, #0
 8001264:	4603      	mov	r3, r0
 8001266:	460a      	mov	r2, r1
 8001268:	71fb      	strb	r3, [r7, #7]
 800126a:	4613      	mov	r3, r2
 800126c:	71bb      	strb	r3, [r7, #6]
  uint8_t retval;
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 800126e:	2000      	movs	r0, #0
 8001270:	f7fe ff6c 	bl	800014c <nrf24l01p_spi_ss>
  if(reg < NRF24L01P_NRF_WRITE_REG)   // i.e. this is a register access
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	2b1f      	cmp	r3, #31
 8001278:	d80c      	bhi.n	8001294 <nrf24l01p_write_reg+0x36>
  {
    retval = nrf24l01p_spi_rw(NRF24L01P_NRF_WRITE_REG + reg);
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	3320      	adds	r3, #32
 800127e:	b2db      	uxtb	r3, r3
 8001280:	4618      	mov	r0, r3
 8001282:	f7fe ff8d 	bl	80001a0 <nrf24l01p_spi_rw>
 8001286:	4603      	mov	r3, r0
 8001288:	73fb      	strb	r3, [r7, #15]
    nrf24l01p_spi_rw(value);
 800128a:	79bb      	ldrb	r3, [r7, #6]
 800128c:	4618      	mov	r0, r3
 800128e:	f7fe ff87 	bl	80001a0 <nrf24l01p_spi_rw>
 8001292:	e01c      	b.n	80012ce <nrf24l01p_write_reg+0x70>
  }
  else            // single byte cmd OR future command/register access
  {
    if(!(reg == NRF24L01P_FLUSH_TX) && !(reg == NRF24L01P_FLUSH_RX) && !(reg == NRF24L01P_REUSE_TX_PL) && !(reg == NRF24L01P_NOP))
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	2be1      	cmp	r3, #225	; 0xe1
 8001298:	d013      	beq.n	80012c2 <nrf24l01p_write_reg+0x64>
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	2be2      	cmp	r3, #226	; 0xe2
 800129e:	d010      	beq.n	80012c2 <nrf24l01p_write_reg+0x64>
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	2be3      	cmp	r3, #227	; 0xe3
 80012a4:	d00d      	beq.n	80012c2 <nrf24l01p_write_reg+0x64>
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	2bff      	cmp	r3, #255	; 0xff
 80012aa:	d00a      	beq.n	80012c2 <nrf24l01p_write_reg+0x64>
    {
      retval = nrf24l01p_spi_rw(reg);
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7fe ff76 	bl	80001a0 <nrf24l01p_spi_rw>
 80012b4:	4603      	mov	r3, r0
 80012b6:	73fb      	strb	r3, [r7, #15]
      nrf24l01p_spi_rw(value);
 80012b8:	79bb      	ldrb	r3, [r7, #6]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7fe ff70 	bl	80001a0 <nrf24l01p_spi_rw>
 80012c0:	e005      	b.n	80012ce <nrf24l01p_write_reg+0x70>
    }
    else          // single byte L01 command
    {
      retval = nrf24l01p_spi_rw(reg);
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7fe ff6b 	bl	80001a0 <nrf24l01p_spi_rw>
 80012ca:	4603      	mov	r3, r0
 80012cc:	73fb      	strb	r3, [r7, #15]
    }
  }
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 80012ce:	2001      	movs	r0, #1
 80012d0:	f7fe ff3c 	bl	800014c <nrf24l01p_spi_ss>

  return retval;
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <nrf24l01p_read_multibyte_reg>:

uint16_t nrf24l01p_read_multibyte_reg(uint8_t reg, uint8_t *pbuf)
{
 80012de:	b590      	push	{r4, r7, lr}
 80012e0:	b085      	sub	sp, #20
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	4603      	mov	r3, r0
 80012e6:	6039      	str	r1, [r7, #0]
 80012e8:	71fb      	strb	r3, [r7, #7]
uint8_t ctr, length;
  switch(reg)
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	2b08      	cmp	r3, #8
 80012ee:	d018      	beq.n	8001322 <nrf24l01p_read_multibyte_reg+0x44>
 80012f0:	2b08      	cmp	r3, #8
 80012f2:	dc2f      	bgt.n	8001354 <nrf24l01p_read_multibyte_reg+0x76>
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	dc02      	bgt.n	80012fe <nrf24l01p_read_multibyte_reg+0x20>
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	da02      	bge.n	8001302 <nrf24l01p_read_multibyte_reg+0x24>
 80012fc:	e02a      	b.n	8001354 <nrf24l01p_read_multibyte_reg+0x76>
 80012fe:	2b06      	cmp	r3, #6
 8001300:	d128      	bne.n	8001354 <nrf24l01p_read_multibyte_reg+0x76>
  {
    case NRF24L01P_PIPE0:
    case NRF24L01P_PIPE1:
    case NRF24L01P_TX:
      length = ctr = nrf24l01p_get_address_width();
 8001302:	f7ff feea 	bl	80010da <nrf24l01p_get_address_width>
 8001306:	4603      	mov	r3, r0
 8001308:	73fb      	strb	r3, [r7, #15]
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	73bb      	strb	r3, [r7, #14]
      nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 800130e:	2000      	movs	r0, #0
 8001310:	f7fe ff1c 	bl	800014c <nrf24l01p_spi_ss>
      nrf24l01p_spi_rw(NRF24L01P_RX_ADDR_P0 + reg);
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	330a      	adds	r3, #10
 8001318:	b2db      	uxtb	r3, r3
 800131a:	4618      	mov	r0, r3
 800131c:	f7fe ff40 	bl	80001a0 <nrf24l01p_spi_rw>
      break;
 8001320:	e01d      	b.n	800135e <nrf24l01p_read_multibyte_reg+0x80>
      
    case NRF24L01P_RX_PAYLOAD:
      if( (reg = nrf24l01p_get_rx_data_source()) < 7)
 8001322:	f7ff ff61 	bl	80011e8 <nrf24l01p_get_rx_data_source>
 8001326:	4603      	mov	r3, r0
 8001328:	71fb      	strb	r3, [r7, #7]
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	2b06      	cmp	r3, #6
 800132e:	d80c      	bhi.n	800134a <nrf24l01p_read_multibyte_reg+0x6c>
      {
        length = ctr = nrf24l01p_read_rx_fifo_payload_width();
 8001330:	f7ff ff44 	bl	80011bc <nrf24l01p_read_rx_fifo_payload_width>
 8001334:	4603      	mov	r3, r0
 8001336:	73fb      	strb	r3, [r7, #15]
 8001338:	7bfb      	ldrb	r3, [r7, #15]
 800133a:	73bb      	strb	r3, [r7, #14]

        nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 800133c:	2000      	movs	r0, #0
 800133e:	f7fe ff05 	bl	800014c <nrf24l01p_spi_ss>
        nrf24l01p_spi_rw(NRF24L01P_RD_RX_PAYLOAD);
 8001342:	2061      	movs	r0, #97	; 0x61
 8001344:	f7fe ff2c 	bl	80001a0 <nrf24l01p_spi_rw>
      }
      else
      {
       ctr = length = 0;
      }
      break;
 8001348:	e009      	b.n	800135e <nrf24l01p_read_multibyte_reg+0x80>
       ctr = length = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	73bb      	strb	r3, [r7, #14]
 800134e:	7bbb      	ldrb	r3, [r7, #14]
 8001350:	73fb      	strb	r3, [r7, #15]
      break;
 8001352:	e004      	b.n	800135e <nrf24l01p_read_multibyte_reg+0x80>

    default:
      ctr = length = 0;
 8001354:	2300      	movs	r3, #0
 8001356:	73bb      	strb	r3, [r7, #14]
 8001358:	7bbb      	ldrb	r3, [r7, #14]
 800135a:	73fb      	strb	r3, [r7, #15]
      break;
 800135c:	bf00      	nop
  }

  while(ctr--)
 800135e:	e007      	b.n	8001370 <nrf24l01p_read_multibyte_reg+0x92>
  {
    *pbuf++ = nrf24l01p_spi_rw(0);
 8001360:	683c      	ldr	r4, [r7, #0]
 8001362:	1c63      	adds	r3, r4, #1
 8001364:	603b      	str	r3, [r7, #0]
 8001366:	2000      	movs	r0, #0
 8001368:	f7fe ff1a 	bl	80001a0 <nrf24l01p_spi_rw>
 800136c:	4603      	mov	r3, r0
 800136e:	7023      	strb	r3, [r4, #0]
  while(ctr--)
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	1e5a      	subs	r2, r3, #1
 8001374:	73fa      	strb	r2, [r7, #15]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d1f2      	bne.n	8001360 <nrf24l01p_read_multibyte_reg+0x82>
  }

  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 800137a:	2001      	movs	r0, #1
 800137c:	f7fe fee6 	bl	800014c <nrf24l01p_spi_ss>

  return (((uint16_t) reg << 8) | length);
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	b21a      	sxth	r2, r3
 8001386:	7bbb      	ldrb	r3, [r7, #14]
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	b21b      	sxth	r3, r3
 800138e:	b29b      	uxth	r3, r3
}
 8001390:	4618      	mov	r0, r3
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	bd90      	pop	{r4, r7, pc}

08001398 <nrf24l01p_write_multibyte_reg>:

void nrf24l01p_write_multibyte_reg(uint8_t reg, const uint8_t *pbuf, uint8_t length)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	6039      	str	r1, [r7, #0]
 80013a2:	71fb      	strb	r3, [r7, #7]
 80013a4:	4613      	mov	r3, r2
 80013a6:	71bb      	strb	r3, [r7, #6]
  switch(reg)
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	2b07      	cmp	r3, #7
 80013ac:	d016      	beq.n	80013dc <nrf24l01p_write_multibyte_reg+0x44>
 80013ae:	2b07      	cmp	r3, #7
 80013b0:	dc1b      	bgt.n	80013ea <nrf24l01p_write_multibyte_reg+0x52>
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	dc02      	bgt.n	80013bc <nrf24l01p_write_multibyte_reg+0x24>
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	da02      	bge.n	80013c0 <nrf24l01p_write_multibyte_reg+0x28>
    case NRF24L01P_TX_PAYLOAD:
      nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
      nrf24l01p_spi_rw(NRF24L01P_WR_TX_PAYLOAD);
      break;      
    default:
      break;
 80013ba:	e016      	b.n	80013ea <nrf24l01p_write_multibyte_reg+0x52>
  switch(reg)
 80013bc:	2b06      	cmp	r3, #6
 80013be:	d114      	bne.n	80013ea <nrf24l01p_write_multibyte_reg+0x52>
      length = nrf24l01p_get_address_width();
 80013c0:	f7ff fe8b 	bl	80010da <nrf24l01p_get_address_width>
 80013c4:	4603      	mov	r3, r0
 80013c6:	71bb      	strb	r3, [r7, #6]
      nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 80013c8:	2000      	movs	r0, #0
 80013ca:	f7fe febf 	bl	800014c <nrf24l01p_spi_ss>
      nrf24l01p_spi_rw(NRF24L01P_NRF_WRITE_REG + NRF24L01P_RX_ADDR_P0 + reg);
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	332a      	adds	r3, #42	; 0x2a
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7fe fee3 	bl	80001a0 <nrf24l01p_spi_rw>
      break;
 80013da:	e007      	b.n	80013ec <nrf24l01p_write_multibyte_reg+0x54>
      nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 80013dc:	2000      	movs	r0, #0
 80013de:	f7fe feb5 	bl	800014c <nrf24l01p_spi_ss>
      nrf24l01p_spi_rw(NRF24L01P_WR_TX_PAYLOAD);
 80013e2:	20a0      	movs	r0, #160	; 0xa0
 80013e4:	f7fe fedc 	bl	80001a0 <nrf24l01p_spi_rw>
      break;      
 80013e8:	e000      	b.n	80013ec <nrf24l01p_write_multibyte_reg+0x54>
      break;
 80013ea:	bf00      	nop
  }

  while(length--)
 80013ec:	e006      	b.n	80013fc <nrf24l01p_write_multibyte_reg+0x64>
    nrf24l01p_spi_rw(*pbuf++);
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	1c5a      	adds	r2, r3, #1
 80013f2:	603a      	str	r2, [r7, #0]
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7fe fed2 	bl	80001a0 <nrf24l01p_spi_rw>
  while(length--)
 80013fc:	79bb      	ldrb	r3, [r7, #6]
 80013fe:	1e5a      	subs	r2, r3, #1
 8001400:	71ba      	strb	r2, [r7, #6]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d1f3      	bne.n	80013ee <nrf24l01p_write_multibyte_reg+0x56>

  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 8001406:	2001      	movs	r0, #1
 8001408:	f7fe fea0 	bl	800014c <nrf24l01p_spi_ss>
}
 800140c:	bf00      	nop
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}

08001414 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <HAL_MspInit+0x5c>)
 800141c:	699b      	ldr	r3, [r3, #24]
 800141e:	4a14      	ldr	r2, [pc, #80]	; (8001470 <HAL_MspInit+0x5c>)
 8001420:	f043 0301 	orr.w	r3, r3, #1
 8001424:	6193      	str	r3, [r2, #24]
 8001426:	4b12      	ldr	r3, [pc, #72]	; (8001470 <HAL_MspInit+0x5c>)
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001432:	4b0f      	ldr	r3, [pc, #60]	; (8001470 <HAL_MspInit+0x5c>)
 8001434:	69db      	ldr	r3, [r3, #28]
 8001436:	4a0e      	ldr	r2, [pc, #56]	; (8001470 <HAL_MspInit+0x5c>)
 8001438:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800143c:	61d3      	str	r3, [r2, #28]
 800143e:	4b0c      	ldr	r3, [pc, #48]	; (8001470 <HAL_MspInit+0x5c>)
 8001440:	69db      	ldr	r3, [r3, #28]
 8001442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800144a:	4b0a      	ldr	r3, [pc, #40]	; (8001474 <HAL_MspInit+0x60>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	4a04      	ldr	r2, [pc, #16]	; (8001474 <HAL_MspInit+0x60>)
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001466:	bf00      	nop
 8001468:	3714      	adds	r7, #20
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr
 8001470:	40021000 	.word	0x40021000
 8001474:	40010000 	.word	0x40010000

08001478 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b088      	sub	sp, #32
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001480:	f107 0310 	add.w	r3, r7, #16
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a15      	ldr	r2, [pc, #84]	; (80014e8 <HAL_I2C_MspInit+0x70>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d123      	bne.n	80014e0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001498:	4b14      	ldr	r3, [pc, #80]	; (80014ec <HAL_I2C_MspInit+0x74>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	4a13      	ldr	r2, [pc, #76]	; (80014ec <HAL_I2C_MspInit+0x74>)
 800149e:	f043 0308 	orr.w	r3, r3, #8
 80014a2:	6193      	str	r3, [r2, #24]
 80014a4:	4b11      	ldr	r3, [pc, #68]	; (80014ec <HAL_I2C_MspInit+0x74>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	f003 0308 	and.w	r3, r3, #8
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014b0:	23c0      	movs	r3, #192	; 0xc0
 80014b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014b4:	2312      	movs	r3, #18
 80014b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014b8:	2303      	movs	r3, #3
 80014ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014bc:	f107 0310 	add.w	r3, r7, #16
 80014c0:	4619      	mov	r1, r3
 80014c2:	480b      	ldr	r0, [pc, #44]	; (80014f0 <HAL_I2C_MspInit+0x78>)
 80014c4:	f000 fb2c 	bl	8001b20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014c8:	4b08      	ldr	r3, [pc, #32]	; (80014ec <HAL_I2C_MspInit+0x74>)
 80014ca:	69db      	ldr	r3, [r3, #28]
 80014cc:	4a07      	ldr	r2, [pc, #28]	; (80014ec <HAL_I2C_MspInit+0x74>)
 80014ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014d2:	61d3      	str	r3, [r2, #28]
 80014d4:	4b05      	ldr	r3, [pc, #20]	; (80014ec <HAL_I2C_MspInit+0x74>)
 80014d6:	69db      	ldr	r3, [r3, #28]
 80014d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80014e0:	bf00      	nop
 80014e2:	3720      	adds	r7, #32
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40005400 	.word	0x40005400
 80014ec:	40021000 	.word	0x40021000
 80014f0:	40010c00 	.word	0x40010c00

080014f4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b088      	sub	sp, #32
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fc:	f107 0310 	add.w	r3, r7, #16
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	605a      	str	r2, [r3, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a1c      	ldr	r2, [pc, #112]	; (8001580 <HAL_SPI_MspInit+0x8c>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d131      	bne.n	8001578 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001514:	4b1b      	ldr	r3, [pc, #108]	; (8001584 <HAL_SPI_MspInit+0x90>)
 8001516:	69db      	ldr	r3, [r3, #28]
 8001518:	4a1a      	ldr	r2, [pc, #104]	; (8001584 <HAL_SPI_MspInit+0x90>)
 800151a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800151e:	61d3      	str	r3, [r2, #28]
 8001520:	4b18      	ldr	r3, [pc, #96]	; (8001584 <HAL_SPI_MspInit+0x90>)
 8001522:	69db      	ldr	r3, [r3, #28]
 8001524:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800152c:	4b15      	ldr	r3, [pc, #84]	; (8001584 <HAL_SPI_MspInit+0x90>)
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	4a14      	ldr	r2, [pc, #80]	; (8001584 <HAL_SPI_MspInit+0x90>)
 8001532:	f043 0308 	orr.w	r3, r3, #8
 8001536:	6193      	str	r3, [r2, #24]
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <HAL_SPI_MspInit+0x90>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	f003 0308 	and.w	r3, r3, #8
 8001540:	60bb      	str	r3, [r7, #8]
 8001542:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001544:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001548:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154a:	2302      	movs	r3, #2
 800154c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800154e:	2303      	movs	r3, #3
 8001550:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001552:	f107 0310 	add.w	r3, r7, #16
 8001556:	4619      	mov	r1, r3
 8001558:	480b      	ldr	r0, [pc, #44]	; (8001588 <HAL_SPI_MspInit+0x94>)
 800155a:	f000 fae1 	bl	8001b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800155e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001562:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156c:	f107 0310 	add.w	r3, r7, #16
 8001570:	4619      	mov	r1, r3
 8001572:	4805      	ldr	r0, [pc, #20]	; (8001588 <HAL_SPI_MspInit+0x94>)
 8001574:	f000 fad4 	bl	8001b20 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001578:	bf00      	nop
 800157a:	3720      	adds	r7, #32
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40003800 	.word	0x40003800
 8001584:	40021000 	.word	0x40021000
 8001588:	40010c00 	.word	0x40010c00

0800158c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001590:	e7fe      	b.n	8001590 <NMI_Handler+0x4>

08001592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001596:	e7fe      	b.n	8001596 <HardFault_Handler+0x4>

08001598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800159c:	e7fe      	b.n	800159c <MemManage_Handler+0x4>

0800159e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a2:	e7fe      	b.n	80015a2 <BusFault_Handler+0x4>

080015a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a8:	e7fe      	b.n	80015a8 <UsageFault_Handler+0x4>

080015aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr

080015b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b6:	b480      	push	{r7}
 80015b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr

080015c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr

080015ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015d2:	f000 f981 	bl	80018d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}

080015da <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015da:	b480      	push	{r7}
 80015dc:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015de:	bf00      	nop
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr
	...

080015e8 <get_char>:
const uint8_t ALPHAS = (sizeof(vfd_alpha)/sizeof(vfd_alpha[0]));
const uint8_t ALPHAR = (sizeof(vfd_alpha_ru)/sizeof(vfd_alpha_ru[0]));
const uint8_t SPECIAL = (sizeof(vfd_special)/sizeof(vfd_special[0]));

uint16_t get_char(char input)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
	if ('0' <= input && input <= '9')
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	2b2f      	cmp	r3, #47	; 0x2f
 80015f6:	d908      	bls.n	800160a <get_char+0x22>
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	2b39      	cmp	r3, #57	; 0x39
 80015fc:	d805      	bhi.n	800160a <get_char+0x22>
		return vfd_digits[input - '0'];
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	3b30      	subs	r3, #48	; 0x30
 8001602:	4a2a      	ldr	r2, [pc, #168]	; (80016ac <get_char+0xc4>)
 8001604:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001608:	e04a      	b.n	80016a0 <get_char+0xb8>
	if (0 <= input && input <= 9)
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	2b09      	cmp	r3, #9
 800160e:	d804      	bhi.n	800161a <get_char+0x32>
		return vfd_digits[(uint8_t)input];
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	4a26      	ldr	r2, [pc, #152]	; (80016ac <get_char+0xc4>)
 8001614:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001618:	e042      	b.n	80016a0 <get_char+0xb8>
	for (int i = 0; i < sizeof(vfd_special_char)/sizeof(vfd_special_char[0]); i++)
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	e00e      	b.n	800163e <get_char+0x56>
		if (vfd_special_char[i] == input)
 8001620:	4a23      	ldr	r2, [pc, #140]	; (80016b0 <get_char+0xc8>)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	4413      	add	r3, r2
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	79fa      	ldrb	r2, [r7, #7]
 800162a:	429a      	cmp	r2, r3
 800162c:	d104      	bne.n	8001638 <get_char+0x50>
			return vfd_special[i];
 800162e:	4a21      	ldr	r2, [pc, #132]	; (80016b4 <get_char+0xcc>)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001636:	e033      	b.n	80016a0 <get_char+0xb8>
	for (int i = 0; i < sizeof(vfd_special_char)/sizeof(vfd_special_char[0]); i++)
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	3301      	adds	r3, #1
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2b19      	cmp	r3, #25
 8001642:	d9ed      	bls.n	8001620 <get_char+0x38>
	if ('a' <= input && input <= 'z')
 8001644:	79fb      	ldrb	r3, [r7, #7]
 8001646:	2b60      	cmp	r3, #96	; 0x60
 8001648:	d908      	bls.n	800165c <get_char+0x74>
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	2b7a      	cmp	r3, #122	; 0x7a
 800164e:	d805      	bhi.n	800165c <get_char+0x74>
		return vfd_alpha[input - 'a'];
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	3b61      	subs	r3, #97	; 0x61
 8001654:	4a18      	ldr	r2, [pc, #96]	; (80016b8 <get_char+0xd0>)
 8001656:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800165a:	e021      	b.n	80016a0 <get_char+0xb8>
	if ('A' <= input && input <= 'Z')
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	2b40      	cmp	r3, #64	; 0x40
 8001660:	d908      	bls.n	8001674 <get_char+0x8c>
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	2b5a      	cmp	r3, #90	; 0x5a
 8001666:	d805      	bhi.n	8001674 <get_char+0x8c>
		return vfd_alpha[input - 'A'];
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	3b41      	subs	r3, #65	; 0x41
 800166c:	4a12      	ldr	r2, [pc, #72]	; (80016b8 <get_char+0xd0>)
 800166e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001672:	e015      	b.n	80016a0 <get_char+0xb8>
	if (192 <= input && input <= 223)
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	2bbf      	cmp	r3, #191	; 0xbf
 8001678:	d908      	bls.n	800168c <get_char+0xa4>
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	2bdf      	cmp	r3, #223	; 0xdf
 800167e:	d805      	bhi.n	800168c <get_char+0xa4>
		return vfd_alpha_ru[input - 192];
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	3bc0      	subs	r3, #192	; 0xc0
 8001684:	4a0d      	ldr	r2, [pc, #52]	; (80016bc <get_char+0xd4>)
 8001686:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800168a:	e009      	b.n	80016a0 <get_char+0xb8>
	if (224 <= input && input <= 255)
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	2bdf      	cmp	r3, #223	; 0xdf
 8001690:	d905      	bls.n	800169e <get_char+0xb6>
		return vfd_alpha_ru[input - 224];
 8001692:	79fb      	ldrb	r3, [r7, #7]
 8001694:	3be0      	subs	r3, #224	; 0xe0
 8001696:	4a09      	ldr	r2, [pc, #36]	; (80016bc <get_char+0xd4>)
 8001698:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800169c:	e000      	b.n	80016a0 <get_char+0xb8>
	return 0;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc80      	pop	{r7}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	08004008 	.word	0x08004008
 80016b0:	080040c4 	.word	0x080040c4
 80016b4:	08004090 	.word	0x08004090
 80016b8:	0800401c 	.word	0x0800401c
 80016bc:	08004050 	.word	0x08004050

080016c0 <str2vfd>:

void str2vfd(char * str)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	uint16_t buf;
	// erase letters only
	for (int i = 10; i > 0; i --)
 80016c8:	230a      	movs	r3, #10
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	e028      	b.n	8001720 <str2vfd+0x60>
	{
		 vfd.arr2[i][0] &= 1<<0;
 80016ce:	493e      	ldr	r1, [pc, #248]	; (80017c8 <str2vfd+0x108>)
 80016d0:	68fa      	ldr	r2, [r7, #12]
 80016d2:	4613      	mov	r3, r2
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	4413      	add	r3, r2
 80016d8:	440b      	add	r3, r1
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	b2d8      	uxtb	r0, r3
 80016e2:	4939      	ldr	r1, [pc, #228]	; (80017c8 <str2vfd+0x108>)
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	4613      	mov	r3, r2
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	4413      	add	r3, r2
 80016ec:	440b      	add	r3, r1
 80016ee:	4602      	mov	r2, r0
 80016f0:	701a      	strb	r2, [r3, #0]
		 vfd.arr2[i][1] &= 1<<7;
 80016f2:	4935      	ldr	r1, [pc, #212]	; (80017c8 <str2vfd+0x108>)
 80016f4:	68fa      	ldr	r2, [r7, #12]
 80016f6:	4613      	mov	r3, r2
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	4413      	add	r3, r2
 80016fc:	440b      	add	r3, r1
 80016fe:	3301      	adds	r3, #1
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001706:	b2d8      	uxtb	r0, r3
 8001708:	492f      	ldr	r1, [pc, #188]	; (80017c8 <str2vfd+0x108>)
 800170a:	68fa      	ldr	r2, [r7, #12]
 800170c:	4613      	mov	r3, r2
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	440b      	add	r3, r1
 8001714:	3301      	adds	r3, #1
 8001716:	4602      	mov	r2, r0
 8001718:	701a      	strb	r2, [r3, #0]
	for (int i = 10; i > 0; i --)
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	3b01      	subs	r3, #1
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2b00      	cmp	r3, #0
 8001724:	dcd3      	bgt.n	80016ce <str2vfd+0xe>
	}
	uint8_t i = 10;
 8001726:	230a      	movs	r3, #10
 8001728:	72fb      	strb	r3, [r7, #11]
	while (*str)
 800172a:	e042      	b.n	80017b2 <str2vfd+0xf2>
	{
		 buf = get_char(*(str++));
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	1c5a      	adds	r2, r3, #1
 8001730:	607a      	str	r2, [r7, #4]
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ff57 	bl	80015e8 <get_char>
 800173a:	4603      	mov	r3, r0
 800173c:	813b      	strh	r3, [r7, #8]
		 vfd.arr2[i][0] |= buf & (~(1<<0));
 800173e:	7afa      	ldrb	r2, [r7, #11]
 8001740:	4921      	ldr	r1, [pc, #132]	; (80017c8 <str2vfd+0x108>)
 8001742:	4613      	mov	r3, r2
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	4413      	add	r3, r2
 8001748:	440b      	add	r3, r1
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	b25a      	sxtb	r2, r3
 800174e:	893b      	ldrh	r3, [r7, #8]
 8001750:	b25b      	sxtb	r3, r3
 8001752:	f023 0301 	bic.w	r3, r3, #1
 8001756:	b25b      	sxtb	r3, r3
 8001758:	4313      	orrs	r3, r2
 800175a:	b25b      	sxtb	r3, r3
 800175c:	7afa      	ldrb	r2, [r7, #11]
 800175e:	b2d8      	uxtb	r0, r3
 8001760:	4919      	ldr	r1, [pc, #100]	; (80017c8 <str2vfd+0x108>)
 8001762:	4613      	mov	r3, r2
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	4413      	add	r3, r2
 8001768:	440b      	add	r3, r1
 800176a:	4602      	mov	r2, r0
 800176c:	701a      	strb	r2, [r3, #0]
		 vfd.arr2[i][1] |= (buf>>8)&(~(1<<7));
 800176e:	7afa      	ldrb	r2, [r7, #11]
 8001770:	4915      	ldr	r1, [pc, #84]	; (80017c8 <str2vfd+0x108>)
 8001772:	4613      	mov	r3, r2
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	4413      	add	r3, r2
 8001778:	440b      	add	r3, r1
 800177a:	3301      	adds	r3, #1
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	b25a      	sxtb	r2, r3
 8001780:	893b      	ldrh	r3, [r7, #8]
 8001782:	0a1b      	lsrs	r3, r3, #8
 8001784:	b29b      	uxth	r3, r3
 8001786:	b25b      	sxtb	r3, r3
 8001788:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800178c:	b25b      	sxtb	r3, r3
 800178e:	4313      	orrs	r3, r2
 8001790:	b25b      	sxtb	r3, r3
 8001792:	7afa      	ldrb	r2, [r7, #11]
 8001794:	b2d8      	uxtb	r0, r3
 8001796:	490c      	ldr	r1, [pc, #48]	; (80017c8 <str2vfd+0x108>)
 8001798:	4613      	mov	r3, r2
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	4413      	add	r3, r2
 800179e:	440b      	add	r3, r1
 80017a0:	3301      	adds	r3, #1
 80017a2:	4602      	mov	r2, r0
 80017a4:	701a      	strb	r2, [r3, #0]
		 if (!--i)
 80017a6:	7afb      	ldrb	r3, [r7, #11]
 80017a8:	3b01      	subs	r3, #1
 80017aa:	72fb      	strb	r3, [r7, #11]
 80017ac:	7afb      	ldrb	r3, [r7, #11]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d004      	beq.n	80017bc <str2vfd+0xfc>
	while (*str)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1b8      	bne.n	800172c <str2vfd+0x6c>
			 break;
	}
}
 80017ba:	e000      	b.n	80017be <str2vfd+0xfe>
			 break;
 80017bc:	bf00      	nop
}
 80017be:	bf00      	nop
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000180 	.word	0x20000180

080017cc <clr_vfd>:
		}
	}
}

void clr_vfd(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
	for (int a = 0; a < sizeof(vfd.arr1); a++)
 80017d2:	2300      	movs	r3, #0
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	e007      	b.n	80017e8 <clr_vfd+0x1c>
		  vfd.arr1[a] = 0;
 80017d8:	4a08      	ldr	r2, [pc, #32]	; (80017fc <clr_vfd+0x30>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4413      	add	r3, r2
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]
	for (int a = 0; a < sizeof(vfd.arr1); a++)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	3301      	adds	r3, #1
 80017e6:	607b      	str	r3, [r7, #4]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b20      	cmp	r3, #32
 80017ec:	d9f4      	bls.n	80017d8 <clr_vfd+0xc>
}
 80017ee:	bf00      	nop
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	20000180 	.word	0x20000180

08001800 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001800:	480c      	ldr	r0, [pc, #48]	; (8001834 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001802:	490d      	ldr	r1, [pc, #52]	; (8001838 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001804:	4a0d      	ldr	r2, [pc, #52]	; (800183c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001808:	e002      	b.n	8001810 <LoopCopyDataInit>

0800180a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800180a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800180c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800180e:	3304      	adds	r3, #4

08001810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001814:	d3f9      	bcc.n	800180a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001816:	4a0a      	ldr	r2, [pc, #40]	; (8001840 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001818:	4c0a      	ldr	r4, [pc, #40]	; (8001844 <LoopFillZerobss+0x22>)
  movs r3, #0
 800181a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800181c:	e001      	b.n	8001822 <LoopFillZerobss>

0800181e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800181e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001820:	3204      	adds	r2, #4

08001822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001824:	d3fb      	bcc.n	800181e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001826:	f7ff fed8 	bl	80015da <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800182a:	f002 fb55 	bl	8003ed8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800182e:	f7ff f8cf 	bl	80009d0 <main>
  bx lr
 8001832:	4770      	bx	lr
  ldr r0, =_sdata
 8001834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001838:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800183c:	080040e8 	.word	0x080040e8
  ldr r2, =_sbss
 8001840:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001844:	200001a8 	.word	0x200001a8

08001848 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001848:	e7fe      	b.n	8001848 <ADC1_2_IRQHandler>
	...

0800184c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001850:	4b08      	ldr	r3, [pc, #32]	; (8001874 <HAL_Init+0x28>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a07      	ldr	r2, [pc, #28]	; (8001874 <HAL_Init+0x28>)
 8001856:	f043 0310 	orr.w	r3, r3, #16
 800185a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800185c:	2003      	movs	r0, #3
 800185e:	f000 f92b 	bl	8001ab8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001862:	200f      	movs	r0, #15
 8001864:	f000 f808 	bl	8001878 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001868:	f7ff fdd4 	bl	8001414 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40022000 	.word	0x40022000

08001878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001880:	4b12      	ldr	r3, [pc, #72]	; (80018cc <HAL_InitTick+0x54>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <HAL_InitTick+0x58>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	4619      	mov	r1, r3
 800188a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800188e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001892:	fbb2 f3f3 	udiv	r3, r2, r3
 8001896:	4618      	mov	r0, r3
 8001898:	f000 f935 	bl	8001b06 <HAL_SYSTICK_Config>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e00e      	b.n	80018c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2b0f      	cmp	r3, #15
 80018aa:	d80a      	bhi.n	80018c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018ac:	2200      	movs	r2, #0
 80018ae:	6879      	ldr	r1, [r7, #4]
 80018b0:	f04f 30ff 	mov.w	r0, #4294967295
 80018b4:	f000 f90b 	bl	8001ace <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018b8:	4a06      	ldr	r2, [pc, #24]	; (80018d4 <HAL_InitTick+0x5c>)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018be:	2300      	movs	r3, #0
 80018c0:	e000      	b.n	80018c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3708      	adds	r7, #8
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000008 	.word	0x20000008
 80018d0:	20000010 	.word	0x20000010
 80018d4:	2000000c 	.word	0x2000000c

080018d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018dc:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <HAL_IncTick+0x1c>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	461a      	mov	r2, r3
 80018e2:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <HAL_IncTick+0x20>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4413      	add	r3, r2
 80018e8:	4a03      	ldr	r2, [pc, #12]	; (80018f8 <HAL_IncTick+0x20>)
 80018ea:	6013      	str	r3, [r2, #0]
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bc80      	pop	{r7}
 80018f2:	4770      	bx	lr
 80018f4:	20000010 	.word	0x20000010
 80018f8:	200001a4 	.word	0x200001a4

080018fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001900:	4b02      	ldr	r3, [pc, #8]	; (800190c <HAL_GetTick+0x10>)
 8001902:	681b      	ldr	r3, [r3, #0]
}
 8001904:	4618      	mov	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr
 800190c:	200001a4 	.word	0x200001a4

08001910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001918:	f7ff fff0 	bl	80018fc <HAL_GetTick>
 800191c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001928:	d005      	beq.n	8001936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800192a:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <HAL_Delay+0x44>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	461a      	mov	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4413      	add	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001936:	bf00      	nop
 8001938:	f7ff ffe0 	bl	80018fc <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	429a      	cmp	r2, r3
 8001946:	d8f7      	bhi.n	8001938 <HAL_Delay+0x28>
  {
  }
}
 8001948:	bf00      	nop
 800194a:	bf00      	nop
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000010 	.word	0x20000010

08001958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <__NVIC_SetPriorityGrouping+0x44>)
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800196e:	68ba      	ldr	r2, [r7, #8]
 8001970:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001974:	4013      	ands	r3, r2
 8001976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001980:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800198a:	4a04      	ldr	r2, [pc, #16]	; (800199c <__NVIC_SetPriorityGrouping+0x44>)
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	60d3      	str	r3, [r2, #12]
}
 8001990:	bf00      	nop
 8001992:	3714      	adds	r7, #20
 8001994:	46bd      	mov	sp, r7
 8001996:	bc80      	pop	{r7}
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <__NVIC_GetPriorityGrouping+0x18>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	0a1b      	lsrs	r3, r3, #8
 80019aa:	f003 0307 	and.w	r3, r3, #7
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bc80      	pop	{r7}
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	6039      	str	r1, [r7, #0]
 80019c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	db0a      	blt.n	80019e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	b2da      	uxtb	r2, r3
 80019d4:	490c      	ldr	r1, [pc, #48]	; (8001a08 <__NVIC_SetPriority+0x4c>)
 80019d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019da:	0112      	lsls	r2, r2, #4
 80019dc:	b2d2      	uxtb	r2, r2
 80019de:	440b      	add	r3, r1
 80019e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019e4:	e00a      	b.n	80019fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	b2da      	uxtb	r2, r3
 80019ea:	4908      	ldr	r1, [pc, #32]	; (8001a0c <__NVIC_SetPriority+0x50>)
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	f003 030f 	and.w	r3, r3, #15
 80019f2:	3b04      	subs	r3, #4
 80019f4:	0112      	lsls	r2, r2, #4
 80019f6:	b2d2      	uxtb	r2, r2
 80019f8:	440b      	add	r3, r1
 80019fa:	761a      	strb	r2, [r3, #24]
}
 80019fc:	bf00      	nop
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bc80      	pop	{r7}
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	e000e100 	.word	0xe000e100
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b089      	sub	sp, #36	; 0x24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	f1c3 0307 	rsb	r3, r3, #7
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	bf28      	it	cs
 8001a2e:	2304      	movcs	r3, #4
 8001a30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	3304      	adds	r3, #4
 8001a36:	2b06      	cmp	r3, #6
 8001a38:	d902      	bls.n	8001a40 <NVIC_EncodePriority+0x30>
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	3b03      	subs	r3, #3
 8001a3e:	e000      	b.n	8001a42 <NVIC_EncodePriority+0x32>
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a44:	f04f 32ff 	mov.w	r2, #4294967295
 8001a48:	69bb      	ldr	r3, [r7, #24]
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	43da      	mvns	r2, r3
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	401a      	ands	r2, r3
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a58:	f04f 31ff 	mov.w	r1, #4294967295
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a62:	43d9      	mvns	r1, r3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a68:	4313      	orrs	r3, r2
         );
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3724      	adds	r7, #36	; 0x24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr

08001a74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a84:	d301      	bcc.n	8001a8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a86:	2301      	movs	r3, #1
 8001a88:	e00f      	b.n	8001aaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a8a:	4a0a      	ldr	r2, [pc, #40]	; (8001ab4 <SysTick_Config+0x40>)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a92:	210f      	movs	r1, #15
 8001a94:	f04f 30ff 	mov.w	r0, #4294967295
 8001a98:	f7ff ff90 	bl	80019bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a9c:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <SysTick_Config+0x40>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aa2:	4b04      	ldr	r3, [pc, #16]	; (8001ab4 <SysTick_Config+0x40>)
 8001aa4:	2207      	movs	r2, #7
 8001aa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	e000e010 	.word	0xe000e010

08001ab8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f7ff ff49 	bl	8001958 <__NVIC_SetPriorityGrouping>
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b086      	sub	sp, #24
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	60b9      	str	r1, [r7, #8]
 8001ad8:	607a      	str	r2, [r7, #4]
 8001ada:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001adc:	2300      	movs	r3, #0
 8001ade:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ae0:	f7ff ff5e 	bl	80019a0 <__NVIC_GetPriorityGrouping>
 8001ae4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	68b9      	ldr	r1, [r7, #8]
 8001aea:	6978      	ldr	r0, [r7, #20]
 8001aec:	f7ff ff90 	bl	8001a10 <NVIC_EncodePriority>
 8001af0:	4602      	mov	r2, r0
 8001af2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001af6:	4611      	mov	r1, r2
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff ff5f 	bl	80019bc <__NVIC_SetPriority>
}
 8001afe:	bf00      	nop
 8001b00:	3718      	adds	r7, #24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b082      	sub	sp, #8
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff ffb0 	bl	8001a74 <SysTick_Config>
 8001b14:	4603      	mov	r3, r0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b08b      	sub	sp, #44	; 0x2c
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b32:	e169      	b.n	8001e08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b34:	2201      	movs	r2, #1
 8001b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	69fa      	ldr	r2, [r7, #28]
 8001b44:	4013      	ands	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	f040 8158 	bne.w	8001e02 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	4a9a      	ldr	r2, [pc, #616]	; (8001dc0 <HAL_GPIO_Init+0x2a0>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d05e      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
 8001b5c:	4a98      	ldr	r2, [pc, #608]	; (8001dc0 <HAL_GPIO_Init+0x2a0>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d875      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b62:	4a98      	ldr	r2, [pc, #608]	; (8001dc4 <HAL_GPIO_Init+0x2a4>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d058      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
 8001b68:	4a96      	ldr	r2, [pc, #600]	; (8001dc4 <HAL_GPIO_Init+0x2a4>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d86f      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b6e:	4a96      	ldr	r2, [pc, #600]	; (8001dc8 <HAL_GPIO_Init+0x2a8>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d052      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
 8001b74:	4a94      	ldr	r2, [pc, #592]	; (8001dc8 <HAL_GPIO_Init+0x2a8>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d869      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b7a:	4a94      	ldr	r2, [pc, #592]	; (8001dcc <HAL_GPIO_Init+0x2ac>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d04c      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
 8001b80:	4a92      	ldr	r2, [pc, #584]	; (8001dcc <HAL_GPIO_Init+0x2ac>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d863      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b86:	4a92      	ldr	r2, [pc, #584]	; (8001dd0 <HAL_GPIO_Init+0x2b0>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d046      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
 8001b8c:	4a90      	ldr	r2, [pc, #576]	; (8001dd0 <HAL_GPIO_Init+0x2b0>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d85d      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b92:	2b12      	cmp	r3, #18
 8001b94:	d82a      	bhi.n	8001bec <HAL_GPIO_Init+0xcc>
 8001b96:	2b12      	cmp	r3, #18
 8001b98:	d859      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b9a:	a201      	add	r2, pc, #4	; (adr r2, 8001ba0 <HAL_GPIO_Init+0x80>)
 8001b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba0:	08001c1b 	.word	0x08001c1b
 8001ba4:	08001bf5 	.word	0x08001bf5
 8001ba8:	08001c07 	.word	0x08001c07
 8001bac:	08001c49 	.word	0x08001c49
 8001bb0:	08001c4f 	.word	0x08001c4f
 8001bb4:	08001c4f 	.word	0x08001c4f
 8001bb8:	08001c4f 	.word	0x08001c4f
 8001bbc:	08001c4f 	.word	0x08001c4f
 8001bc0:	08001c4f 	.word	0x08001c4f
 8001bc4:	08001c4f 	.word	0x08001c4f
 8001bc8:	08001c4f 	.word	0x08001c4f
 8001bcc:	08001c4f 	.word	0x08001c4f
 8001bd0:	08001c4f 	.word	0x08001c4f
 8001bd4:	08001c4f 	.word	0x08001c4f
 8001bd8:	08001c4f 	.word	0x08001c4f
 8001bdc:	08001c4f 	.word	0x08001c4f
 8001be0:	08001c4f 	.word	0x08001c4f
 8001be4:	08001bfd 	.word	0x08001bfd
 8001be8:	08001c11 	.word	0x08001c11
 8001bec:	4a79      	ldr	r2, [pc, #484]	; (8001dd4 <HAL_GPIO_Init+0x2b4>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d013      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bf2:	e02c      	b.n	8001c4e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	623b      	str	r3, [r7, #32]
          break;
 8001bfa:	e029      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	3304      	adds	r3, #4
 8001c02:	623b      	str	r3, [r7, #32]
          break;
 8001c04:	e024      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	3308      	adds	r3, #8
 8001c0c:	623b      	str	r3, [r7, #32]
          break;
 8001c0e:	e01f      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	330c      	adds	r3, #12
 8001c16:	623b      	str	r3, [r7, #32]
          break;
 8001c18:	e01a      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d102      	bne.n	8001c28 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c22:	2304      	movs	r3, #4
 8001c24:	623b      	str	r3, [r7, #32]
          break;
 8001c26:	e013      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d105      	bne.n	8001c3c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c30:	2308      	movs	r3, #8
 8001c32:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	69fa      	ldr	r2, [r7, #28]
 8001c38:	611a      	str	r2, [r3, #16]
          break;
 8001c3a:	e009      	b.n	8001c50 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c3c:	2308      	movs	r3, #8
 8001c3e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	69fa      	ldr	r2, [r7, #28]
 8001c44:	615a      	str	r2, [r3, #20]
          break;
 8001c46:	e003      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	623b      	str	r3, [r7, #32]
          break;
 8001c4c:	e000      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          break;
 8001c4e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	2bff      	cmp	r3, #255	; 0xff
 8001c54:	d801      	bhi.n	8001c5a <HAL_GPIO_Init+0x13a>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	e001      	b.n	8001c5e <HAL_GPIO_Init+0x13e>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	3304      	adds	r3, #4
 8001c5e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	2bff      	cmp	r3, #255	; 0xff
 8001c64:	d802      	bhi.n	8001c6c <HAL_GPIO_Init+0x14c>
 8001c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	e002      	b.n	8001c72 <HAL_GPIO_Init+0x152>
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6e:	3b08      	subs	r3, #8
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	210f      	movs	r1, #15
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c80:	43db      	mvns	r3, r3
 8001c82:	401a      	ands	r2, r3
 8001c84:	6a39      	ldr	r1, [r7, #32]
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8c:	431a      	orrs	r2, r3
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f000 80b1 	beq.w	8001e02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ca0:	4b4d      	ldr	r3, [pc, #308]	; (8001dd8 <HAL_GPIO_Init+0x2b8>)
 8001ca2:	699b      	ldr	r3, [r3, #24]
 8001ca4:	4a4c      	ldr	r2, [pc, #304]	; (8001dd8 <HAL_GPIO_Init+0x2b8>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6193      	str	r3, [r2, #24]
 8001cac:	4b4a      	ldr	r3, [pc, #296]	; (8001dd8 <HAL_GPIO_Init+0x2b8>)
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	f003 0301 	and.w	r3, r3, #1
 8001cb4:	60bb      	str	r3, [r7, #8]
 8001cb6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cb8:	4a48      	ldr	r2, [pc, #288]	; (8001ddc <HAL_GPIO_Init+0x2bc>)
 8001cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbc:	089b      	lsrs	r3, r3, #2
 8001cbe:	3302      	adds	r3, #2
 8001cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc8:	f003 0303 	and.w	r3, r3, #3
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	220f      	movs	r2, #15
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	43db      	mvns	r3, r3
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a40      	ldr	r2, [pc, #256]	; (8001de0 <HAL_GPIO_Init+0x2c0>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d013      	beq.n	8001d0c <HAL_GPIO_Init+0x1ec>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a3f      	ldr	r2, [pc, #252]	; (8001de4 <HAL_GPIO_Init+0x2c4>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d00d      	beq.n	8001d08 <HAL_GPIO_Init+0x1e8>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4a3e      	ldr	r2, [pc, #248]	; (8001de8 <HAL_GPIO_Init+0x2c8>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d007      	beq.n	8001d04 <HAL_GPIO_Init+0x1e4>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	4a3d      	ldr	r2, [pc, #244]	; (8001dec <HAL_GPIO_Init+0x2cc>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d101      	bne.n	8001d00 <HAL_GPIO_Init+0x1e0>
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e006      	b.n	8001d0e <HAL_GPIO_Init+0x1ee>
 8001d00:	2304      	movs	r3, #4
 8001d02:	e004      	b.n	8001d0e <HAL_GPIO_Init+0x1ee>
 8001d04:	2302      	movs	r3, #2
 8001d06:	e002      	b.n	8001d0e <HAL_GPIO_Init+0x1ee>
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e000      	b.n	8001d0e <HAL_GPIO_Init+0x1ee>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d10:	f002 0203 	and.w	r2, r2, #3
 8001d14:	0092      	lsls	r2, r2, #2
 8001d16:	4093      	lsls	r3, r2
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d1e:	492f      	ldr	r1, [pc, #188]	; (8001ddc <HAL_GPIO_Init+0x2bc>)
 8001d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d22:	089b      	lsrs	r3, r3, #2
 8001d24:	3302      	adds	r3, #2
 8001d26:	68fa      	ldr	r2, [r7, #12]
 8001d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d006      	beq.n	8001d46 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d38:	4b2d      	ldr	r3, [pc, #180]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	492c      	ldr	r1, [pc, #176]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	600b      	str	r3, [r1, #0]
 8001d44:	e006      	b.n	8001d54 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d46:	4b2a      	ldr	r3, [pc, #168]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	4928      	ldr	r1, [pc, #160]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d50:	4013      	ands	r3, r2
 8001d52:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d006      	beq.n	8001d6e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d60:	4b23      	ldr	r3, [pc, #140]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	4922      	ldr	r1, [pc, #136]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	604b      	str	r3, [r1, #4]
 8001d6c:	e006      	b.n	8001d7c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d6e:	4b20      	ldr	r3, [pc, #128]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d70:	685a      	ldr	r2, [r3, #4]
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	43db      	mvns	r3, r3
 8001d76:	491e      	ldr	r1, [pc, #120]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d78:	4013      	ands	r3, r2
 8001d7a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d006      	beq.n	8001d96 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d88:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	4918      	ldr	r1, [pc, #96]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	608b      	str	r3, [r1, #8]
 8001d94:	e006      	b.n	8001da4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d96:	4b16      	ldr	r3, [pc, #88]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d98:	689a      	ldr	r2, [r3, #8]
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	4914      	ldr	r1, [pc, #80]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001da0:	4013      	ands	r3, r2
 8001da2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d021      	beq.n	8001df4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001db0:	4b0f      	ldr	r3, [pc, #60]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001db2:	68da      	ldr	r2, [r3, #12]
 8001db4:	490e      	ldr	r1, [pc, #56]	; (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	60cb      	str	r3, [r1, #12]
 8001dbc:	e021      	b.n	8001e02 <HAL_GPIO_Init+0x2e2>
 8001dbe:	bf00      	nop
 8001dc0:	10320000 	.word	0x10320000
 8001dc4:	10310000 	.word	0x10310000
 8001dc8:	10220000 	.word	0x10220000
 8001dcc:	10210000 	.word	0x10210000
 8001dd0:	10120000 	.word	0x10120000
 8001dd4:	10110000 	.word	0x10110000
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	40010000 	.word	0x40010000
 8001de0:	40010800 	.word	0x40010800
 8001de4:	40010c00 	.word	0x40010c00
 8001de8:	40011000 	.word	0x40011000
 8001dec:	40011400 	.word	0x40011400
 8001df0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001df4:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <HAL_GPIO_Init+0x304>)
 8001df6:	68da      	ldr	r2, [r3, #12]
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	4909      	ldr	r1, [pc, #36]	; (8001e24 <HAL_GPIO_Init+0x304>)
 8001dfe:	4013      	ands	r3, r2
 8001e00:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e04:	3301      	adds	r3, #1
 8001e06:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f47f ae8e 	bne.w	8001b34 <HAL_GPIO_Init+0x14>
  }
}
 8001e18:	bf00      	nop
 8001e1a:	bf00      	nop
 8001e1c:	372c      	adds	r7, #44	; 0x2c
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr
 8001e24:	40010400 	.word	0x40010400

08001e28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	460b      	mov	r3, r1
 8001e32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	887b      	ldrh	r3, [r7, #2]
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d002      	beq.n	8001e46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e40:	2301      	movs	r3, #1
 8001e42:	73fb      	strb	r3, [r7, #15]
 8001e44:	e001      	b.n	8001e4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e46:	2300      	movs	r3, #0
 8001e48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3714      	adds	r7, #20
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bc80      	pop	{r7}
 8001e54:	4770      	bx	lr

08001e56 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
 8001e5e:	460b      	mov	r3, r1
 8001e60:	807b      	strh	r3, [r7, #2]
 8001e62:	4613      	mov	r3, r2
 8001e64:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e66:	787b      	ldrb	r3, [r7, #1]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e6c:	887a      	ldrh	r2, [r7, #2]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e72:	e003      	b.n	8001e7c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e74:	887b      	ldrh	r3, [r7, #2]
 8001e76:	041a      	lsls	r2, r3, #16
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	611a      	str	r2, [r3, #16]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr

08001e86 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e86:	b480      	push	{r7}
 8001e88:	b085      	sub	sp, #20
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	460b      	mov	r3, r1
 8001e90:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e98:	887a      	ldrh	r2, [r7, #2]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	041a      	lsls	r2, r3, #16
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	43d9      	mvns	r1, r3
 8001ea4:	887b      	ldrh	r3, [r7, #2]
 8001ea6:	400b      	ands	r3, r1
 8001ea8:	431a      	orrs	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	611a      	str	r2, [r3, #16]
}
 8001eae:	bf00      	nop
 8001eb0:	3714      	adds	r7, #20
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr

08001eb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d101      	bne.n	8001eca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e12b      	b.n	8002122 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d106      	bne.n	8001ee4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7ff faca 	bl	8001478 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2224      	movs	r2, #36	; 0x24
 8001ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f022 0201 	bic.w	r2, r2, #1
 8001efa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f1c:	f001 fba2 	bl	8003664 <HAL_RCC_GetPCLK1Freq>
 8001f20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	4a81      	ldr	r2, [pc, #516]	; (800212c <HAL_I2C_Init+0x274>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d807      	bhi.n	8001f3c <HAL_I2C_Init+0x84>
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	4a80      	ldr	r2, [pc, #512]	; (8002130 <HAL_I2C_Init+0x278>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	bf94      	ite	ls
 8001f34:	2301      	movls	r3, #1
 8001f36:	2300      	movhi	r3, #0
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	e006      	b.n	8001f4a <HAL_I2C_Init+0x92>
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	4a7d      	ldr	r2, [pc, #500]	; (8002134 <HAL_I2C_Init+0x27c>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	bf94      	ite	ls
 8001f44:	2301      	movls	r3, #1
 8001f46:	2300      	movhi	r3, #0
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e0e7      	b.n	8002122 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	4a78      	ldr	r2, [pc, #480]	; (8002138 <HAL_I2C_Init+0x280>)
 8001f56:	fba2 2303 	umull	r2, r3, r2, r3
 8001f5a:	0c9b      	lsrs	r3, r3, #18
 8001f5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68ba      	ldr	r2, [r7, #8]
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6a1b      	ldr	r3, [r3, #32]
 8001f78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	4a6a      	ldr	r2, [pc, #424]	; (800212c <HAL_I2C_Init+0x274>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d802      	bhi.n	8001f8c <HAL_I2C_Init+0xd4>
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	e009      	b.n	8001fa0 <HAL_I2C_Init+0xe8>
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f92:	fb02 f303 	mul.w	r3, r2, r3
 8001f96:	4a69      	ldr	r2, [pc, #420]	; (800213c <HAL_I2C_Init+0x284>)
 8001f98:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9c:	099b      	lsrs	r3, r3, #6
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	6812      	ldr	r2, [r2, #0]
 8001fa4:	430b      	orrs	r3, r1
 8001fa6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001fb2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	495c      	ldr	r1, [pc, #368]	; (800212c <HAL_I2C_Init+0x274>)
 8001fbc:	428b      	cmp	r3, r1
 8001fbe:	d819      	bhi.n	8001ff4 <HAL_I2C_Init+0x13c>
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	1e59      	subs	r1, r3, #1
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fce:	1c59      	adds	r1, r3, #1
 8001fd0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001fd4:	400b      	ands	r3, r1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d00a      	beq.n	8001ff0 <HAL_I2C_Init+0x138>
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1e59      	subs	r1, r3, #1
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fe8:	3301      	adds	r3, #1
 8001fea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fee:	e051      	b.n	8002094 <HAL_I2C_Init+0x1dc>
 8001ff0:	2304      	movs	r3, #4
 8001ff2:	e04f      	b.n	8002094 <HAL_I2C_Init+0x1dc>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d111      	bne.n	8002020 <HAL_I2C_Init+0x168>
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	1e58      	subs	r0, r3, #1
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6859      	ldr	r1, [r3, #4]
 8002004:	460b      	mov	r3, r1
 8002006:	005b      	lsls	r3, r3, #1
 8002008:	440b      	add	r3, r1
 800200a:	fbb0 f3f3 	udiv	r3, r0, r3
 800200e:	3301      	adds	r3, #1
 8002010:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002014:	2b00      	cmp	r3, #0
 8002016:	bf0c      	ite	eq
 8002018:	2301      	moveq	r3, #1
 800201a:	2300      	movne	r3, #0
 800201c:	b2db      	uxtb	r3, r3
 800201e:	e012      	b.n	8002046 <HAL_I2C_Init+0x18e>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	1e58      	subs	r0, r3, #1
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6859      	ldr	r1, [r3, #4]
 8002028:	460b      	mov	r3, r1
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	440b      	add	r3, r1
 800202e:	0099      	lsls	r1, r3, #2
 8002030:	440b      	add	r3, r1
 8002032:	fbb0 f3f3 	udiv	r3, r0, r3
 8002036:	3301      	adds	r3, #1
 8002038:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800203c:	2b00      	cmp	r3, #0
 800203e:	bf0c      	ite	eq
 8002040:	2301      	moveq	r3, #1
 8002042:	2300      	movne	r3, #0
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <HAL_I2C_Init+0x196>
 800204a:	2301      	movs	r3, #1
 800204c:	e022      	b.n	8002094 <HAL_I2C_Init+0x1dc>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10e      	bne.n	8002074 <HAL_I2C_Init+0x1bc>
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	1e58      	subs	r0, r3, #1
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6859      	ldr	r1, [r3, #4]
 800205e:	460b      	mov	r3, r1
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	440b      	add	r3, r1
 8002064:	fbb0 f3f3 	udiv	r3, r0, r3
 8002068:	3301      	adds	r3, #1
 800206a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800206e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002072:	e00f      	b.n	8002094 <HAL_I2C_Init+0x1dc>
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	1e58      	subs	r0, r3, #1
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6859      	ldr	r1, [r3, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	440b      	add	r3, r1
 8002082:	0099      	lsls	r1, r3, #2
 8002084:	440b      	add	r3, r1
 8002086:	fbb0 f3f3 	udiv	r3, r0, r3
 800208a:	3301      	adds	r3, #1
 800208c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002090:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002094:	6879      	ldr	r1, [r7, #4]
 8002096:	6809      	ldr	r1, [r1, #0]
 8002098:	4313      	orrs	r3, r2
 800209a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	69da      	ldr	r2, [r3, #28]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a1b      	ldr	r3, [r3, #32]
 80020ae:	431a      	orrs	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80020c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	6911      	ldr	r1, [r2, #16]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	68d2      	ldr	r2, [r2, #12]
 80020ce:	4311      	orrs	r1, r2
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	6812      	ldr	r2, [r2, #0]
 80020d4:	430b      	orrs	r3, r1
 80020d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	695a      	ldr	r2, [r3, #20]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	431a      	orrs	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f042 0201 	orr.w	r2, r2, #1
 8002102:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2220      	movs	r2, #32
 800210e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	000186a0 	.word	0x000186a0
 8002130:	001e847f 	.word	0x001e847f
 8002134:	003d08ff 	.word	0x003d08ff
 8002138:	431bde83 	.word	0x431bde83
 800213c:	10624dd3 	.word	0x10624dd3

08002140 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b088      	sub	sp, #32
 8002144:	af02      	add	r7, sp, #8
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	4608      	mov	r0, r1
 800214a:	4611      	mov	r1, r2
 800214c:	461a      	mov	r2, r3
 800214e:	4603      	mov	r3, r0
 8002150:	817b      	strh	r3, [r7, #10]
 8002152:	460b      	mov	r3, r1
 8002154:	813b      	strh	r3, [r7, #8]
 8002156:	4613      	mov	r3, r2
 8002158:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800215a:	f7ff fbcf 	bl	80018fc <HAL_GetTick>
 800215e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002166:	b2db      	uxtb	r3, r3
 8002168:	2b20      	cmp	r3, #32
 800216a:	f040 80d9 	bne.w	8002320 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	2319      	movs	r3, #25
 8002174:	2201      	movs	r2, #1
 8002176:	496d      	ldr	r1, [pc, #436]	; (800232c <HAL_I2C_Mem_Write+0x1ec>)
 8002178:	68f8      	ldr	r0, [r7, #12]
 800217a:	f000 fcc1 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002184:	2302      	movs	r3, #2
 8002186:	e0cc      	b.n	8002322 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800218e:	2b01      	cmp	r3, #1
 8002190:	d101      	bne.n	8002196 <HAL_I2C_Mem_Write+0x56>
 8002192:	2302      	movs	r3, #2
 8002194:	e0c5      	b.n	8002322 <HAL_I2C_Mem_Write+0x1e2>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2201      	movs	r2, #1
 800219a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d007      	beq.n	80021bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f042 0201 	orr.w	r2, r2, #1
 80021ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2221      	movs	r2, #33	; 0x21
 80021d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2240      	movs	r2, #64	; 0x40
 80021d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6a3a      	ldr	r2, [r7, #32]
 80021e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80021ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021f2:	b29a      	uxth	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	4a4d      	ldr	r2, [pc, #308]	; (8002330 <HAL_I2C_Mem_Write+0x1f0>)
 80021fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80021fe:	88f8      	ldrh	r0, [r7, #6]
 8002200:	893a      	ldrh	r2, [r7, #8]
 8002202:	8979      	ldrh	r1, [r7, #10]
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	9301      	str	r3, [sp, #4]
 8002208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	4603      	mov	r3, r0
 800220e:	68f8      	ldr	r0, [r7, #12]
 8002210:	f000 faf8 	bl	8002804 <I2C_RequestMemoryWrite>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d052      	beq.n	80022c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e081      	b.n	8002322 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800221e:	697a      	ldr	r2, [r7, #20]
 8002220:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002222:	68f8      	ldr	r0, [r7, #12]
 8002224:	f000 fd42 	bl	8002cac <I2C_WaitOnTXEFlagUntilTimeout>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d00d      	beq.n	800224a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002232:	2b04      	cmp	r3, #4
 8002234:	d107      	bne.n	8002246 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002244:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e06b      	b.n	8002322 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800224e:	781a      	ldrb	r2, [r3, #0]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225a:	1c5a      	adds	r2, r3, #1
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002264:	3b01      	subs	r3, #1
 8002266:	b29a      	uxth	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002270:	b29b      	uxth	r3, r3
 8002272:	3b01      	subs	r3, #1
 8002274:	b29a      	uxth	r2, r3
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	695b      	ldr	r3, [r3, #20]
 8002280:	f003 0304 	and.w	r3, r3, #4
 8002284:	2b04      	cmp	r3, #4
 8002286:	d11b      	bne.n	80022c0 <HAL_I2C_Mem_Write+0x180>
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800228c:	2b00      	cmp	r3, #0
 800228e:	d017      	beq.n	80022c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002294:	781a      	ldrb	r2, [r3, #0]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a0:	1c5a      	adds	r2, r3, #1
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022aa:	3b01      	subs	r3, #1
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	3b01      	subs	r3, #1
 80022ba:	b29a      	uxth	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1aa      	bne.n	800221e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022c8:	697a      	ldr	r2, [r7, #20]
 80022ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022cc:	68f8      	ldr	r0, [r7, #12]
 80022ce:	f000 fd2e 	bl	8002d2e <I2C_WaitOnBTFFlagUntilTimeout>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d00d      	beq.n	80022f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d107      	bne.n	80022f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e016      	b.n	8002322 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002302:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2220      	movs	r2, #32
 8002308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800231c:	2300      	movs	r3, #0
 800231e:	e000      	b.n	8002322 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002320:	2302      	movs	r3, #2
  }
}
 8002322:	4618      	mov	r0, r3
 8002324:	3718      	adds	r7, #24
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	00100002 	.word	0x00100002
 8002330:	ffff0000 	.word	0xffff0000

08002334 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b08c      	sub	sp, #48	; 0x30
 8002338:	af02      	add	r7, sp, #8
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	4608      	mov	r0, r1
 800233e:	4611      	mov	r1, r2
 8002340:	461a      	mov	r2, r3
 8002342:	4603      	mov	r3, r0
 8002344:	817b      	strh	r3, [r7, #10]
 8002346:	460b      	mov	r3, r1
 8002348:	813b      	strh	r3, [r7, #8]
 800234a:	4613      	mov	r3, r2
 800234c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800234e:	2300      	movs	r3, #0
 8002350:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002352:	f7ff fad3 	bl	80018fc <HAL_GetTick>
 8002356:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b20      	cmp	r3, #32
 8002362:	f040 8244 	bne.w	80027ee <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002368:	9300      	str	r3, [sp, #0]
 800236a:	2319      	movs	r3, #25
 800236c:	2201      	movs	r2, #1
 800236e:	4982      	ldr	r1, [pc, #520]	; (8002578 <HAL_I2C_Mem_Read+0x244>)
 8002370:	68f8      	ldr	r0, [r7, #12]
 8002372:	f000 fbc5 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800237c:	2302      	movs	r3, #2
 800237e:	e237      	b.n	80027f0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002386:	2b01      	cmp	r3, #1
 8002388:	d101      	bne.n	800238e <HAL_I2C_Mem_Read+0x5a>
 800238a:	2302      	movs	r3, #2
 800238c:	e230      	b.n	80027f0 <HAL_I2C_Mem_Read+0x4bc>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2201      	movs	r2, #1
 8002392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d007      	beq.n	80023b4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 0201 	orr.w	r2, r2, #1
 80023b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2222      	movs	r2, #34	; 0x22
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2240      	movs	r2, #64	; 0x40
 80023d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2200      	movs	r2, #0
 80023d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80023e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ea:	b29a      	uxth	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	4a62      	ldr	r2, [pc, #392]	; (800257c <HAL_I2C_Mem_Read+0x248>)
 80023f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023f6:	88f8      	ldrh	r0, [r7, #6]
 80023f8:	893a      	ldrh	r2, [r7, #8]
 80023fa:	8979      	ldrh	r1, [r7, #10]
 80023fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fe:	9301      	str	r3, [sp, #4]
 8002400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	4603      	mov	r3, r0
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f000 fa92 	bl	8002930 <I2C_RequestMemoryRead>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e1ec      	b.n	80027f0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800241a:	2b00      	cmp	r3, #0
 800241c:	d113      	bne.n	8002446 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800241e:	2300      	movs	r3, #0
 8002420:	61fb      	str	r3, [r7, #28]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	695b      	ldr	r3, [r3, #20]
 8002428:	61fb      	str	r3, [r7, #28]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	61fb      	str	r3, [r7, #28]
 8002432:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	e1c0      	b.n	80027c8 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800244a:	2b01      	cmp	r3, #1
 800244c:	d11e      	bne.n	800248c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800245c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800245e:	b672      	cpsid	i
}
 8002460:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002462:	2300      	movs	r3, #0
 8002464:	61bb      	str	r3, [r7, #24]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	61bb      	str	r3, [r7, #24]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	61bb      	str	r3, [r7, #24]
 8002476:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002486:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002488:	b662      	cpsie	i
}
 800248a:	e035      	b.n	80024f8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002490:	2b02      	cmp	r3, #2
 8002492:	d11e      	bne.n	80024d2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024a4:	b672      	cpsid	i
}
 80024a6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024a8:	2300      	movs	r3, #0
 80024aa:	617b      	str	r3, [r7, #20]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	695b      	ldr	r3, [r3, #20]
 80024b2:	617b      	str	r3, [r7, #20]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	617b      	str	r3, [r7, #20]
 80024bc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80024ce:	b662      	cpsie	i
}
 80024d0:	e012      	b.n	80024f8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80024e0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024e2:	2300      	movs	r3, #0
 80024e4:	613b      	str	r3, [r7, #16]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	695b      	ldr	r3, [r3, #20]
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	613b      	str	r3, [r7, #16]
 80024f6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80024f8:	e166      	b.n	80027c8 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024fe:	2b03      	cmp	r3, #3
 8002500:	f200 811f 	bhi.w	8002742 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002508:	2b01      	cmp	r3, #1
 800250a:	d123      	bne.n	8002554 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800250c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800250e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f000 fc4d 	bl	8002db0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e167      	b.n	80027f0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	691a      	ldr	r2, [r3, #16]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252a:	b2d2      	uxtb	r2, r2
 800252c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002532:	1c5a      	adds	r2, r3, #1
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800253c:	3b01      	subs	r3, #1
 800253e:	b29a      	uxth	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002548:	b29b      	uxth	r3, r3
 800254a:	3b01      	subs	r3, #1
 800254c:	b29a      	uxth	r2, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002552:	e139      	b.n	80027c8 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002558:	2b02      	cmp	r3, #2
 800255a:	d152      	bne.n	8002602 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800255c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002562:	2200      	movs	r2, #0
 8002564:	4906      	ldr	r1, [pc, #24]	; (8002580 <HAL_I2C_Mem_Read+0x24c>)
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 faca 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d008      	beq.n	8002584 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e13c      	b.n	80027f0 <HAL_I2C_Mem_Read+0x4bc>
 8002576:	bf00      	nop
 8002578:	00100002 	.word	0x00100002
 800257c:	ffff0000 	.word	0xffff0000
 8002580:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002584:	b672      	cpsid	i
}
 8002586:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002596:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	691a      	ldr	r2, [r3, #16]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a2:	b2d2      	uxtb	r2, r2
 80025a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025aa:	1c5a      	adds	r2, r3, #1
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025b4:	3b01      	subs	r3, #1
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	3b01      	subs	r3, #1
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80025ca:	b662      	cpsie	i
}
 80025cc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	691a      	ldr	r2, [r3, #16]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d8:	b2d2      	uxtb	r2, r2
 80025da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e0:	1c5a      	adds	r2, r3, #1
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ea:	3b01      	subs	r3, #1
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	3b01      	subs	r3, #1
 80025fa:	b29a      	uxth	r2, r3
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002600:	e0e2      	b.n	80027c8 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002608:	2200      	movs	r2, #0
 800260a:	497b      	ldr	r1, [pc, #492]	; (80027f8 <HAL_I2C_Mem_Read+0x4c4>)
 800260c:	68f8      	ldr	r0, [r7, #12]
 800260e:	f000 fa77 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e0e9      	b.n	80027f0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800262a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800262c:	b672      	cpsid	i
}
 800262e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	691a      	ldr	r2, [r3, #16]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263a:	b2d2      	uxtb	r2, r2
 800263c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002642:	1c5a      	adds	r2, r3, #1
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800264c:	3b01      	subs	r3, #1
 800264e:	b29a      	uxth	r2, r3
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002658:	b29b      	uxth	r3, r3
 800265a:	3b01      	subs	r3, #1
 800265c:	b29a      	uxth	r2, r3
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002662:	4b66      	ldr	r3, [pc, #408]	; (80027fc <HAL_I2C_Mem_Read+0x4c8>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	08db      	lsrs	r3, r3, #3
 8002668:	4a65      	ldr	r2, [pc, #404]	; (8002800 <HAL_I2C_Mem_Read+0x4cc>)
 800266a:	fba2 2303 	umull	r2, r3, r2, r3
 800266e:	0a1a      	lsrs	r2, r3, #8
 8002670:	4613      	mov	r3, r2
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	4413      	add	r3, r2
 8002676:	00da      	lsls	r2, r3, #3
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800267c:	6a3b      	ldr	r3, [r7, #32]
 800267e:	3b01      	subs	r3, #1
 8002680:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002682:	6a3b      	ldr	r3, [r7, #32]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d118      	bne.n	80026ba <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2200      	movs	r2, #0
 800268c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2220      	movs	r2, #32
 8002692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2200      	movs	r2, #0
 800269a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a2:	f043 0220 	orr.w	r2, r3, #32
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80026aa:	b662      	cpsie	i
}
 80026ac:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e09a      	b.n	80027f0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	695b      	ldr	r3, [r3, #20]
 80026c0:	f003 0304 	and.w	r3, r3, #4
 80026c4:	2b04      	cmp	r3, #4
 80026c6:	d1d9      	bne.n	800267c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	691a      	ldr	r2, [r3, #16]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e2:	b2d2      	uxtb	r2, r2
 80026e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ea:	1c5a      	adds	r2, r3, #1
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f4:	3b01      	subs	r3, #1
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002700:	b29b      	uxth	r3, r3
 8002702:	3b01      	subs	r3, #1
 8002704:	b29a      	uxth	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800270a:	b662      	cpsie	i
}
 800270c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	691a      	ldr	r2, [r3, #16]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002720:	1c5a      	adds	r2, r3, #1
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800272a:	3b01      	subs	r3, #1
 800272c:	b29a      	uxth	r2, r3
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002736:	b29b      	uxth	r3, r3
 8002738:	3b01      	subs	r3, #1
 800273a:	b29a      	uxth	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002740:	e042      	b.n	80027c8 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002742:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002744:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	f000 fb32 	bl	8002db0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e04c      	b.n	80027f0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	691a      	ldr	r2, [r3, #16]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002760:	b2d2      	uxtb	r2, r2
 8002762:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002768:	1c5a      	adds	r2, r3, #1
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002772:	3b01      	subs	r3, #1
 8002774:	b29a      	uxth	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800277e:	b29b      	uxth	r3, r3
 8002780:	3b01      	subs	r3, #1
 8002782:	b29a      	uxth	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	695b      	ldr	r3, [r3, #20]
 800278e:	f003 0304 	and.w	r3, r3, #4
 8002792:	2b04      	cmp	r3, #4
 8002794:	d118      	bne.n	80027c8 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	691a      	ldr	r2, [r3, #16]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a0:	b2d2      	uxtb	r2, r2
 80027a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a8:	1c5a      	adds	r2, r3, #1
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027b2:	3b01      	subs	r3, #1
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027be:	b29b      	uxth	r3, r3
 80027c0:	3b01      	subs	r3, #1
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	f47f ae94 	bne.w	80024fa <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2220      	movs	r2, #32
 80027d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80027ea:	2300      	movs	r3, #0
 80027ec:	e000      	b.n	80027f0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80027ee:	2302      	movs	r3, #2
  }
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3728      	adds	r7, #40	; 0x28
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	00010004 	.word	0x00010004
 80027fc:	20000008 	.word	0x20000008
 8002800:	14f8b589 	.word	0x14f8b589

08002804 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b088      	sub	sp, #32
 8002808:	af02      	add	r7, sp, #8
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	4608      	mov	r0, r1
 800280e:	4611      	mov	r1, r2
 8002810:	461a      	mov	r2, r3
 8002812:	4603      	mov	r3, r0
 8002814:	817b      	strh	r3, [r7, #10]
 8002816:	460b      	mov	r3, r1
 8002818:	813b      	strh	r3, [r7, #8]
 800281a:	4613      	mov	r3, r2
 800281c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800282c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800282e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	6a3b      	ldr	r3, [r7, #32]
 8002834:	2200      	movs	r2, #0
 8002836:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800283a:	68f8      	ldr	r0, [r7, #12]
 800283c:	f000 f960 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d00d      	beq.n	8002862 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002850:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002854:	d103      	bne.n	800285e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f44f 7200 	mov.w	r2, #512	; 0x200
 800285c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e05f      	b.n	8002922 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002862:	897b      	ldrh	r3, [r7, #10]
 8002864:	b2db      	uxtb	r3, r3
 8002866:	461a      	mov	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002870:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002874:	6a3a      	ldr	r2, [r7, #32]
 8002876:	492d      	ldr	r1, [pc, #180]	; (800292c <I2C_RequestMemoryWrite+0x128>)
 8002878:	68f8      	ldr	r0, [r7, #12]
 800287a:	f000 f998 	bl	8002bae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e04c      	b.n	8002922 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002888:	2300      	movs	r3, #0
 800288a:	617b      	str	r3, [r7, #20]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	617b      	str	r3, [r7, #20]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	617b      	str	r3, [r7, #20]
 800289c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800289e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028a0:	6a39      	ldr	r1, [r7, #32]
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 fa02 	bl	8002cac <I2C_WaitOnTXEFlagUntilTimeout>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00d      	beq.n	80028ca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	2b04      	cmp	r3, #4
 80028b4:	d107      	bne.n	80028c6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e02b      	b.n	8002922 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80028ca:	88fb      	ldrh	r3, [r7, #6]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d105      	bne.n	80028dc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80028d0:	893b      	ldrh	r3, [r7, #8]
 80028d2:	b2da      	uxtb	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	611a      	str	r2, [r3, #16]
 80028da:	e021      	b.n	8002920 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80028dc:	893b      	ldrh	r3, [r7, #8]
 80028de:	0a1b      	lsrs	r3, r3, #8
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	b2da      	uxtb	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028ec:	6a39      	ldr	r1, [r7, #32]
 80028ee:	68f8      	ldr	r0, [r7, #12]
 80028f0:	f000 f9dc 	bl	8002cac <I2C_WaitOnTXEFlagUntilTimeout>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00d      	beq.n	8002916 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	2b04      	cmp	r3, #4
 8002900:	d107      	bne.n	8002912 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002910:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e005      	b.n	8002922 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002916:	893b      	ldrh	r3, [r7, #8]
 8002918:	b2da      	uxtb	r2, r3
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3718      	adds	r7, #24
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	00010002 	.word	0x00010002

08002930 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b088      	sub	sp, #32
 8002934:	af02      	add	r7, sp, #8
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	4608      	mov	r0, r1
 800293a:	4611      	mov	r1, r2
 800293c:	461a      	mov	r2, r3
 800293e:	4603      	mov	r3, r0
 8002940:	817b      	strh	r3, [r7, #10]
 8002942:	460b      	mov	r3, r1
 8002944:	813b      	strh	r3, [r7, #8]
 8002946:	4613      	mov	r3, r2
 8002948:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002958:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002968:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800296a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	6a3b      	ldr	r3, [r7, #32]
 8002970:	2200      	movs	r2, #0
 8002972:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f000 f8c2 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d00d      	beq.n	800299e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800298c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002990:	d103      	bne.n	800299a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002998:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e0aa      	b.n	8002af4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800299e:	897b      	ldrh	r3, [r7, #10]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	461a      	mov	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80029ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b0:	6a3a      	ldr	r2, [r7, #32]
 80029b2:	4952      	ldr	r1, [pc, #328]	; (8002afc <I2C_RequestMemoryRead+0x1cc>)
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f000 f8fa 	bl	8002bae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e097      	b.n	8002af4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029c4:	2300      	movs	r3, #0
 80029c6:	617b      	str	r3, [r7, #20]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	617b      	str	r3, [r7, #20]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	617b      	str	r3, [r7, #20]
 80029d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029dc:	6a39      	ldr	r1, [r7, #32]
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f000 f964 	bl	8002cac <I2C_WaitOnTXEFlagUntilTimeout>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d00d      	beq.n	8002a06 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	2b04      	cmp	r3, #4
 80029f0:	d107      	bne.n	8002a02 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a00:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e076      	b.n	8002af4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a06:	88fb      	ldrh	r3, [r7, #6]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d105      	bne.n	8002a18 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a0c:	893b      	ldrh	r3, [r7, #8]
 8002a0e:	b2da      	uxtb	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	611a      	str	r2, [r3, #16]
 8002a16:	e021      	b.n	8002a5c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002a18:	893b      	ldrh	r3, [r7, #8]
 8002a1a:	0a1b      	lsrs	r3, r3, #8
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	b2da      	uxtb	r2, r3
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a28:	6a39      	ldr	r1, [r7, #32]
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f93e 	bl	8002cac <I2C_WaitOnTXEFlagUntilTimeout>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d00d      	beq.n	8002a52 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3a:	2b04      	cmp	r3, #4
 8002a3c:	d107      	bne.n	8002a4e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a4c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e050      	b.n	8002af4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a52:	893b      	ldrh	r3, [r7, #8]
 8002a54:	b2da      	uxtb	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a5e:	6a39      	ldr	r1, [r7, #32]
 8002a60:	68f8      	ldr	r0, [r7, #12]
 8002a62:	f000 f923 	bl	8002cac <I2C_WaitOnTXEFlagUntilTimeout>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00d      	beq.n	8002a88 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	2b04      	cmp	r3, #4
 8002a72:	d107      	bne.n	8002a84 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a82:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e035      	b.n	8002af4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a96:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9a:	9300      	str	r3, [sp, #0]
 8002a9c:	6a3b      	ldr	r3, [r7, #32]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f000 f82b 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00d      	beq.n	8002acc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002abe:	d103      	bne.n	8002ac8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ac6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e013      	b.n	8002af4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002acc:	897b      	ldrh	r3, [r7, #10]
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	f043 0301 	orr.w	r3, r3, #1
 8002ad4:	b2da      	uxtb	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ade:	6a3a      	ldr	r2, [r7, #32]
 8002ae0:	4906      	ldr	r1, [pc, #24]	; (8002afc <I2C_RequestMemoryRead+0x1cc>)
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f000 f863 	bl	8002bae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e000      	b.n	8002af4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002af2:	2300      	movs	r3, #0
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3718      	adds	r7, #24
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	00010002 	.word	0x00010002

08002b00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	603b      	str	r3, [r7, #0]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b10:	e025      	b.n	8002b5e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b18:	d021      	beq.n	8002b5e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b1a:	f7fe feef 	bl	80018fc <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d302      	bcc.n	8002b30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d116      	bne.n	8002b5e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2200      	movs	r2, #0
 8002b34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2220      	movs	r2, #32
 8002b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	f043 0220 	orr.w	r2, r3, #32
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e023      	b.n	8002ba6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	0c1b      	lsrs	r3, r3, #16
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d10d      	bne.n	8002b84 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	43da      	mvns	r2, r3
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	4013      	ands	r3, r2
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	bf0c      	ite	eq
 8002b7a:	2301      	moveq	r3, #1
 8002b7c:	2300      	movne	r3, #0
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	461a      	mov	r2, r3
 8002b82:	e00c      	b.n	8002b9e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	43da      	mvns	r2, r3
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	bf0c      	ite	eq
 8002b96:	2301      	moveq	r3, #1
 8002b98:	2300      	movne	r3, #0
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d0b6      	beq.n	8002b12 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b084      	sub	sp, #16
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	60f8      	str	r0, [r7, #12]
 8002bb6:	60b9      	str	r1, [r7, #8]
 8002bb8:	607a      	str	r2, [r7, #4]
 8002bba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002bbc:	e051      	b.n	8002c62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bcc:	d123      	bne.n	8002c16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bdc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002be6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2220      	movs	r2, #32
 8002bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	f043 0204 	orr.w	r2, r3, #4
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e046      	b.n	8002ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c1c:	d021      	beq.n	8002c62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c1e:	f7fe fe6d 	bl	80018fc <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d302      	bcc.n	8002c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d116      	bne.n	8002c62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2200      	movs	r2, #0
 8002c38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4e:	f043 0220 	orr.w	r2, r3, #32
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e020      	b.n	8002ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	0c1b      	lsrs	r3, r3, #16
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d10c      	bne.n	8002c86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	43da      	mvns	r2, r3
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	4013      	ands	r3, r2
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	bf14      	ite	ne
 8002c7e:	2301      	movne	r3, #1
 8002c80:	2300      	moveq	r3, #0
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	e00b      	b.n	8002c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	699b      	ldr	r3, [r3, #24]
 8002c8c:	43da      	mvns	r2, r3
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	4013      	ands	r3, r2
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	bf14      	ite	ne
 8002c98:	2301      	movne	r3, #1
 8002c9a:	2300      	moveq	r3, #0
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d18d      	bne.n	8002bbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cb8:	e02d      	b.n	8002d16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 f8ce 	bl	8002e5c <I2C_IsAcknowledgeFailed>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e02d      	b.n	8002d26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd0:	d021      	beq.n	8002d16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cd2:	f7fe fe13 	bl	80018fc <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	68ba      	ldr	r2, [r7, #8]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d302      	bcc.n	8002ce8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d116      	bne.n	8002d16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2220      	movs	r2, #32
 8002cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	f043 0220 	orr.w	r2, r3, #32
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e007      	b.n	8002d26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	695b      	ldr	r3, [r3, #20]
 8002d1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d20:	2b80      	cmp	r3, #128	; 0x80
 8002d22:	d1ca      	bne.n	8002cba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b084      	sub	sp, #16
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	60f8      	str	r0, [r7, #12]
 8002d36:	60b9      	str	r1, [r7, #8]
 8002d38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d3a:	e02d      	b.n	8002d98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d3c:	68f8      	ldr	r0, [r7, #12]
 8002d3e:	f000 f88d 	bl	8002e5c <I2C_IsAcknowledgeFailed>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e02d      	b.n	8002da8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d52:	d021      	beq.n	8002d98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d54:	f7fe fdd2 	bl	80018fc <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	68ba      	ldr	r2, [r7, #8]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d302      	bcc.n	8002d6a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d116      	bne.n	8002d98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2220      	movs	r2, #32
 8002d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d84:	f043 0220 	orr.w	r2, r3, #32
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e007      	b.n	8002da8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	695b      	ldr	r3, [r3, #20]
 8002d9e:	f003 0304 	and.w	r3, r3, #4
 8002da2:	2b04      	cmp	r3, #4
 8002da4:	d1ca      	bne.n	8002d3c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002dbc:	e042      	b.n	8002e44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	695b      	ldr	r3, [r3, #20]
 8002dc4:	f003 0310 	and.w	r3, r3, #16
 8002dc8:	2b10      	cmp	r3, #16
 8002dca:	d119      	bne.n	8002e00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f06f 0210 	mvn.w	r2, #16
 8002dd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2220      	movs	r2, #32
 8002de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e029      	b.n	8002e54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e00:	f7fe fd7c 	bl	80018fc <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d302      	bcc.n	8002e16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d116      	bne.n	8002e44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2220      	movs	r2, #32
 8002e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e30:	f043 0220 	orr.w	r2, r3, #32
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e007      	b.n	8002e54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e4e:	2b40      	cmp	r3, #64	; 0x40
 8002e50:	d1b5      	bne.n	8002dbe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e72:	d11b      	bne.n	8002eac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e7c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2220      	movs	r2, #32
 8002e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e98:	f043 0204 	orr.w	r2, r3, #4
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e000      	b.n	8002eae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr

08002eb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e26c      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f000 8087 	beq.w	8002fe6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ed8:	4b92      	ldr	r3, [pc, #584]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f003 030c 	and.w	r3, r3, #12
 8002ee0:	2b04      	cmp	r3, #4
 8002ee2:	d00c      	beq.n	8002efe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ee4:	4b8f      	ldr	r3, [pc, #572]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f003 030c 	and.w	r3, r3, #12
 8002eec:	2b08      	cmp	r3, #8
 8002eee:	d112      	bne.n	8002f16 <HAL_RCC_OscConfig+0x5e>
 8002ef0:	4b8c      	ldr	r3, [pc, #560]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ef8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002efc:	d10b      	bne.n	8002f16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002efe:	4b89      	ldr	r3, [pc, #548]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d06c      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x12c>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d168      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e246      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f1e:	d106      	bne.n	8002f2e <HAL_RCC_OscConfig+0x76>
 8002f20:	4b80      	ldr	r3, [pc, #512]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a7f      	ldr	r2, [pc, #508]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f2a:	6013      	str	r3, [r2, #0]
 8002f2c:	e02e      	b.n	8002f8c <HAL_RCC_OscConfig+0xd4>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10c      	bne.n	8002f50 <HAL_RCC_OscConfig+0x98>
 8002f36:	4b7b      	ldr	r3, [pc, #492]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a7a      	ldr	r2, [pc, #488]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f40:	6013      	str	r3, [r2, #0]
 8002f42:	4b78      	ldr	r3, [pc, #480]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a77      	ldr	r2, [pc, #476]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	e01d      	b.n	8002f8c <HAL_RCC_OscConfig+0xd4>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f58:	d10c      	bne.n	8002f74 <HAL_RCC_OscConfig+0xbc>
 8002f5a:	4b72      	ldr	r3, [pc, #456]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a71      	ldr	r2, [pc, #452]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f64:	6013      	str	r3, [r2, #0]
 8002f66:	4b6f      	ldr	r3, [pc, #444]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a6e      	ldr	r2, [pc, #440]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	e00b      	b.n	8002f8c <HAL_RCC_OscConfig+0xd4>
 8002f74:	4b6b      	ldr	r3, [pc, #428]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a6a      	ldr	r2, [pc, #424]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f7e:	6013      	str	r3, [r2, #0]
 8002f80:	4b68      	ldr	r3, [pc, #416]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a67      	ldr	r2, [pc, #412]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d013      	beq.n	8002fbc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f94:	f7fe fcb2 	bl	80018fc <HAL_GetTick>
 8002f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f9a:	e008      	b.n	8002fae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f9c:	f7fe fcae 	bl	80018fc <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b64      	cmp	r3, #100	; 0x64
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e1fa      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fae:	4b5d      	ldr	r3, [pc, #372]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d0f0      	beq.n	8002f9c <HAL_RCC_OscConfig+0xe4>
 8002fba:	e014      	b.n	8002fe6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fbc:	f7fe fc9e 	bl	80018fc <HAL_GetTick>
 8002fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fc2:	e008      	b.n	8002fd6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fc4:	f7fe fc9a 	bl	80018fc <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b64      	cmp	r3, #100	; 0x64
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e1e6      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fd6:	4b53      	ldr	r3, [pc, #332]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1f0      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x10c>
 8002fe2:	e000      	b.n	8002fe6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fe4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d063      	beq.n	80030ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ff2:	4b4c      	ldr	r3, [pc, #304]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f003 030c 	and.w	r3, r3, #12
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00b      	beq.n	8003016 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ffe:	4b49      	ldr	r3, [pc, #292]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f003 030c 	and.w	r3, r3, #12
 8003006:	2b08      	cmp	r3, #8
 8003008:	d11c      	bne.n	8003044 <HAL_RCC_OscConfig+0x18c>
 800300a:	4b46      	ldr	r3, [pc, #280]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d116      	bne.n	8003044 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003016:	4b43      	ldr	r3, [pc, #268]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d005      	beq.n	800302e <HAL_RCC_OscConfig+0x176>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d001      	beq.n	800302e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e1ba      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800302e:	4b3d      	ldr	r3, [pc, #244]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	4939      	ldr	r1, [pc, #228]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 800303e:	4313      	orrs	r3, r2
 8003040:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003042:	e03a      	b.n	80030ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d020      	beq.n	800308e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800304c:	4b36      	ldr	r3, [pc, #216]	; (8003128 <HAL_RCC_OscConfig+0x270>)
 800304e:	2201      	movs	r2, #1
 8003050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003052:	f7fe fc53 	bl	80018fc <HAL_GetTick>
 8003056:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003058:	e008      	b.n	800306c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800305a:	f7fe fc4f 	bl	80018fc <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	2b02      	cmp	r3, #2
 8003066:	d901      	bls.n	800306c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e19b      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800306c:	4b2d      	ldr	r3, [pc, #180]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d0f0      	beq.n	800305a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003078:	4b2a      	ldr	r3, [pc, #168]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	695b      	ldr	r3, [r3, #20]
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	4927      	ldr	r1, [pc, #156]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8003088:	4313      	orrs	r3, r2
 800308a:	600b      	str	r3, [r1, #0]
 800308c:	e015      	b.n	80030ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800308e:	4b26      	ldr	r3, [pc, #152]	; (8003128 <HAL_RCC_OscConfig+0x270>)
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003094:	f7fe fc32 	bl	80018fc <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800309c:	f7fe fc2e 	bl	80018fc <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e17a      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ae:	4b1d      	ldr	r3, [pc, #116]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1f0      	bne.n	800309c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0308 	and.w	r3, r3, #8
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d03a      	beq.n	800313c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d019      	beq.n	8003102 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ce:	4b17      	ldr	r3, [pc, #92]	; (800312c <HAL_RCC_OscConfig+0x274>)
 80030d0:	2201      	movs	r2, #1
 80030d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030d4:	f7fe fc12 	bl	80018fc <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030dc:	f7fe fc0e 	bl	80018fc <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e15a      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ee:	4b0d      	ldr	r3, [pc, #52]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 80030f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d0f0      	beq.n	80030dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030fa:	2001      	movs	r0, #1
 80030fc:	f000 fac6 	bl	800368c <RCC_Delay>
 8003100:	e01c      	b.n	800313c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003102:	4b0a      	ldr	r3, [pc, #40]	; (800312c <HAL_RCC_OscConfig+0x274>)
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003108:	f7fe fbf8 	bl	80018fc <HAL_GetTick>
 800310c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800310e:	e00f      	b.n	8003130 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003110:	f7fe fbf4 	bl	80018fc <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	2b02      	cmp	r3, #2
 800311c:	d908      	bls.n	8003130 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e140      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
 8003122:	bf00      	nop
 8003124:	40021000 	.word	0x40021000
 8003128:	42420000 	.word	0x42420000
 800312c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003130:	4b9e      	ldr	r3, [pc, #632]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1e9      	bne.n	8003110 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0304 	and.w	r3, r3, #4
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 80a6 	beq.w	8003296 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800314a:	2300      	movs	r3, #0
 800314c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800314e:	4b97      	ldr	r3, [pc, #604]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d10d      	bne.n	8003176 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800315a:	4b94      	ldr	r3, [pc, #592]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	4a93      	ldr	r2, [pc, #588]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003164:	61d3      	str	r3, [r2, #28]
 8003166:	4b91      	ldr	r3, [pc, #580]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316e:	60bb      	str	r3, [r7, #8]
 8003170:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003172:	2301      	movs	r3, #1
 8003174:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003176:	4b8e      	ldr	r3, [pc, #568]	; (80033b0 <HAL_RCC_OscConfig+0x4f8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800317e:	2b00      	cmp	r3, #0
 8003180:	d118      	bne.n	80031b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003182:	4b8b      	ldr	r3, [pc, #556]	; (80033b0 <HAL_RCC_OscConfig+0x4f8>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a8a      	ldr	r2, [pc, #552]	; (80033b0 <HAL_RCC_OscConfig+0x4f8>)
 8003188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800318c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800318e:	f7fe fbb5 	bl	80018fc <HAL_GetTick>
 8003192:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003194:	e008      	b.n	80031a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003196:	f7fe fbb1 	bl	80018fc <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b64      	cmp	r3, #100	; 0x64
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e0fd      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a8:	4b81      	ldr	r3, [pc, #516]	; (80033b0 <HAL_RCC_OscConfig+0x4f8>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0f0      	beq.n	8003196 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d106      	bne.n	80031ca <HAL_RCC_OscConfig+0x312>
 80031bc:	4b7b      	ldr	r3, [pc, #492]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	4a7a      	ldr	r2, [pc, #488]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031c2:	f043 0301 	orr.w	r3, r3, #1
 80031c6:	6213      	str	r3, [r2, #32]
 80031c8:	e02d      	b.n	8003226 <HAL_RCC_OscConfig+0x36e>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10c      	bne.n	80031ec <HAL_RCC_OscConfig+0x334>
 80031d2:	4b76      	ldr	r3, [pc, #472]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	4a75      	ldr	r2, [pc, #468]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031d8:	f023 0301 	bic.w	r3, r3, #1
 80031dc:	6213      	str	r3, [r2, #32]
 80031de:	4b73      	ldr	r3, [pc, #460]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031e0:	6a1b      	ldr	r3, [r3, #32]
 80031e2:	4a72      	ldr	r2, [pc, #456]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031e4:	f023 0304 	bic.w	r3, r3, #4
 80031e8:	6213      	str	r3, [r2, #32]
 80031ea:	e01c      	b.n	8003226 <HAL_RCC_OscConfig+0x36e>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	2b05      	cmp	r3, #5
 80031f2:	d10c      	bne.n	800320e <HAL_RCC_OscConfig+0x356>
 80031f4:	4b6d      	ldr	r3, [pc, #436]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	4a6c      	ldr	r2, [pc, #432]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031fa:	f043 0304 	orr.w	r3, r3, #4
 80031fe:	6213      	str	r3, [r2, #32]
 8003200:	4b6a      	ldr	r3, [pc, #424]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003202:	6a1b      	ldr	r3, [r3, #32]
 8003204:	4a69      	ldr	r2, [pc, #420]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003206:	f043 0301 	orr.w	r3, r3, #1
 800320a:	6213      	str	r3, [r2, #32]
 800320c:	e00b      	b.n	8003226 <HAL_RCC_OscConfig+0x36e>
 800320e:	4b67      	ldr	r3, [pc, #412]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003210:	6a1b      	ldr	r3, [r3, #32]
 8003212:	4a66      	ldr	r2, [pc, #408]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003214:	f023 0301 	bic.w	r3, r3, #1
 8003218:	6213      	str	r3, [r2, #32]
 800321a:	4b64      	ldr	r3, [pc, #400]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	4a63      	ldr	r2, [pc, #396]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003220:	f023 0304 	bic.w	r3, r3, #4
 8003224:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d015      	beq.n	800325a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800322e:	f7fe fb65 	bl	80018fc <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003234:	e00a      	b.n	800324c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003236:	f7fe fb61 	bl	80018fc <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	f241 3288 	movw	r2, #5000	; 0x1388
 8003244:	4293      	cmp	r3, r2
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e0ab      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800324c:	4b57      	ldr	r3, [pc, #348]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b00      	cmp	r3, #0
 8003256:	d0ee      	beq.n	8003236 <HAL_RCC_OscConfig+0x37e>
 8003258:	e014      	b.n	8003284 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325a:	f7fe fb4f 	bl	80018fc <HAL_GetTick>
 800325e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003260:	e00a      	b.n	8003278 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003262:	f7fe fb4b 	bl	80018fc <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003270:	4293      	cmp	r3, r2
 8003272:	d901      	bls.n	8003278 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e095      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003278:	4b4c      	ldr	r3, [pc, #304]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800327a:	6a1b      	ldr	r3, [r3, #32]
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1ee      	bne.n	8003262 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003284:	7dfb      	ldrb	r3, [r7, #23]
 8003286:	2b01      	cmp	r3, #1
 8003288:	d105      	bne.n	8003296 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800328a:	4b48      	ldr	r3, [pc, #288]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	4a47      	ldr	r2, [pc, #284]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003290:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003294:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	2b00      	cmp	r3, #0
 800329c:	f000 8081 	beq.w	80033a2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032a0:	4b42      	ldr	r3, [pc, #264]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f003 030c 	and.w	r3, r3, #12
 80032a8:	2b08      	cmp	r3, #8
 80032aa:	d061      	beq.n	8003370 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	69db      	ldr	r3, [r3, #28]
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d146      	bne.n	8003342 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b4:	4b3f      	ldr	r3, [pc, #252]	; (80033b4 <HAL_RCC_OscConfig+0x4fc>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ba:	f7fe fb1f 	bl	80018fc <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032c0:	e008      	b.n	80032d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c2:	f7fe fb1b 	bl	80018fc <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e067      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032d4:	4b35      	ldr	r3, [pc, #212]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1f0      	bne.n	80032c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032e8:	d108      	bne.n	80032fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032ea:	4b30      	ldr	r3, [pc, #192]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	492d      	ldr	r1, [pc, #180]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032fc:	4b2b      	ldr	r3, [pc, #172]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a19      	ldr	r1, [r3, #32]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330c:	430b      	orrs	r3, r1
 800330e:	4927      	ldr	r1, [pc, #156]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003310:	4313      	orrs	r3, r2
 8003312:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003314:	4b27      	ldr	r3, [pc, #156]	; (80033b4 <HAL_RCC_OscConfig+0x4fc>)
 8003316:	2201      	movs	r2, #1
 8003318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800331a:	f7fe faef 	bl	80018fc <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003322:	f7fe faeb 	bl	80018fc <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e037      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003334:	4b1d      	ldr	r3, [pc, #116]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d0f0      	beq.n	8003322 <HAL_RCC_OscConfig+0x46a>
 8003340:	e02f      	b.n	80033a2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003342:	4b1c      	ldr	r3, [pc, #112]	; (80033b4 <HAL_RCC_OscConfig+0x4fc>)
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003348:	f7fe fad8 	bl	80018fc <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003350:	f7fe fad4 	bl	80018fc <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e020      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003362:	4b12      	ldr	r3, [pc, #72]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1f0      	bne.n	8003350 <HAL_RCC_OscConfig+0x498>
 800336e:	e018      	b.n	80033a2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	69db      	ldr	r3, [r3, #28]
 8003374:	2b01      	cmp	r3, #1
 8003376:	d101      	bne.n	800337c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e013      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800337c:	4b0b      	ldr	r3, [pc, #44]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	429a      	cmp	r2, r3
 800338e:	d106      	bne.n	800339e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800339a:	429a      	cmp	r2, r3
 800339c:	d001      	beq.n	80033a2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e000      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40021000 	.word	0x40021000
 80033b0:	40007000 	.word	0x40007000
 80033b4:	42420060 	.word	0x42420060

080033b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e0d0      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033cc:	4b6a      	ldr	r3, [pc, #424]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d910      	bls.n	80033fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033da:	4b67      	ldr	r3, [pc, #412]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f023 0207 	bic.w	r2, r3, #7
 80033e2:	4965      	ldr	r1, [pc, #404]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ea:	4b63      	ldr	r3, [pc, #396]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0307 	and.w	r3, r3, #7
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d001      	beq.n	80033fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e0b8      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d020      	beq.n	800344a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	2b00      	cmp	r3, #0
 8003412:	d005      	beq.n	8003420 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003414:	4b59      	ldr	r3, [pc, #356]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	4a58      	ldr	r2, [pc, #352]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 800341a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800341e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0308 	and.w	r3, r3, #8
 8003428:	2b00      	cmp	r3, #0
 800342a:	d005      	beq.n	8003438 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800342c:	4b53      	ldr	r3, [pc, #332]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	4a52      	ldr	r2, [pc, #328]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003432:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003436:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003438:	4b50      	ldr	r3, [pc, #320]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	494d      	ldr	r1, [pc, #308]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003446:	4313      	orrs	r3, r2
 8003448:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0301 	and.w	r3, r3, #1
 8003452:	2b00      	cmp	r3, #0
 8003454:	d040      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d107      	bne.n	800346e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800345e:	4b47      	ldr	r3, [pc, #284]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d115      	bne.n	8003496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e07f      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	2b02      	cmp	r3, #2
 8003474:	d107      	bne.n	8003486 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003476:	4b41      	ldr	r3, [pc, #260]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d109      	bne.n	8003496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e073      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003486:	4b3d      	ldr	r3, [pc, #244]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e06b      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003496:	4b39      	ldr	r3, [pc, #228]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f023 0203 	bic.w	r2, r3, #3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	4936      	ldr	r1, [pc, #216]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034a8:	f7fe fa28 	bl	80018fc <HAL_GetTick>
 80034ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ae:	e00a      	b.n	80034c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034b0:	f7fe fa24 	bl	80018fc <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80034be:	4293      	cmp	r3, r2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e053      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034c6:	4b2d      	ldr	r3, [pc, #180]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f003 020c 	and.w	r2, r3, #12
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d1eb      	bne.n	80034b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034d8:	4b27      	ldr	r3, [pc, #156]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d210      	bcs.n	8003508 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034e6:	4b24      	ldr	r3, [pc, #144]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f023 0207 	bic.w	r2, r3, #7
 80034ee:	4922      	ldr	r1, [pc, #136]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034f6:	4b20      	ldr	r3, [pc, #128]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	429a      	cmp	r2, r3
 8003502:	d001      	beq.n	8003508 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e032      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0304 	and.w	r3, r3, #4
 8003510:	2b00      	cmp	r3, #0
 8003512:	d008      	beq.n	8003526 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003514:	4b19      	ldr	r3, [pc, #100]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	4916      	ldr	r1, [pc, #88]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003522:	4313      	orrs	r3, r2
 8003524:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0308 	and.w	r3, r3, #8
 800352e:	2b00      	cmp	r3, #0
 8003530:	d009      	beq.n	8003546 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003532:	4b12      	ldr	r3, [pc, #72]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	490e      	ldr	r1, [pc, #56]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003542:	4313      	orrs	r3, r2
 8003544:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003546:	f000 f821 	bl	800358c <HAL_RCC_GetSysClockFreq>
 800354a:	4602      	mov	r2, r0
 800354c:	4b0b      	ldr	r3, [pc, #44]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	091b      	lsrs	r3, r3, #4
 8003552:	f003 030f 	and.w	r3, r3, #15
 8003556:	490a      	ldr	r1, [pc, #40]	; (8003580 <HAL_RCC_ClockConfig+0x1c8>)
 8003558:	5ccb      	ldrb	r3, [r1, r3]
 800355a:	fa22 f303 	lsr.w	r3, r2, r3
 800355e:	4a09      	ldr	r2, [pc, #36]	; (8003584 <HAL_RCC_ClockConfig+0x1cc>)
 8003560:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003562:	4b09      	ldr	r3, [pc, #36]	; (8003588 <HAL_RCC_ClockConfig+0x1d0>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4618      	mov	r0, r3
 8003568:	f7fe f986 	bl	8001878 <HAL_InitTick>

  return HAL_OK;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3710      	adds	r7, #16
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	40022000 	.word	0x40022000
 800357c:	40021000 	.word	0x40021000
 8003580:	08003ff0 	.word	0x08003ff0
 8003584:	20000008 	.word	0x20000008
 8003588:	2000000c 	.word	0x2000000c

0800358c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800358c:	b490      	push	{r4, r7}
 800358e:	b08a      	sub	sp, #40	; 0x28
 8003590:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003592:	4b2a      	ldr	r3, [pc, #168]	; (800363c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003594:	1d3c      	adds	r4, r7, #4
 8003596:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003598:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800359c:	f240 2301 	movw	r3, #513	; 0x201
 80035a0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	61fb      	str	r3, [r7, #28]
 80035a6:	2300      	movs	r3, #0
 80035a8:	61bb      	str	r3, [r7, #24]
 80035aa:	2300      	movs	r3, #0
 80035ac:	627b      	str	r3, [r7, #36]	; 0x24
 80035ae:	2300      	movs	r3, #0
 80035b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80035b2:	2300      	movs	r3, #0
 80035b4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035b6:	4b22      	ldr	r3, [pc, #136]	; (8003640 <HAL_RCC_GetSysClockFreq+0xb4>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	f003 030c 	and.w	r3, r3, #12
 80035c2:	2b04      	cmp	r3, #4
 80035c4:	d002      	beq.n	80035cc <HAL_RCC_GetSysClockFreq+0x40>
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d003      	beq.n	80035d2 <HAL_RCC_GetSysClockFreq+0x46>
 80035ca:	e02d      	b.n	8003628 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035cc:	4b1d      	ldr	r3, [pc, #116]	; (8003644 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035ce:	623b      	str	r3, [r7, #32]
      break;
 80035d0:	e02d      	b.n	800362e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	0c9b      	lsrs	r3, r3, #18
 80035d6:	f003 030f 	and.w	r3, r3, #15
 80035da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80035de:	4413      	add	r3, r2
 80035e0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80035e4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d013      	beq.n	8003618 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035f0:	4b13      	ldr	r3, [pc, #76]	; (8003640 <HAL_RCC_GetSysClockFreq+0xb4>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	0c5b      	lsrs	r3, r3, #17
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80035fe:	4413      	add	r3, r2
 8003600:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003604:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	4a0e      	ldr	r2, [pc, #56]	; (8003644 <HAL_RCC_GetSysClockFreq+0xb8>)
 800360a:	fb02 f203 	mul.w	r2, r2, r3
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	fbb2 f3f3 	udiv	r3, r2, r3
 8003614:	627b      	str	r3, [r7, #36]	; 0x24
 8003616:	e004      	b.n	8003622 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	4a0b      	ldr	r2, [pc, #44]	; (8003648 <HAL_RCC_GetSysClockFreq+0xbc>)
 800361c:	fb02 f303 	mul.w	r3, r2, r3
 8003620:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003624:	623b      	str	r3, [r7, #32]
      break;
 8003626:	e002      	b.n	800362e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003628:	4b08      	ldr	r3, [pc, #32]	; (800364c <HAL_RCC_GetSysClockFreq+0xc0>)
 800362a:	623b      	str	r3, [r7, #32]
      break;
 800362c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800362e:	6a3b      	ldr	r3, [r7, #32]
}
 8003630:	4618      	mov	r0, r3
 8003632:	3728      	adds	r7, #40	; 0x28
 8003634:	46bd      	mov	sp, r7
 8003636:	bc90      	pop	{r4, r7}
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	08003fe0 	.word	0x08003fe0
 8003640:	40021000 	.word	0x40021000
 8003644:	00f42400 	.word	0x00f42400
 8003648:	003d0900 	.word	0x003d0900
 800364c:	007a1200 	.word	0x007a1200

08003650 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003654:	4b02      	ldr	r3, [pc, #8]	; (8003660 <HAL_RCC_GetHCLKFreq+0x10>)
 8003656:	681b      	ldr	r3, [r3, #0]
}
 8003658:	4618      	mov	r0, r3
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr
 8003660:	20000008 	.word	0x20000008

08003664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003668:	f7ff fff2 	bl	8003650 <HAL_RCC_GetHCLKFreq>
 800366c:	4602      	mov	r2, r0
 800366e:	4b05      	ldr	r3, [pc, #20]	; (8003684 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	0a1b      	lsrs	r3, r3, #8
 8003674:	f003 0307 	and.w	r3, r3, #7
 8003678:	4903      	ldr	r1, [pc, #12]	; (8003688 <HAL_RCC_GetPCLK1Freq+0x24>)
 800367a:	5ccb      	ldrb	r3, [r1, r3]
 800367c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003680:	4618      	mov	r0, r3
 8003682:	bd80      	pop	{r7, pc}
 8003684:	40021000 	.word	0x40021000
 8003688:	08004000 	.word	0x08004000

0800368c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003694:	4b0a      	ldr	r3, [pc, #40]	; (80036c0 <RCC_Delay+0x34>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a0a      	ldr	r2, [pc, #40]	; (80036c4 <RCC_Delay+0x38>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	0a5b      	lsrs	r3, r3, #9
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	fb02 f303 	mul.w	r3, r2, r3
 80036a6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036a8:	bf00      	nop
  }
  while (Delay --);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	1e5a      	subs	r2, r3, #1
 80036ae:	60fa      	str	r2, [r7, #12]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1f9      	bne.n	80036a8 <RCC_Delay+0x1c>
}
 80036b4:	bf00      	nop
 80036b6:	bf00      	nop
 80036b8:	3714      	adds	r7, #20
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bc80      	pop	{r7}
 80036be:	4770      	bx	lr
 80036c0:	20000008 	.word	0x20000008
 80036c4:	10624dd3 	.word	0x10624dd3

080036c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e076      	b.n	80037c8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d108      	bne.n	80036f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036ea:	d009      	beq.n	8003700 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	61da      	str	r2, [r3, #28]
 80036f2:	e005      	b.n	8003700 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d106      	bne.n	8003720 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7fd feea 	bl	80014f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003736:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003748:	431a      	orrs	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003752:	431a      	orrs	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	431a      	orrs	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	431a      	orrs	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003770:	431a      	orrs	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69db      	ldr	r3, [r3, #28]
 8003776:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800377a:	431a      	orrs	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a1b      	ldr	r3, [r3, #32]
 8003780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003784:	ea42 0103 	orr.w	r1, r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800378c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	0c1a      	lsrs	r2, r3, #16
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f002 0204 	and.w	r2, r2, #4
 80037a6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	69da      	ldr	r2, [r3, #28]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037b6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2201      	movs	r2, #1
 80037c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3708      	adds	r7, #8
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b088      	sub	sp, #32
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	603b      	str	r3, [r7, #0]
 80037dc:	4613      	mov	r3, r2
 80037de:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80037e0:	2300      	movs	r3, #0
 80037e2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d101      	bne.n	80037f2 <HAL_SPI_Transmit+0x22>
 80037ee:	2302      	movs	r3, #2
 80037f0:	e126      	b.n	8003a40 <HAL_SPI_Transmit+0x270>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80037fa:	f7fe f87f 	bl	80018fc <HAL_GetTick>
 80037fe:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003800:	88fb      	ldrh	r3, [r7, #6]
 8003802:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800380a:	b2db      	uxtb	r3, r3
 800380c:	2b01      	cmp	r3, #1
 800380e:	d002      	beq.n	8003816 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003810:	2302      	movs	r3, #2
 8003812:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003814:	e10b      	b.n	8003a2e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d002      	beq.n	8003822 <HAL_SPI_Transmit+0x52>
 800381c:	88fb      	ldrh	r3, [r7, #6]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d102      	bne.n	8003828 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003826:	e102      	b.n	8003a2e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2203      	movs	r2, #3
 800382c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	68ba      	ldr	r2, [r7, #8]
 800383a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	88fa      	ldrh	r2, [r7, #6]
 8003840:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	88fa      	ldrh	r2, [r7, #6]
 8003846:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800386e:	d10f      	bne.n	8003890 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800387e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800388e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800389a:	2b40      	cmp	r3, #64	; 0x40
 800389c:	d007      	beq.n	80038ae <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038b6:	d14b      	bne.n	8003950 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d002      	beq.n	80038c6 <HAL_SPI_Transmit+0xf6>
 80038c0:	8afb      	ldrh	r3, [r7, #22]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d13e      	bne.n	8003944 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ca:	881a      	ldrh	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d6:	1c9a      	adds	r2, r3, #2
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	3b01      	subs	r3, #1
 80038e4:	b29a      	uxth	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80038ea:	e02b      	b.n	8003944 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d112      	bne.n	8003920 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	881a      	ldrh	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390a:	1c9a      	adds	r2, r3, #2
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003914:	b29b      	uxth	r3, r3
 8003916:	3b01      	subs	r3, #1
 8003918:	b29a      	uxth	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	86da      	strh	r2, [r3, #54]	; 0x36
 800391e:	e011      	b.n	8003944 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003920:	f7fd ffec 	bl	80018fc <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	429a      	cmp	r2, r3
 800392e:	d803      	bhi.n	8003938 <HAL_SPI_Transmit+0x168>
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003936:	d102      	bne.n	800393e <HAL_SPI_Transmit+0x16e>
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d102      	bne.n	8003944 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003942:	e074      	b.n	8003a2e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003948:	b29b      	uxth	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1ce      	bne.n	80038ec <HAL_SPI_Transmit+0x11c>
 800394e:	e04c      	b.n	80039ea <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d002      	beq.n	800395e <HAL_SPI_Transmit+0x18e>
 8003958:	8afb      	ldrh	r3, [r7, #22]
 800395a:	2b01      	cmp	r3, #1
 800395c:	d140      	bne.n	80039e0 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	330c      	adds	r3, #12
 8003968:	7812      	ldrb	r2, [r2, #0]
 800396a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003970:	1c5a      	adds	r2, r3, #1
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800397a:	b29b      	uxth	r3, r3
 800397c:	3b01      	subs	r3, #1
 800397e:	b29a      	uxth	r2, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003984:	e02c      	b.n	80039e0 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b02      	cmp	r3, #2
 8003992:	d113      	bne.n	80039bc <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	330c      	adds	r3, #12
 800399e:	7812      	ldrb	r2, [r2, #0]
 80039a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a6:	1c5a      	adds	r2, r3, #1
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	3b01      	subs	r3, #1
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	86da      	strh	r2, [r3, #54]	; 0x36
 80039ba:	e011      	b.n	80039e0 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039bc:	f7fd ff9e 	bl	80018fc <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	683a      	ldr	r2, [r7, #0]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d803      	bhi.n	80039d4 <HAL_SPI_Transmit+0x204>
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d2:	d102      	bne.n	80039da <HAL_SPI_Transmit+0x20a>
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d102      	bne.n	80039e0 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80039de:	e026      	b.n	8003a2e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1cd      	bne.n	8003986 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	6839      	ldr	r1, [r7, #0]
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f000 fa54 	bl	8003e9c <SPI_EndRxTxTransaction>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d002      	beq.n	8003a00 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2220      	movs	r2, #32
 80039fe:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d10a      	bne.n	8003a1e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a08:	2300      	movs	r3, #0
 8003a0a:	613b      	str	r3, [r7, #16]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	613b      	str	r3, [r7, #16]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	613b      	str	r3, [r7, #16]
 8003a1c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d002      	beq.n	8003a2c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	77fb      	strb	r3, [r7, #31]
 8003a2a:	e000      	b.n	8003a2e <HAL_SPI_Transmit+0x25e>
  }

error:
 8003a2c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003a3e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3720      	adds	r7, #32
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b08c      	sub	sp, #48	; 0x30
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
 8003a54:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003a56:	2301      	movs	r3, #1
 8003a58:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d101      	bne.n	8003a6e <HAL_SPI_TransmitReceive+0x26>
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	e18a      	b.n	8003d84 <HAL_SPI_TransmitReceive+0x33c>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2201      	movs	r2, #1
 8003a72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a76:	f7fd ff41 	bl	80018fc <HAL_GetTick>
 8003a7a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003a8c:	887b      	ldrh	r3, [r7, #2]
 8003a8e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003a90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d00f      	beq.n	8003ab8 <HAL_SPI_TransmitReceive+0x70>
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a9e:	d107      	bne.n	8003ab0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d103      	bne.n	8003ab0 <HAL_SPI_TransmitReceive+0x68>
 8003aa8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003aac:	2b04      	cmp	r3, #4
 8003aae:	d003      	beq.n	8003ab8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003ab6:	e15b      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d005      	beq.n	8003aca <HAL_SPI_TransmitReceive+0x82>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d002      	beq.n	8003aca <HAL_SPI_TransmitReceive+0x82>
 8003ac4:	887b      	ldrh	r3, [r7, #2]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d103      	bne.n	8003ad2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003ad0:	e14e      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b04      	cmp	r3, #4
 8003adc:	d003      	beq.n	8003ae6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2205      	movs	r2, #5
 8003ae2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	887a      	ldrh	r2, [r7, #2]
 8003af6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	887a      	ldrh	r2, [r7, #2]
 8003afc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	68ba      	ldr	r2, [r7, #8]
 8003b02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	887a      	ldrh	r2, [r7, #2]
 8003b08:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	887a      	ldrh	r2, [r7, #2]
 8003b0e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b26:	2b40      	cmp	r3, #64	; 0x40
 8003b28:	d007      	beq.n	8003b3a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b42:	d178      	bne.n	8003c36 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d002      	beq.n	8003b52 <HAL_SPI_TransmitReceive+0x10a>
 8003b4c:	8b7b      	ldrh	r3, [r7, #26]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d166      	bne.n	8003c20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b56:	881a      	ldrh	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b62:	1c9a      	adds	r2, r3, #2
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	b29a      	uxth	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b76:	e053      	b.n	8003c20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d11b      	bne.n	8003bbe <HAL_SPI_TransmitReceive+0x176>
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d016      	beq.n	8003bbe <HAL_SPI_TransmitReceive+0x176>
 8003b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d113      	bne.n	8003bbe <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b9a:	881a      	ldrh	r2, [r3, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba6:	1c9a      	adds	r2, r3, #2
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	b29a      	uxth	r2, r3
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f003 0301 	and.w	r3, r3, #1
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d119      	bne.n	8003c00 <HAL_SPI_TransmitReceive+0x1b8>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d014      	beq.n	8003c00 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68da      	ldr	r2, [r3, #12]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be0:	b292      	uxth	r2, r2
 8003be2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be8:	1c9a      	adds	r2, r3, #2
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	b29a      	uxth	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003c00:	f7fd fe7c 	bl	80018fc <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d807      	bhi.n	8003c20 <HAL_SPI_TransmitReceive+0x1d8>
 8003c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c16:	d003      	beq.n	8003c20 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003c1e:	e0a7      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1a6      	bne.n	8003b78 <HAL_SPI_TransmitReceive+0x130>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d1a1      	bne.n	8003b78 <HAL_SPI_TransmitReceive+0x130>
 8003c34:	e07c      	b.n	8003d30 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d002      	beq.n	8003c44 <HAL_SPI_TransmitReceive+0x1fc>
 8003c3e:	8b7b      	ldrh	r3, [r7, #26]
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d16b      	bne.n	8003d1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	330c      	adds	r3, #12
 8003c4e:	7812      	ldrb	r2, [r2, #0]
 8003c50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c56:	1c5a      	adds	r2, r3, #1
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	3b01      	subs	r3, #1
 8003c64:	b29a      	uxth	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c6a:	e057      	b.n	8003d1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d11c      	bne.n	8003cb4 <HAL_SPI_TransmitReceive+0x26c>
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d017      	beq.n	8003cb4 <HAL_SPI_TransmitReceive+0x26c>
 8003c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d114      	bne.n	8003cb4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	330c      	adds	r3, #12
 8003c94:	7812      	ldrb	r2, [r2, #0]
 8003c96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9c:	1c5a      	adds	r2, r3, #1
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d119      	bne.n	8003cf6 <HAL_SPI_TransmitReceive+0x2ae>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d014      	beq.n	8003cf6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cde:	1c5a      	adds	r2, r3, #1
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	3b01      	subs	r3, #1
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003cf6:	f7fd fe01 	bl	80018fc <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d803      	bhi.n	8003d0e <HAL_SPI_TransmitReceive+0x2c6>
 8003d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0c:	d102      	bne.n	8003d14 <HAL_SPI_TransmitReceive+0x2cc>
 8003d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d103      	bne.n	8003d1c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003d1a:	e029      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1a2      	bne.n	8003c6c <HAL_SPI_TransmitReceive+0x224>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d19d      	bne.n	8003c6c <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 f8b1 	bl	8003e9c <SPI_EndRxTxTransaction>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d006      	beq.n	8003d4e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2220      	movs	r2, #32
 8003d4a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003d4c:	e010      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d10b      	bne.n	8003d6e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d56:	2300      	movs	r3, #0
 8003d58:	617b      	str	r3, [r7, #20]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	617b      	str	r3, [r7, #20]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	617b      	str	r3, [r7, #20]
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	e000      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003d6e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003d80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3730      	adds	r7, #48	; 0x30
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b088      	sub	sp, #32
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	603b      	str	r3, [r7, #0]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d9c:	f7fd fdae 	bl	80018fc <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da4:	1a9b      	subs	r3, r3, r2
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	4413      	add	r3, r2
 8003daa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003dac:	f7fd fda6 	bl	80018fc <HAL_GetTick>
 8003db0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003db2:	4b39      	ldr	r3, [pc, #228]	; (8003e98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	015b      	lsls	r3, r3, #5
 8003db8:	0d1b      	lsrs	r3, r3, #20
 8003dba:	69fa      	ldr	r2, [r7, #28]
 8003dbc:	fb02 f303 	mul.w	r3, r2, r3
 8003dc0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003dc2:	e054      	b.n	8003e6e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dca:	d050      	beq.n	8003e6e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003dcc:	f7fd fd96 	bl	80018fc <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	69fa      	ldr	r2, [r7, #28]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d902      	bls.n	8003de2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d13d      	bne.n	8003e5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685a      	ldr	r2, [r3, #4]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003df0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dfa:	d111      	bne.n	8003e20 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e04:	d004      	beq.n	8003e10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e0e:	d107      	bne.n	8003e20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e28:	d10f      	bne.n	8003e4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e38:	601a      	str	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e017      	b.n	8003e8e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e64:	2300      	movs	r3, #0
 8003e66:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	689a      	ldr	r2, [r3, #8]
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	4013      	ands	r3, r2
 8003e78:	68ba      	ldr	r2, [r7, #8]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	bf0c      	ite	eq
 8003e7e:	2301      	moveq	r3, #1
 8003e80:	2300      	movne	r3, #0
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	461a      	mov	r2, r3
 8003e86:	79fb      	ldrb	r3, [r7, #7]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d19b      	bne.n	8003dc4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3720      	adds	r7, #32
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	20000008 	.word	0x20000008

08003e9c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b086      	sub	sp, #24
 8003ea0:	af02      	add	r7, sp, #8
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	9300      	str	r3, [sp, #0]
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	2180      	movs	r1, #128	; 0x80
 8003eb2:	68f8      	ldr	r0, [r7, #12]
 8003eb4:	f7ff ff6a 	bl	8003d8c <SPI_WaitFlagStateUntilTimeout>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d007      	beq.n	8003ece <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec2:	f043 0220 	orr.w	r2, r3, #32
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e000      	b.n	8003ed0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003ece:	2300      	movs	r3, #0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3710      	adds	r7, #16
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <__libc_init_array>:
 8003ed8:	b570      	push	{r4, r5, r6, lr}
 8003eda:	2600      	movs	r6, #0
 8003edc:	4d0c      	ldr	r5, [pc, #48]	; (8003f10 <__libc_init_array+0x38>)
 8003ede:	4c0d      	ldr	r4, [pc, #52]	; (8003f14 <__libc_init_array+0x3c>)
 8003ee0:	1b64      	subs	r4, r4, r5
 8003ee2:	10a4      	asrs	r4, r4, #2
 8003ee4:	42a6      	cmp	r6, r4
 8003ee6:	d109      	bne.n	8003efc <__libc_init_array+0x24>
 8003ee8:	f000 f822 	bl	8003f30 <_init>
 8003eec:	2600      	movs	r6, #0
 8003eee:	4d0a      	ldr	r5, [pc, #40]	; (8003f18 <__libc_init_array+0x40>)
 8003ef0:	4c0a      	ldr	r4, [pc, #40]	; (8003f1c <__libc_init_array+0x44>)
 8003ef2:	1b64      	subs	r4, r4, r5
 8003ef4:	10a4      	asrs	r4, r4, #2
 8003ef6:	42a6      	cmp	r6, r4
 8003ef8:	d105      	bne.n	8003f06 <__libc_init_array+0x2e>
 8003efa:	bd70      	pop	{r4, r5, r6, pc}
 8003efc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f00:	4798      	blx	r3
 8003f02:	3601      	adds	r6, #1
 8003f04:	e7ee      	b.n	8003ee4 <__libc_init_array+0xc>
 8003f06:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f0a:	4798      	blx	r3
 8003f0c:	3601      	adds	r6, #1
 8003f0e:	e7f2      	b.n	8003ef6 <__libc_init_array+0x1e>
 8003f10:	080040e0 	.word	0x080040e0
 8003f14:	080040e0 	.word	0x080040e0
 8003f18:	080040e0 	.word	0x080040e0
 8003f1c:	080040e4 	.word	0x080040e4

08003f20 <memset>:
 8003f20:	4603      	mov	r3, r0
 8003f22:	4402      	add	r2, r0
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d100      	bne.n	8003f2a <memset+0xa>
 8003f28:	4770      	bx	lr
 8003f2a:	f803 1b01 	strb.w	r1, [r3], #1
 8003f2e:	e7f9      	b.n	8003f24 <memset+0x4>

08003f30 <_init>:
 8003f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f32:	bf00      	nop
 8003f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f36:	bc08      	pop	{r3}
 8003f38:	469e      	mov	lr, r3
 8003f3a:	4770      	bx	lr

08003f3c <_fini>:
 8003f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f3e:	bf00      	nop
 8003f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f42:	bc08      	pop	{r3}
 8003f44:	469e      	mov	lr, r3
 8003f46:	4770      	bx	lr
