#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec 10 13:31:48 2019
# Process ID: 23340
# Current directory: C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.runs/zedboard_nn_mem_controller_0_0_synth_1
# Command line: vivado.exe -log zedboard_nn_mem_controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zedboard_nn_mem_controller_0_0.tcl
# Log file: C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.runs/zedboard_nn_mem_controller_0_0_synth_1/zedboard_nn_mem_controller_0_0.vds
# Journal file: C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.runs/zedboard_nn_mem_controller_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/lukas/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source zedboard_nn_mem_controller_0_0.tcl -notrace
Command: synth_design -top zedboard_nn_mem_controller_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 48208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 390.555 ; gain = 100.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zedboard_nn_mem_controller_0_0' [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ip/zedboard_nn_mem_controller_0_0/synth/zedboard_nn_mem_controller_0_0.vhd:118]
	Parameter C_M00_AXIS_DMA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_DMA_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_DMA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USE_MAX_POOLING bound to: 0 - type: bool 
	Parameter MAX_POOLING_SIZE bound to: 2 - type: integer 
	Parameter LAYER_DIM_FEATURES bound to: 4 - type: integer 
	Parameter IS_INPUT_LAYER bound to: 1 - type: bool 
	Parameter NEXT_LAYER_IS_CNN bound to: 1 - type: bool 
	Parameter LAYER_DIM_ROW bound to: 28 - type: integer 
	Parameter LAYER_DIM_COL bound to: 28 - type: integer 
	Parameter RGB_INPUT bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'DMA_to_BRAM_v1_0' declared at 'c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:5' bound to instance 'U0' of component 'DMA_to_BRAM_v1_0' [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ip/zedboard_nn_mem_controller_0_0/synth/zedboard_nn_mem_controller_0_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'DMA_to_BRAM_v1_0' [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:130]
	Parameter BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IS_INPUT_LAYER bound to: 1 - type: bool 
	Parameter RGB_INPUT bound to: 0 - type: bool 
	Parameter NEXT_LAYER_IS_CNN bound to: 1 - type: bool 
	Parameter LAYER_DIM_ROW bound to: 28 - type: integer 
	Parameter LAYER_DIM_COL bound to: 28 - type: integer 
	Parameter LAYER_DIM_FEATURES bound to: 4 - type: integer 
	Parameter USE_MAX_POOLING bound to: 0 - type: bool 
	Parameter MAX_POOLING_SIZE bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_M00_AXIS_DMA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_DMA_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_DMA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DMA_to_BRAM_v1_0_S00_AXI' declared at 'c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0_S00_AXI.vhd:5' bound to instance 'DMA_to_BRAM_v1_0_S00_AXI_inst' of component 'DMA_to_BRAM_v1_0_S00_AXI' [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:206]
INFO: [Synth 8-638] synthesizing module 'DMA_to_BRAM_v1_0_S00_AXI' [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0_S00_AXI.vhd:346]
INFO: [Synth 8-226] default block is never used [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0_S00_AXI.vhd:1016]
WARNING: [Synth 8-614] signal 'Status_i' is read in the process but is not in the sensitivity list [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0_S00_AXI.vhd:1011]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0_S00_AXI.vhd:279]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0_S00_AXI.vhd:344]
INFO: [Synth 8-256] done synthesizing module 'DMA_to_BRAM_v1_0_S00_AXI' (1#1) [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0_S00_AXI.vhd:87]
WARNING: [Synth 8-3848] Net BRAM_PA_addr in module/entity DMA_to_BRAM_v1_0 does not have driver. [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:44]
WARNING: [Synth 8-3848] Net BRAM_PA_clk in module/entity DMA_to_BRAM_v1_0 does not have driver. [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:45]
WARNING: [Synth 8-3848] Net BRAM_PA_dout in module/entity DMA_to_BRAM_v1_0 does not have driver. [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:46]
WARNING: [Synth 8-3848] Net BRAM_PA_wea in module/entity DMA_to_BRAM_v1_0 does not have driver. [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:47]
WARNING: [Synth 8-3848] Net BRAM_PB_addr in module/entity DMA_to_BRAM_v1_0 does not have driver. [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:49]
WARNING: [Synth 8-3848] Net BRAM_PB_clk in module/entity DMA_to_BRAM_v1_0 does not have driver. [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:50]
WARNING: [Synth 8-3848] Net BRAM_PB_rst in module/entity DMA_to_BRAM_v1_0 does not have driver. [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:52]
WARNING: [Synth 8-3848] Net s_layer_tready_o in module/entity DMA_to_BRAM_v1_0 does not have driver. [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'DMA_to_BRAM_v1_0' (2#1) [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ipshared/914b/hdl/DMA_to_BRAM_v1_0.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'zedboard_nn_mem_controller_0_0' (3#1) [c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ip/zedboard_nn_mem_controller_0_0/synth/zedboard_nn_mem_controller_0_0.vhd:118]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_addr[9]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_addr[8]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_addr[7]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_addr[6]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_addr[5]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_addr[4]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_addr[3]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_addr[2]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_addr[1]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_addr[0]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_clk
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_dout[7]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_dout[6]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_dout[5]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_dout[4]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_dout[3]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_dout[2]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_dout[1]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_dout[0]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PA_wea[0]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_addr[9]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_addr[8]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_addr[7]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_addr[6]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_addr[5]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_addr[4]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_addr[3]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_addr[2]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_addr[1]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_addr[0]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_clk
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_rst
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tready_o
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_din[7]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_din[6]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_din[5]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_din[4]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_din[3]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_din[2]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_din[1]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port BRAM_PB_din[0]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_clk_i
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_aresetn_i
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tvalid_i
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[31]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[30]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[29]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[28]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[27]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[26]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[25]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[24]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[23]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[22]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[21]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[20]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[19]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[18]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[17]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[16]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[15]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[14]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[13]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[12]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[11]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[10]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[9]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[8]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[7]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[6]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[5]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[4]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[3]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[2]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[1]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tdata_i[0]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tkeep_i[3]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tkeep_i[2]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tkeep_i[1]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tkeep_i[0]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port s_layer_tlast_i
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port m_layer_tready_i
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port m00_axis_dma_aclk
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0 has unconnected port m00_axis_dma_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 474.625 ; gain = 184.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 474.625 ; gain = 184.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 836.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:30 . Memory (MB): peak = 836.230 ; gain = 545.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:30 . Memory (MB): peak = 836.230 ; gain = 545.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:30 . Memory (MB): peak = 836.230 ; gain = 545.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:40 . Memory (MB): peak = 836.230 ; gain = 545.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 66    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 63    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DMA_to_BRAM_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 63    
	   2 Input      1 Bit        Muxes := 5     
Module DMA_to_BRAM_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design DMA_to_BRAM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design zedboard_nn_mem_controller_0_0 has unconnected port BRAM_PA_addr[9]
WARNING: [Synth 8-3331] design zedboard_nn_mem_controller_0_0 has unconnected port BRAM_PA_addr[8]
WARNING: [Synth 8-3331] design zedboard_nn_mem_controller_0_0 has unconnected port BRAM_PA_addr[7]
WARNING: [Synth 8-3331] design zedboard_nn_mem_controller_0_0 has unconnected port BRAM_PA_addr[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/status_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/status_reg[3]' (FDC) to 'U0/status_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[4]' (FDC) to 'U0/status_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[5]' (FDC) to 'U0/status_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[6]' (FDC) to 'U0/status_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[7]' (FDC) to 'U0/status_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[8]' (FDC) to 'U0/status_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[9]' (FDC) to 'U0/status_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[10]' (FDC) to 'U0/status_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[11]' (FDC) to 'U0/status_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[12]' (FDC) to 'U0/status_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[13]' (FDC) to 'U0/status_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[14]' (FDC) to 'U0/status_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[15]' (FDC) to 'U0/status_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[16]' (FDC) to 'U0/status_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[17]' (FDC) to 'U0/status_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[18]' (FDC) to 'U0/status_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[19]' (FDC) to 'U0/status_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[20]' (FDC) to 'U0/status_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[21]' (FDC) to 'U0/status_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[22]' (FDC) to 'U0/status_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/status_reg[23] )
INFO: [Synth 8-3886] merging instance 'U0/status_reg[24]' (FDC) to 'U0/status_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[25]' (FDC) to 'U0/status_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[26]' (FDC) to 'U0/status_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[27]' (FDC) to 'U0/status_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[28]' (FDC) to 'U0/status_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[29]' (FDC) to 'U0/status_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/status_reg[30]' (FDC) to 'U0/status_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/DMA_to_BRAM_v1_0_S00_AXI_inst /aw_en_reg)
INFO: [Synth 8-3886] merging instance 'U0/DMA_to_BRAM_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/DMA_to_BRAM_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/DMA_to_BRAM_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/DMA_to_BRAM_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/DMA_to_BRAM_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/DMA_to_BRAM_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (aw_en_reg) is unused and will be removed from module DMA_to_BRAM_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module DMA_to_BRAM_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module DMA_to_BRAM_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module DMA_to_BRAM_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module DMA_to_BRAM_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module DMA_to_BRAM_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module DMA_to_BRAM_v1_0_S00_AXI.
INFO: [Synth 8-3332] Sequential element (U0/status_reg[23]) is unused and will be removed from module zedboard_nn_mem_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/status_reg[0]) is unused and will be removed from module zedboard_nn_mem_controller_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:02:09 . Memory (MB): peak = 836.230 ; gain = 545.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:43 . Memory (MB): peak = 836.230 ; gain = 545.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:44 . Memory (MB): peak = 836.230 ; gain = 545.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:02:46 . Memory (MB): peak = 838.059 ; gain = 547.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:02:50 . Memory (MB): peak = 838.059 ; gain = 547.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:02:50 . Memory (MB): peak = 838.059 ; gain = 547.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:02:51 . Memory (MB): peak = 838.059 ; gain = 547.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:02:51 . Memory (MB): peak = 838.059 ; gain = 547.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:51 . Memory (MB): peak = 838.059 ; gain = 547.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:02:51 . Memory (MB): peak = 838.059 ; gain = 547.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     1|
|3     |LUT3  |     3|
|4     |LUT4  |     1|
|5     |LUT5  |    14|
|6     |LUT6  |   787|
|7     |MUXF7 |   256|
|8     |MUXF8 |   128|
|9     |FDCE  |    41|
|10    |FDRE  |  2063|
|11    |FDSE  |    13|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |  3309|
|2     |  U0                              |DMA_to_BRAM_v1_0         |  3309|
|3     |    DMA_to_BRAM_v1_0_S00_AXI_inst |DMA_to_BRAM_v1_0_S00_AXI |  3264|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:02:51 . Memory (MB): peak = 838.059 ; gain = 547.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:02:17 . Memory (MB): peak = 838.059 ; gain = 186.137
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:02:51 . Memory (MB): peak = 838.059 ; gain = 547.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'zedboard_nn_mem_controller_0_0' is not ideal for floorplanning, since the cellview 'DMA_to_BRAM_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:58 . Memory (MB): peak = 838.059 ; gain = 559.211
INFO: [Common 17-1381] The checkpoint 'C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.runs/zedboard_nn_mem_controller_0_0_synth_1/zedboard_nn_mem_controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.srcs/sources_1/bd/zedboard/ip/zedboard_nn_mem_controller_0_0/zedboard_nn_mem_controller_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/FPGA-MNIST/FPGA-MNIST.runs/zedboard_nn_mem_controller_0_0_synth_1/zedboard_nn_mem_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zedboard_nn_mem_controller_0_0_utilization_synth.rpt -pb zedboard_nn_mem_controller_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 838.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 13:35:11 2019...
