# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
# File: /home/ianguis/repositories/logic-circuits-projects/unidade-2/demux/case/demux1x4.csv
# Generated on: Tue Nov 26 12:06:15 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
a,Output,PIN_G19,7,B7_N2,,,,,,
b,Output,PIN_F19,7,B7_N0,,,,,,
c,Output,PIN_E19,7,B7_N0,,,,,,
d,Output,PIN_F21,7,B7_N0,,,,,,
f,Input,PIN_AC27,5,B5_N2,,,,,,
s[1],Input,PIN_AC28,5,B5_N2,,,,,,
s[0],Input,PIN_AB28,5,B5_N1,,,,,,
