

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_19'
================================================================
* Date:           Mon Jun 26 10:21:29 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  5.079 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%loop_index2717_t = alloca i32 1"   --->   Operation 4 'alloca' 'loop_index2717_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dr_dt_V_2_1_2_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_2_1_2"   --->   Operation 5 'read' 'dr_dt_V_2_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dr_dt_V_1_1_2_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_1_1_2"   --->   Operation 6 'read' 'dr_dt_V_1_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dr_dt_V_0_1_2_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_0_1_2"   --->   Operation 7 'read' 'dr_dt_V_0_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index2717_t"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2716"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loop_index2717_t_load = load i2 %loop_index2717_t"   --->   Operation 11 'load' 'loop_index2717_t_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.95ns)   --->   "%exitcond518130 = icmp_eq  i2 %loop_index2717_t_load, i2 3"   --->   Operation 13 'icmp' 'exitcond518130' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.56ns)   --->   "%empty_72 = add i2 %loop_index2717_t_load, i2 1"   --->   Operation 15 'add' 'empty_72' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond518130, void %load-store-loop2716.split, void %load-store-loop2713.preheader.exitStub"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loop_index2717_t_cast1 = zext i2 %loop_index2717_t_load"   --->   Operation 17 'zext' 'loop_index2717_t_cast1' <Predicate = (!exitcond518130)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.82ns)   --->   "%empty_73 = add i6 %tmp, i6 %loop_index2717_t_cast1"   --->   Operation 18 'add' 'empty_73' <Predicate = (!exitcond518130)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_73"   --->   Operation 19 'zext' 'p_cast' <Predicate = (!exitcond518130)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k_V_addr = getelementptr i85 %k_V, i64 0, i64 %p_cast"   --->   Operation 20 'getelementptr' 'k_V_addr' <Predicate = (!exitcond518130)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.70ns)   --->   "%tmp_s = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %dr_dt_V_0_1_2_read, i85 %dr_dt_V_1_1_2_read, i85 %dr_dt_V_2_1_2_read, i2 %loop_index2717_t_load"   --->   Operation 21 'mux' 'tmp_s' <Predicate = (!exitcond518130)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%store_ln0 = store i85 %tmp_s, i6 %k_V_addr"   --->   Operation 22 'store' 'store_ln0' <Predicate = (!exitcond518130)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_72, i2 %loop_index2717_t"   --->   Operation 23 'store' 'store_ln0' <Predicate = (!exitcond518130)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2716"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!exitcond518130)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (exitcond518130)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dr_dt_V_0_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dr_dt_V_1_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dr_dt_V_2_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index2717_t       (alloca           ) [ 01]
dr_dt_V_2_1_2_read     (read             ) [ 00]
dr_dt_V_1_1_2_read     (read             ) [ 00]
dr_dt_V_0_1_2_read     (read             ) [ 00]
tmp                    (read             ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
loop_index2717_t_load  (load             ) [ 00]
specpipeline_ln0       (specpipeline     ) [ 00]
exitcond518130         (icmp             ) [ 01]
speclooptripcount_ln0  (speclooptripcount) [ 00]
empty_72               (add              ) [ 00]
br_ln0                 (br               ) [ 00]
loop_index2717_t_cast1 (zext             ) [ 00]
empty_73               (add              ) [ 00]
p_cast                 (zext             ) [ 00]
k_V_addr               (getelementptr    ) [ 00]
tmp_s                  (mux              ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dr_dt_V_0_1_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dr_dt_V_0_1_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dr_dt_V_1_1_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dr_dt_V_1_1_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dr_dt_V_2_1_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dr_dt_V_2_1_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i85"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i85.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="loop_index2717_t_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index2717_t/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="dr_dt_V_2_1_2_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="85" slack="0"/>
<pin id="44" dir="0" index="1" bw="85" slack="0"/>
<pin id="45" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dr_dt_V_2_1_2_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="dr_dt_V_1_1_2_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="85" slack="0"/>
<pin id="50" dir="0" index="1" bw="85" slack="0"/>
<pin id="51" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dr_dt_V_1_1_2_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="dr_dt_V_0_1_2_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="85" slack="0"/>
<pin id="56" dir="0" index="1" bw="85" slack="0"/>
<pin id="57" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dr_dt_V_0_1_2_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="0"/>
<pin id="62" dir="0" index="1" bw="6" slack="0"/>
<pin id="63" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="k_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="85" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="6" slack="0"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_V_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln0_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="0"/>
<pin id="75" dir="0" index="1" bw="85" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="85" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="2" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="loop_index2717_t_load_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index2717_t_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="exitcond518130_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="2" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond518130/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="empty_72_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_72/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="loop_index2717_t_cast1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index2717_t_cast1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="empty_73_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="2" slack="0"/>
<pin id="106" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_73/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="85" slack="0"/>
<pin id="116" dir="0" index="1" bw="85" slack="0"/>
<pin id="117" dir="0" index="2" bw="85" slack="0"/>
<pin id="118" dir="0" index="3" bw="85" slack="0"/>
<pin id="119" dir="0" index="4" bw="2" slack="0"/>
<pin id="120" dir="1" index="5" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="loop_index2717_t_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loop_index2717_t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="60" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="99" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="54" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="48" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="42" pin="2"/><net_sink comp="114" pin=3"/></net>

<net id="125"><net_src comp="84" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="126"><net_src comp="114" pin="5"/><net_sink comp="73" pin=1"/></net>

<net id="131"><net_src comp="93" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="38" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="127" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: k_V | {1 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_19 : empty | {1 }
	Port: runge_kutta_45_Pipeline_19 : dr_dt_V_0_1_2 | {1 }
	Port: runge_kutta_45_Pipeline_19 : dr_dt_V_1_1_2 | {1 }
	Port: runge_kutta_45_Pipeline_19 : dr_dt_V_2_1_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index2717_t_load : 1
		exitcond518130 : 2
		empty_72 : 2
		br_ln0 : 3
		loop_index2717_t_cast1 : 2
		empty_73 : 3
		p_cast : 4
		k_V_addr : 5
		tmp_s : 2
		store_ln0 : 6
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |         empty_72_fu_93        |    0    |    10   |
|          |        empty_73_fu_103        |    0    |    14   |
|----------|-------------------------------|---------|---------|
|    mux   |          tmp_s_fu_114         |    0    |    14   |
|----------|-------------------------------|---------|---------|
|   icmp   |      exitcond518130_fu_87     |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          | dr_dt_V_2_1_2_read_read_fu_42 |    0    |    0    |
|   read   | dr_dt_V_1_1_2_read_read_fu_48 |    0    |    0    |
|          | dr_dt_V_0_1_2_read_read_fu_54 |    0    |    0    |
|          |         tmp_read_fu_60        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |  loop_index2717_t_cast1_fu_99 |    0    |    0    |
|          |         p_cast_fu_109         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    46   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|loop_index2717_t_reg_132|    2   |
+------------------------+--------+
|          Total         |    2   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   46   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    2   |    -   |
+-----------+--------+--------+
|   Total   |    2   |   46   |
+-----------+--------+--------+
