{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 08:31:07 2011 " "Info: Processing started: Sat Jun 11 08:31:07 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ccpu -c exp_cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ccpu -c exp_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp_cpu EP2C20Q240C8 " "Info: Selected device EP2C20Q240C8 for design \"exp_cpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 95 (CLK12, LVDSCLK6n, Input)) " "Info: Automatically promoted node clk (placed in PIN 95 (CLK12, LVDSCLK6n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_unit:G_MEMORY\|rw~35 " "Info: Destination node memory_unit:G_MEMORY\|rw~35" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 14 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|rw~35" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { memory_unit:G_MEMORY|rw~35 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|rw~35 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux~3278 " "Info: Destination node Mux~3278" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Mux~3278" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { Mux~3278 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { Mux~3278 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 7 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { clk } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instru_fetch:G_INSTRU_FETCH\|t3  " "Info: Automatically promoted node instru_fetch:G_INSTRU_FETCH\|t3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_unit:G_MEMORY\|rw~34 " "Info: Destination node memory_unit:G_MEMORY\|rw~34" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 14 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|rw~34" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { memory_unit:G_MEMORY|rw~34 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|rw~34 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux~3251 " "Info: Destination node Mux~3251" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Mux~3251" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { Mux~3251 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { Mux~3251 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instru_fetch:G_INSTRU_FETCH\|t1~0 " "Info: Destination node instru_fetch:G_INSTRU_FETCH\|t1~0" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|t1~0" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { instru_fetch:G_INSTRU_FETCH|t1~0 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { instru_fetch:G_INSTRU_FETCH|t1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_unit:G_MEMORY\|R_W_Memory_proc~82 " "Info: Destination node memory_unit:G_MEMORY\|R_W_Memory_proc~82" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|R_W_Memory_proc~82" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|t3" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { instru_fetch:G_INSTRU_FETCH|t3 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { instru_fetch:G_INSTRU_FETCH|t3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instru_fetch:G_INSTRU_FETCH\|t2  " "Info: Automatically promoted node instru_fetch:G_INSTRU_FETCH\|t2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instru_fetch:G_INSTRU_FETCH\|t3 " "Info: Destination node instru_fetch:G_INSTRU_FETCH\|t3" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|t3" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { instru_fetch:G_INSTRU_FETCH|t3 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { instru_fetch:G_INSTRU_FETCH|t3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux~3224 " "Info: Destination node Mux~3224" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Mux~3224" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { Mux~3224 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { Mux~3224 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|t2" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_unit:G_MEMORY\|R_W_Memory_proc~82  " "Info: Automatically promoted node memory_unit:G_MEMORY\|R_W_Memory_proc~82 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|R_W_Memory_proc~82" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 94 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node reset (placed in PIN 94 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_unit:G_MEMORY\|rw~34 " "Info: Destination node memory_unit:G_MEMORY\|rw~34" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 14 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|rw~34" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { memory_unit:G_MEMORY|rw~34 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|rw~34 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux~3284 " "Info: Destination node Mux~3284" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Mux~3284" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { Mux~3284 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { Mux~3284 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:G_REGFILE\|c_flag~126 " "Info: Destination node regfile:G_REGFILE\|c_flag~126" {  } { { "regfile.vhd" "" { Text "D:/vhdl/ccpu_added_r4/regfile.vhd" 20 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "regfile:G_REGFILE\|c_flag~126" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { regfile:G_REGFILE|c_flag~126 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { regfile:G_REGFILE|c_flag~126 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:G_REGFILE\|z_flag~90 " "Info: Destination node regfile:G_REGFILE\|z_flag~90" {  } { { "regfile.vhd" "" { Text "D:/vhdl/ccpu_added_r4/regfile.vhd" 21 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "regfile:G_REGFILE\|z_flag~90" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { regfile:G_REGFILE|z_flag~90 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { regfile:G_REGFILE|z_flag~90 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_unit:G_MEMORY\|R_W_Memory_proc~82 " "Info: Destination node memory_unit:G_MEMORY\|R_W_Memory_proc~82" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|R_W_Memory_proc~82" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 8 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { reset } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 0 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "21.279 ns register register " "Info: Estimated most critical path is register to register delay of 21.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instru_fetch:G_INSTRU_FETCH\|IR\[5\] 1 REG LAB_X24_Y14 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y14; Fanout = 32; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { instru_fetch:G_INSTRU_FETCH|IR[5] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.651 ns) 1.940 ns regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[3\]~2578 2 COMB LAB_X26_Y16 1 " "Info: 2: + IC(1.289 ns) + CELL(0.651 ns) = 1.940 ns; Loc. = LAB_X26_Y16; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[3\]~2578'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.940 ns" { instru_fetch:G_INSTRU_FETCH|IR[5] regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2578 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/vhdl/ccpu_added_r4/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.366 ns) 3.833 ns regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[3\]~2579 3 COMB LAB_X23_Y14 1 " "Info: 3: + IC(1.527 ns) + CELL(0.366 ns) = 3.833 ns; Loc. = LAB_X23_Y14; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[3\]~2579'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.893 ns" { regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2578 regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2579 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/vhdl/ccpu_added_r4/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 4.644 ns regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[3\]~2580 4 COMB LAB_X23_Y14 5 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 4.644 ns; Loc. = LAB_X23_Y14; Fanout = 5; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[3\]~2580'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.811 ns" { regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2579 regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2580 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/vhdl/ccpu_added_r4/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.624 ns) 6.193 ns regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[3\]~2581 5 COMB LAB_X22_Y17 9 " "Info: 5: + IC(0.925 ns) + CELL(0.624 ns) = 6.193 ns; Loc. = LAB_X22_Y17; Fanout = 9; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[3\]~2581'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.549 ns" { regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2580 regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2581 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/vhdl/ccpu_added_r4/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.647 ns) 7.725 ns exe_unit:G_EXE\|add~5709 6 COMB LAB_X21_Y17 2 " "Info: 6: + IC(0.885 ns) + CELL(0.647 ns) = 7.725 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5709'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.532 ns" { regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2581 exe_unit:G_EXE|add~5709 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.651 ns) 9.610 ns exe_unit:G_EXE\|add~5711 7 COMB LAB_X23_Y14 1 " "Info: 7: + IC(1.234 ns) + CELL(0.651 ns) = 9.610 ns; Loc. = LAB_X23_Y14; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|add~5711'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.885 ns" { exe_unit:G_EXE|add~5709 exe_unit:G_EXE|add~5711 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.624 ns) 11.159 ns exe_unit:G_EXE\|add~5712 8 COMB LAB_X23_Y17 2 " "Info: 8: + IC(0.925 ns) + CELL(0.624 ns) = 11.159 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5712'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.549 ns" { exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.596 ns) 12.360 ns exe_unit:G_EXE\|add~5714 9 COMB LAB_X23_Y17 2 " "Info: 9: + IC(0.605 ns) + CELL(0.596 ns) = 12.360 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5714'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.201 ns" { exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 12.521 ns exe_unit:G_EXE\|add~5728 10 COMB LAB_X23_Y17 2 " "Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 12.521 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5728'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.161 ns" { exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 12.682 ns exe_unit:G_EXE\|add~5738 11 COMB LAB_X23_Y17 2 " "Info: 11: + IC(0.000 ns) + CELL(0.161 ns) = 12.682 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5738'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.161 ns" { exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 12.843 ns exe_unit:G_EXE\|add~5752 12 COMB LAB_X23_Y17 2 " "Info: 12: + IC(0.000 ns) + CELL(0.161 ns) = 12.843 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5752'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.161 ns" { exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 13.004 ns exe_unit:G_EXE\|add~5762 13 COMB LAB_X23_Y17 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 13.004 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5762'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.161 ns" { exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.161 ns) 13.272 ns exe_unit:G_EXE\|add~5776 14 COMB LAB_X23_Y16 2 " "Info: 14: + IC(0.107 ns) + CELL(0.161 ns) = 13.272 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5776'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.268 ns" { exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 13.433 ns exe_unit:G_EXE\|add~5786 15 COMB LAB_X23_Y16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.161 ns) = 13.433 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5786'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.161 ns" { exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 13.594 ns exe_unit:G_EXE\|add~5800 16 COMB LAB_X23_Y16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 13.594 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5800'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.161 ns" { exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5800 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 13.755 ns exe_unit:G_EXE\|add~5810 17 COMB LAB_X23_Y16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 13.755 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5810'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.161 ns" { exe_unit:G_EXE|add~5800 exe_unit:G_EXE|add~5810 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 13.916 ns exe_unit:G_EXE\|add~5824 18 COMB LAB_X23_Y16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.161 ns) = 13.916 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5824'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.161 ns" { exe_unit:G_EXE|add~5810 exe_unit:G_EXE|add~5824 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 14.077 ns exe_unit:G_EXE\|add~5834 19 COMB LAB_X23_Y16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.161 ns) = 14.077 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5834'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.161 ns" { exe_unit:G_EXE|add~5824 exe_unit:G_EXE|add~5834 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 14.238 ns exe_unit:G_EXE\|add~5848 20 COMB LAB_X23_Y16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.161 ns) = 14.238 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5848'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.161 ns" { exe_unit:G_EXE|add~5834 exe_unit:G_EXE|add~5848 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.744 ns exe_unit:G_EXE\|add~5857 21 COMB LAB_X23_Y16 1 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 14.744 ns; Loc. = LAB_X23_Y16; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|add~5857'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.506 ns" { exe_unit:G_EXE|add~5848 exe_unit:G_EXE|add~5857 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.206 ns) 16.607 ns exe_unit:G_EXE\|result\[15\]~3456 22 COMB LAB_X27_Y15 2 " "Info: 22: + IC(1.657 ns) + CELL(0.206 ns) = 16.607 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|result\[15\]~3456'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.863 ns" { exe_unit:G_EXE|add~5857 exe_unit:G_EXE|result[15]~3456 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exe_unit.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.206 ns) 18.469 ns regfile:G_REGFILE\|z_out~152 23 COMB LAB_X24_Y16 1 " "Info: 23: + IC(1.656 ns) + CELL(0.206 ns) = 18.469 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|z_out~152'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.862 ns" { exe_unit:G_EXE|result[15]~3456 regfile:G_REGFILE|z_out~152 } "NODE_NAME" } "" } } { "regfile.vhd" "" { Text "D:/vhdl/ccpu_added_r4/regfile.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 19.279 ns regfile:G_REGFILE\|z_out~153 24 COMB LAB_X24_Y16 1 " "Info: 24: + IC(0.160 ns) + CELL(0.650 ns) = 19.279 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|z_out~153'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.810 ns" { regfile:G_REGFILE|z_out~152 regfile:G_REGFILE|z_out~153 } "NODE_NAME" } "" } } { "regfile.vhd" "" { Text "D:/vhdl/ccpu_added_r4/regfile.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 20.053 ns regfile:G_REGFILE\|z_out~159 25 COMB LAB_X24_Y16 2 " "Info: 25: + IC(0.160 ns) + CELL(0.614 ns) = 20.053 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'regfile:G_REGFILE\|z_out~159'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.774 ns" { regfile:G_REGFILE|z_out~153 regfile:G_REGFILE|z_out~159 } "NODE_NAME" } "" } } { "regfile.vhd" "" { Text "D:/vhdl/ccpu_added_r4/regfile.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.651 ns) 21.171 ns regfile:G_REGFILE\|z_out~160 26 COMB LAB_X25_Y16 1 " "Info: 26: + IC(0.467 ns) + CELL(0.651 ns) = 21.171 ns; Loc. = LAB_X25_Y16; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|z_out~160'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.118 ns" { regfile:G_REGFILE|z_out~159 regfile:G_REGFILE|z_out~160 } "NODE_NAME" } "" } } { "regfile.vhd" "" { Text "D:/vhdl/ccpu_added_r4/regfile.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 21.279 ns regfile:G_REGFILE\|z_out 27 REG LAB_X25_Y16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.108 ns) = 21.279 ns; Loc. = LAB_X25_Y16; Fanout = 2; REG Node = 'regfile:G_REGFILE\|z_out'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.108 ns" { regfile:G_REGFILE|z_out~160 regfile:G_REGFILE|z_out } "NODE_NAME" } "" } } { "regfile.vhd" "" { Text "D:/vhdl/ccpu_added_r4/regfile.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.495 ns ( 44.62 % ) " "Info: Total cell delay = 9.495 ns ( 44.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.784 ns ( 55.38 % ) " "Info: Total interconnect delay = 11.784 ns ( 55.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "21.279 ns" { instru_fetch:G_INSTRU_FETCH|IR[5] regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2578 regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2579 regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2580 regfile:G_REGFILE|mux_4_to_1:muxA|output[3]~2581 exe_unit:G_EXE|add~5709 exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5800 exe_unit:G_EXE|add~5810 exe_unit:G_EXE|add~5824 exe_unit:G_EXE|add~5834 exe_unit:G_EXE|add~5848 exe_unit:G_EXE|add~5857 exe_unit:G_EXE|result[15]~3456 regfile:G_REGFILE|z_out~152 regfile:G_REGFILE|z_out~153 regfile:G_REGFILE|z_out~159 regfile:G_REGFILE|z_out~160 regfile:G_REGFILE|z_out } "NODE_NAME" } "" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 6 " "Info: Average interconnect usage is 2% of the available device resources. Peak interconnect usage is 6%" {  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EP2C20Q240C8 " "Warning: Timing characteristics of device EP2C20Q240C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "51 " "Warning: Found 51 output pins without output pin load capacitance assignment" { { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE 0 " "Warning: Pin \"WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[0\] 0 " "Warning: Pin \"AR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[1\] 0 " "Warning: Pin \"AR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[2\] 0 " "Warning: Pin \"AR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[3\] 0 " "Warning: Pin \"AR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[4\] 0 " "Warning: Pin \"AR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[5\] 0 " "Warning: Pin \"AR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[6\] 0 " "Warning: Pin \"AR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[7\] 0 " "Warning: Pin \"AR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[8\] 0 " "Warning: Pin \"AR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[9\] 0 " "Warning: Pin \"AR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[10\] 0 " "Warning: Pin \"AR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[11\] 0 " "Warning: Pin \"AR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[12\] 0 " "Warning: Pin \"AR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[13\] 0 " "Warning: Pin \"AR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[14\] 0 " "Warning: Pin \"AR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[15\] 0 " "Warning: Pin \"AR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[0\] 0 " "Warning: Pin \"reg_content\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[1\] 0 " "Warning: Pin \"reg_content\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[2\] 0 " "Warning: Pin \"reg_content\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[3\] 0 " "Warning: Pin \"reg_content\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[4\] 0 " "Warning: Pin \"reg_content\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[5\] 0 " "Warning: Pin \"reg_content\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[6\] 0 " "Warning: Pin \"reg_content\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[7\] 0 " "Warning: Pin \"reg_content\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[8\] 0 " "Warning: Pin \"reg_content\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[9\] 0 " "Warning: Pin \"reg_content\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[10\] 0 " "Warning: Pin \"reg_content\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[11\] 0 " "Warning: Pin \"reg_content\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[12\] 0 " "Warning: Pin \"reg_content\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[13\] 0 " "Warning: Pin \"reg_content\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[14\] 0 " "Warning: Pin \"reg_content\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[15\] 0 " "Warning: Pin \"reg_content\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_flag 0 " "Warning: Pin \"c_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_flag 0 " "Warning: Pin \"z_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[0\] 0 " "Warning: Pin \"OB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[1\] 0 " "Warning: Pin \"OB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[2\] 0 " "Warning: Pin \"OB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[3\] 0 " "Warning: Pin \"OB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[4\] 0 " "Warning: Pin \"OB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[5\] 0 " "Warning: Pin \"OB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[6\] 0 " "Warning: Pin \"OB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[7\] 0 " "Warning: Pin \"OB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[8\] 0 " "Warning: Pin \"OB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[9\] 0 " "Warning: Pin \"OB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[10\] 0 " "Warning: Pin \"OB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[11\] 0 " "Warning: Pin \"OB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[12\] 0 " "Warning: Pin \"OB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[13\] 0 " "Warning: Pin \"OB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[14\] 0 " "Warning: Pin \"OB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[15\] 0 " "Warning: Pin \"OB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFSAC_FSAC_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP" "memory_unit:G_MEMORY\|rw~34 " "Info: Following pins have the same output enable: memory_unit:G_MEMORY\|rw~34" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[0\] LVTTL " "Info: Type bidirectional pin OB\[0\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[0\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[0] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[1\] LVTTL " "Info: Type bidirectional pin OB\[1\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[1\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[1] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[2\] LVTTL " "Info: Type bidirectional pin OB\[2\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[2\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[2] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[3\] LVTTL " "Info: Type bidirectional pin OB\[3\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[3\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[3] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[4\] LVTTL " "Info: Type bidirectional pin OB\[4\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[4\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[4] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[5\] LVTTL " "Info: Type bidirectional pin OB\[5\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[5\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[5] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[6\] LVTTL " "Info: Type bidirectional pin OB\[6\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[6\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[6] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[7\] LVTTL " "Info: Type bidirectional pin OB\[7\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[7\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[7] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[8\] LVTTL " "Info: Type bidirectional pin OB\[8\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[8\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[8] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[9\] LVTTL " "Info: Type bidirectional pin OB\[9\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[9\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[9] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[10\] LVTTL " "Info: Type bidirectional pin OB\[10\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[10\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[10] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[11\] LVTTL " "Info: Type bidirectional pin OB\[11\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[11\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[11] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[12\] LVTTL " "Info: Type bidirectional pin OB\[12\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[12\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[12] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[13\] LVTTL " "Info: Type bidirectional pin OB\[13\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[13\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[13] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[14\] LVTTL " "Info: Type bidirectional pin OB\[14\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[14\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[14] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[15\] LVTTL " "Info: Type bidirectional pin OB\[15\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[15\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[15] } "NODE_NAME" } "" } } { "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" { Floorplan "D:/vhdl/ccpu_added_r4/exp_cpu.fld" "" "" { OB[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 08:31:25 2011 " "Info: Processing ended: Sat Jun 11 08:31:25 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
