#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 13 13:04:37 2017
# Process ID: 3448
# Current directory: C:/Users/souryadey92/Desktop/Vivado/DNN_MNIST/DNN_MNIST.runs/synth_1
# Command line: vivado.exe -log DNN.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DNN.tcl
# Log file: C:/Users/souryadey92/Desktop/Vivado/DNN_MNIST/DNN_MNIST.runs/synth_1/DNN.vds
# Journal file: C:/Users/souryadey92/Desktop/Vivado/DNN_MNIST/DNN_MNIST.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DNN.tcl -notrace
Command: synth_design -top DNN -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1768 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 319.613 ; gain = 109.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DNN' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/DNN.v:13]
	Parameter width bound to: 10 - type: integer 
	Parameter width_in bound to: 8 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
	Parameter L bound to: 3 - type: integer 
	Parameter fo bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter fi bound to: 64'b0000000000000000000000000000100000000000000000000000000000001000 
	Parameter z bound to: 64'b0000000000000000000000000010000000000000000000000000000000001000 
	Parameter n bound to: 96'b000000000000000000000000010000000000000000000000000000000001000000000000000000000000000000000100 
	Parameter maxactL_pos_width bound to: 1 - type: integer 
	Parameter cpc bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cycle_block_counter' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:145]
	Parameter cpc bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cycle_block_counter' (1#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:145]
INFO: [Synth 8-638] synthesizing module 'input_layer_block' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/layer_block.v:7]
	Parameter p bound to: 64 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter z bound to: 32 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter fo bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter width_in bound to: 8 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
	Parameter L bound to: 3 - type: integer 
	Parameter collection bound to: 5 - type: integer 
	Parameter cpc bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_layer_state_machine' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:461]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 64 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter z bound to: 32 - type: integer 
	Parameter L bound to: 3 - type: integer 
	Parameter cpc bound to: 6 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter collection bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'interleaver_set' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/interleaver_array.v:7]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 64 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter z bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net sweepstart in module/entity interleaver_set does not have driver. [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/interleaver_array.v:33]
INFO: [Synth 8-256] done synthesizing module 'interleaver_set' (2#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/interleaver_array.v:7]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:734]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 64 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter z bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (3#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:734]
WARNING: [Synth 8-350] instance 'address_decoder' of module 'address_decoder' requires 4 connections, but only 3 given [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:510]
INFO: [Synth 8-638] synthesizing module 'act_ctr' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:548]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 64 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter z bound to: 32 - type: integer 
	Parameter L bound to: 3 - type: integer 
	Parameter cpc bound to: 6 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter collection bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
	Parameter ini bound to: 0 - type: integer 
	Parameter max bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
	Parameter ini bound to: 1 - type: integer 
	Parameter max bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (4#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
	Parameter ini bound to: 2 - type: integer 
	Parameter max bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (4#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
INFO: [Synth 8-638] synthesizing module 'shift_reg' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:345]
	Parameter width bound to: 3 - type: integer 
	Parameter depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DFF' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF' (5#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-256] done synthesizing module 'shift_reg' (6#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:345]
INFO: [Synth 8-256] done synthesizing module 'act_ctr' (7#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:548]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 160 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized0' (7#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-256] done synthesizing module 'input_layer_state_machine' (8#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:461]
INFO: [Synth 8-638] synthesizing module 'w_mem_ctr' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:3]
	Parameter p bound to: 64 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter z bound to: 36 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter fo bound to: 2 - type: integer 
	Parameter cpc bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized1' (8#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-256] done synthesizing module 'w_mem_ctr' (9#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:3]
INFO: [Synth 8-638] synthesizing module 'mem_collection' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:82]
	Parameter collection bound to: 5 - type: integer 
	Parameter z bound to: 32 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_mem' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
	Parameter z bound to: 32 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory' (10#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-256] done synthesizing module 'parallel_mem' (11#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
INFO: [Synth 8-256] done synthesizing module 'mem_collection' (12#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:82]
INFO: [Synth 8-638] synthesizing module 'dual_port_mem_collection' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:247]
	Parameter collection bound to: 1 - type: integer 
	Parameter z bound to: 36 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter fo bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_dual_port_mem' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:189]
	Parameter z bound to: 36 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter fo bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dual_port_memory' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter fo bound to: 2 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory' (13#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-256] done synthesizing module 'parallel_dual_port_mem' (14#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:189]
INFO: [Synth 8-256] done synthesizing module 'dual_port_mem_collection' (15#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:247]
WARNING: [Synth 8-350] instance 'wb_mem' of module 'dual_port_mem_collection' requires 9 connections, but only 7 given [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/layer_block.v:133]
INFO: [Synth 8-638] synthesizing module 'FF_processor_set' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:8]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 64 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter z bound to: 32 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:10]
	Parameter width bound to: 10 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:10]
INFO: [Synth 8-638] synthesizing module 'sigmoid_function' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:79]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 64 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter z bound to: 32 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter width_TA bound to: 13 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (17#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'sigmoid_t' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/sigmoid_sigmoidprime_table.v:7]
	Parameter width bound to: 10 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
	Parameter maxdomain bound to: 4 - type: integer 
	Parameter lut_size bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sigmoid_t' (18#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/sigmoid_sigmoidprime_table.v:7]
INFO: [Synth 8-638] synthesizing module 'sig_prime' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/sigmoid_sigmoidprime_table.v:1071]
	Parameter width bound to: 10 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
	Parameter maxdomain bound to: 4 - type: integer 
	Parameter lut_size bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sig_prime' (19#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/sigmoid_sigmoidprime_table.v:1071]
INFO: [Synth 8-256] done synthesizing module 'sigmoid_function' (20#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:79]
INFO: [Synth 8-256] done synthesizing module 'FF_processor_set' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:8]
INFO: [Synth 8-638] synthesizing module 'UP_processor_set' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:209]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 64 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter z bound to: 32 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized1' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized2' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized3' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized3' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized4' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized4' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized5' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized5' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized6' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized6' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized7' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized7' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized8' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized8' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized9' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized9' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized10' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized10' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized11' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized11' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized12' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized12' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized13' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized13' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized14' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized14' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized15' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized15' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized16' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized16' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized17' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized17' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized18' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized18' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized19' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized19' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized20' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized20' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized21' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized21' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized22' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized22' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized23' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized23' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized24' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized24' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized25' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized25' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized26' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized26' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized27' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized27' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized28' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized28' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized29' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized29' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized30' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized30' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized31' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized31' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized32' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized32' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized33' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized33' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized34' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized34' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized35' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized35' (21#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-256] done synthesizing module 'UP_processor_set' (22#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:209]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 256 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux_set' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized1' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized2' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized3' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized3' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized4' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized4' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized5' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized5' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized6' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized6' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized7' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized7' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized8' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized8' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized9' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized9' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized10' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized10' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized11' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized11' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized12' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized12' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized13' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized13' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized14' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized14' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized15' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized15' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized16' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized16' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized17' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized17' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized18' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized18' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized19' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized19' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized20' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized20' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized21' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized21' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized22' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized22' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized23' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized23' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized24' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized24' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized25' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized25' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized26' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized26' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized27' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized27' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized28' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized28' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized29' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized29' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized30' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized30' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized31' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized31' (23#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-256] done synthesizing module 'mux_set' (24#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
INFO: [Synth 8-256] done synthesizing module 'input_layer_block' (25#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/layer_block.v:7]
INFO: [Synth 8-638] synthesizing module 'hidden_layer_block' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/layer_block.v:232]
	Parameter p bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter z bound to: 8 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter fo bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
	Parameter L bound to: 3 - type: integer 
	Parameter h bound to: 1 - type: integer 
	Parameter collection bound to: 3 - type: integer 
	Parameter cpc bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hidden_layer_state_machine' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:129]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter z bound to: 8 - type: integer 
	Parameter L bound to: 3 - type: integer 
	Parameter h bound to: 1 - type: integer 
	Parameter cpc bound to: 6 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter collection bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'interleaver_set__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/interleaver_array.v:7]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter z bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net sweepstart in module/entity interleaver_set__parameterized0 does not have driver. [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/interleaver_array.v:33]
INFO: [Synth 8-256] done synthesizing module 'interleaver_set__parameterized0' (25#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/interleaver_array.v:7]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:734]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter z bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (25#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:734]
INFO: [Synth 8-638] synthesizing module 'act_sp_ctr' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:247]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter z bound to: 8 - type: integer 
	Parameter L bound to: 3 - type: integer 
	Parameter h bound to: 1 - type: integer 
	Parameter cpc bound to: 6 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter collection bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
	Parameter ini bound to: 0 - type: integer 
	Parameter max bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (25#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized3' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
	Parameter ini bound to: 1 - type: integer 
	Parameter max bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized3' (25#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized4' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
	Parameter ini bound to: 2 - type: integer 
	Parameter max bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized4' (25#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized5' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
	Parameter ini bound to: 0 - type: integer 
	Parameter max bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized5' (25#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized2' (25#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized3' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized3' (25#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-256] done synthesizing module 'act_sp_ctr' (26#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:247]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized4' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized4' (26#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized5' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized5' (26#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized6' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized6' (26#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized7' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized7' (26#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-256] done synthesizing module 'hidden_layer_state_machine' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:129]
INFO: [Synth 8-638] synthesizing module 'w_mem_ctr__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:3]
	Parameter p bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter z bound to: 9 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter fo bound to: 2 - type: integer 
	Parameter cpc bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized8' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized8' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-256] done synthesizing module 'w_mem_ctr__parameterized0' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:3]
INFO: [Synth 8-638] synthesizing module 'mem_collection__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:82]
	Parameter collection bound to: 3 - type: integer 
	Parameter z bound to: 8 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_mem__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
	Parameter z bound to: 8 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-256] done synthesizing module 'parallel_mem__parameterized0' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
INFO: [Synth 8-638] synthesizing module 'parallel_mem__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
	Parameter z bound to: 8 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized10' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized10' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized11' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized11' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized12' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized12' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized13' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized13' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized14' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized14' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized15' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized15' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-256] done synthesizing module 'parallel_mem__parameterized1' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
INFO: [Synth 8-638] synthesizing module 'parallel_mem__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
	Parameter z bound to: 8 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory__parameterized16' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized16' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized17' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized17' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized18' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized18' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized19' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized19' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized20' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized20' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized21' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized21' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized22' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized22' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized23' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized23' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-256] done synthesizing module 'parallel_mem__parameterized2' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
INFO: [Synth 8-256] done synthesizing module 'mem_collection__parameterized0' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:82]
INFO: [Synth 8-638] synthesizing module 'mem_collection__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:82]
	Parameter collection bound to: 3 - type: integer 
	Parameter z bound to: 8 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_mem__parameterized3' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
	Parameter z bound to: 8 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory__parameterized24' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized24' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized25' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized25' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized26' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized26' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized27' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized27' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized28' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized28' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized29' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized29' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized30' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized30' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized31' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized31' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-256] done synthesizing module 'parallel_mem__parameterized3' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
INFO: [Synth 8-638] synthesizing module 'parallel_mem__parameterized4' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
	Parameter z bound to: 8 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory__parameterized32' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized32' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized33' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized33' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized34' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized34' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized35' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized35' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized36' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized36' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized37' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized37' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized38' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized38' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized39' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized39' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-256] done synthesizing module 'parallel_mem__parameterized4' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
INFO: [Synth 8-638] synthesizing module 'parallel_mem__parameterized5' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
	Parameter z bound to: 8 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory__parameterized40' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized40' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized41' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized41' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized42' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized42' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized43' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized43' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized44' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized44' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized45' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized45' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized46' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized46' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized47' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized47' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-256] done synthesizing module 'parallel_mem__parameterized5' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
INFO: [Synth 8-256] done synthesizing module 'mem_collection__parameterized1' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:82]
INFO: [Synth 8-638] synthesizing module 'dual_port_mem_collection__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:247]
	Parameter collection bound to: 1 - type: integer 
	Parameter z bound to: 9 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter fo bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_dual_port_mem__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:189]
	Parameter z bound to: 9 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter fo bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_dual_port_mem__parameterized0' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:189]
INFO: [Synth 8-256] done synthesizing module 'dual_port_mem_collection__parameterized0' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:247]
WARNING: [Synth 8-350] instance 'wb_mem' of module 'dual_port_mem_collection' requires 9 connections, but only 7 given [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/layer_block.v:400]
INFO: [Synth 8-638] synthesizing module 'dual_port_mem_collection__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:247]
	Parameter collection bound to: 2 - type: integer 
	Parameter z bound to: 8 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_dual_port_mem__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:189]
	Parameter z bound to: 8 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized0' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized1' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized2' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized3' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized3' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized4' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized4' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized5' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized5' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized6' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized6' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized7' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized7' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-256] done synthesizing module 'parallel_dual_port_mem__parameterized1' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:189]
INFO: [Synth 8-638] synthesizing module 'parallel_dual_port_mem__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:189]
	Parameter z bound to: 8 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized8' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized8' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized9' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized9' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized10' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized10' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized11' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized11' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized12' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized12' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized13' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized13' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized14' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized14' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized15' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fi bound to: 0 - type: integer 
	Parameter fo bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized15' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:132]
INFO: [Synth 8-256] done synthesizing module 'parallel_dual_port_mem__parameterized2' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:189]
INFO: [Synth 8-256] done synthesizing module 'dual_port_mem_collection__parameterized1' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:247]
INFO: [Synth 8-638] synthesizing module 'FF_processor_set__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:8]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter z bound to: 8 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sigmoid_function__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:79]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter z bound to: 8 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter width_TA bound to: 13 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sigmoid_function__parameterized0' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:79]
INFO: [Synth 8-256] done synthesizing module 'FF_processor_set__parameterized0' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:8]
INFO: [Synth 8-638] synthesizing module 'UP_processor_set__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:209]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter z bound to: 8 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder__parameterized36' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized36' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized37' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized37' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized38' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized38' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized39' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized39' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized40' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized40' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized41' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized41' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized42' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized42' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized43' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized43' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized44' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized44' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-256] done synthesizing module 'UP_processor_set__parameterized0' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:209]
INFO: [Synth 8-638] synthesizing module 'BP_processor_set' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:147]
	Parameter fo bound to: 2 - type: integer 
	Parameter fi bound to: 8 - type: integer 
	Parameter p bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter z bound to: 8 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder__parameterized45' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized45' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized46' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized46' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized47' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized47' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized48' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized48' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized49' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized49' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized50' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized50' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized51' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized51' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized52' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized52' (27#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-256] done synthesizing module 'BP_processor_set' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/processor_set.v:147]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized32' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 80 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized32' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized33' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 80 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized33' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux_set__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux__parameterized34' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized34' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized35' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized35' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized36' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized36' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized37' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized37' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized38' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized38' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized39' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized39' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized40' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized40' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized41' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized41' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-256] done synthesizing module 'mux_set__parameterized0' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
INFO: [Synth 8-638] synthesizing module 'mux_set__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux__parameterized42' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized42' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized43' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized43' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized44' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized44' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized45' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized45' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized46' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized46' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized47' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized47' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized48' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized48' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized49' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized49' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-256] done synthesizing module 'mux_set__parameterized1' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized50' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 80 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized50' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux_set__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux__parameterized51' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized51' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized52' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized52' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized53' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized53' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized54' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized54' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized55' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized55' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized56' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized56' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized57' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized57' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized58' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized58' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-256] done synthesizing module 'mux_set__parameterized2' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized59' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 80 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized59' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux_set__parameterized3' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux__parameterized60' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized60' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized61' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized61' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized62' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized62' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized63' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized63' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized64' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized64' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized65' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized65' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized66' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized66' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized67' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized67' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-256] done synthesizing module 'mux_set__parameterized3' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
INFO: [Synth 8-638] synthesizing module 'mux_set__parameterized4' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux__parameterized68' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized68' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized69' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized69' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized70' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized70' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized71' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized71' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized72' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized72' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized73' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized73' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized74' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized74' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized75' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized75' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-256] done synthesizing module 'mux_set__parameterized4' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:195]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized76' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 80 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized76' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized77' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 40 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized77' (28#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-256] done synthesizing module 'hidden_layer_block' (29#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/layer_block.v:232]
INFO: [Synth 8-638] synthesizing module 'output_layer_block' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/layer_block.v:537]
	Parameter p bound to: 4 - type: integer 
	Parameter z bound to: 1 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
	Parameter L bound to: 3 - type: integer 
	Parameter cpc bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'output_layer_state_machine' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:42]
	Parameter z bound to: 1 - type: integer 
	Parameter p bound to: 4 - type: integer 
	Parameter fi bound to: 2 - type: integer 
	Parameter L bound to: 3 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter cpc bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized6' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
	Parameter ini bound to: 0 - type: integer 
	Parameter max bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized6' (29#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:124]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized9' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized9' (29#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-256] done synthesizing module 'output_layer_state_machine' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memory_ctr.v:42]
INFO: [Synth 8-638] synthesizing module 'mem_collection__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:82]
	Parameter collection bound to: 2 - type: integer 
	Parameter z bound to: 1 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_mem__parameterized6' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
	Parameter z bound to: 1 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory__parameterized48' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized48' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-256] done synthesizing module 'parallel_mem__parameterized6' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
INFO: [Synth 8-638] synthesizing module 'parallel_mem__parameterized7' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
	Parameter z bound to: 1 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory__parameterized49' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized49' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:8]
INFO: [Synth 8-256] done synthesizing module 'parallel_mem__parameterized7' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:39]
INFO: [Synth 8-256] done synthesizing module 'mem_collection__parameterized2' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/memories.v:82]
INFO: [Synth 8-638] synthesizing module 'shift_reg__parameterized0' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:345]
	Parameter width bound to: 1 - type: integer 
	Parameter depth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized10' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized10' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized11' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized11' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized12' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized12' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized13' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized13' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized14' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized14' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized15' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized15' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized16' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized16' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized17' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized17' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized18' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized18' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized19' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized19' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized20' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized20' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized21' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized21' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-256] done synthesizing module 'shift_reg__parameterized0' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:345]
INFO: [Synth 8-638] synthesizing module 'costterm_set' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:89]
	Parameter z bound to: 1 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter int_bits bound to: 2 - type: integer 
	Parameter frac_bits bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder__parameterized53' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized53' (30#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:67]
INFO: [Synth 8-256] done synthesizing module 'costterm_set' (31#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:89]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized78' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized78' (31#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:171]
INFO: [Synth 8-256] done synthesizing module 'output_layer_block' (32#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/layer_block.v:537]
INFO: [Synth 8-638] synthesizing module 'max_finder_set' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:247]
	Parameter width bound to: 10 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter poswidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_finder_set' (33#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:247]
INFO: [Synth 8-638] synthesizing module 'max_finder' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:233]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_finder' (34#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:233]
INFO: [Synth 8-638] synthesizing module 'shift_reg__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:345]
	Parameter width bound to: 10 - type: integer 
	Parameter depth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized22' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized22' (34#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized23' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized23' (34#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized24' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized24' (34#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-256] done synthesizing module 'shift_reg__parameterized1' (34#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:345]
WARNING: [Synth 8-689] width (4) of port connection 'data_in' does not match port width (10) of module 'shift_reg__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/DNN.v:173]
WARNING: [Synth 8-689] width (4) of port connection 'data_out' does not match port width (10) of module 'shift_reg__parameterized1' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/DNN.v:174]
INFO: [Synth 8-638] synthesizing module 'shift_reg__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:345]
	Parameter width bound to: 10 - type: integer 
	Parameter depth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DFF__parameterized25' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF__parameterized25' (34#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:307]
INFO: [Synth 8-256] done synthesizing module 'shift_reg__parameterized2' (34#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:345]
WARNING: [Synth 8-689] width (4) of port connection 'data_in' does not match port width (10) of module 'shift_reg__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/DNN.v:182]
WARNING: [Synth 8-689] width (4) of port connection 'data_out' does not match port width (10) of module 'shift_reg__parameterized2' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/DNN.v:183]
INFO: [Synth 8-256] done synthesizing module 'DNN' (35#1) [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/DNN.v:13]
WARNING: [Synth 8-3331] design output_layer_block has unconnected port spL[9]
WARNING: [Synth 8-3331] design output_layer_block has unconnected port spL[8]
WARNING: [Synth 8-3331] design output_layer_block has unconnected port spL[7]
WARNING: [Synth 8-3331] design output_layer_block has unconnected port spL[6]
WARNING: [Synth 8-3331] design output_layer_block has unconnected port spL[5]
WARNING: [Synth 8-3331] design output_layer_block has unconnected port spL[4]
WARNING: [Synth 8-3331] design output_layer_block has unconnected port spL[3]
WARNING: [Synth 8-3331] design output_layer_block has unconnected port spL[2]
WARNING: [Synth 8-3331] design output_layer_block has unconnected port spL[1]
WARNING: [Synth 8-3331] design output_layer_block has unconnected port spL[0]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[30]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[29]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[28]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[26]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[25]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[24]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[22]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[21]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[20]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[18]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[17]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[16]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[14]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[13]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[12]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[10]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[9]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[8]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[6]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[5]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[4]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[2]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[1]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port memory_index_package[0]
WARNING: [Synth 8-3331] design interleaver_set__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[190]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[189]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[188]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[187]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[186]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[184]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[183]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[182]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[181]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[180]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[178]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[177]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[176]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[175]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[174]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[172]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[171]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[170]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[169]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[168]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[166]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[165]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[164]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[163]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[162]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[160]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[159]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[158]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[157]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[156]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[154]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[153]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[152]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[151]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[150]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[148]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[147]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[146]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[145]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[144]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[142]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[141]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[140]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[139]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[138]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[136]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[135]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[134]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[133]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[132]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[130]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[129]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[128]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[127]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[126]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[124]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[123]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[122]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[121]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[120]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[118]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[117]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[116]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[115]
WARNING: [Synth 8-3331] design address_decoder has unconnected port memory_index_package[114]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 400.102 ; gain = 189.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 400.102 ; gain = 189.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 400.102 ; gain = 189.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "cycle_clk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 542.949 ; gain = 332.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |input_layer_block__GB0 |           1|     26996|
|2     |input_layer_block__GB1 |           1|     22093|
|3     |DNN__GC0               |           1|     16044|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 40    
	   2 Input     10 Bit       Adders := 155   
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 42    
+---Registers : 
	              160 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 399   
	                8 Bit    Registers := 162   
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---RAMs : 
	               40 Bit         RAMs := 2     
	               20 Bit         RAMs := 48    
	               16 Bit         RAMs := 160   
+---ROMs : 
	                              ROMs := 5     
+---Muxes : 
	   3 Input     80 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 46    
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 16    
	   3 Input     13 Bit        Muxes := 40    
	   3 Input     10 Bit        Muxes := 54    
	   2 Input     10 Bit        Muxes := 1062  
	   4 Input     10 Bit        Muxes := 90    
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 101   
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DNN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module adder__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module adder__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module adder__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module adder__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module UP_processor_set 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 44    
	   2 Input      1 Bit        Muxes := 4     
Module DFF__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
Module multiplier__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module sigmoid_t__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module sig_prime__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module adder__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module sigmoid_function__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module adder__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module sigmoid_t__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module sig_prime__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module adder__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module sigmoid_function__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module adder__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module sigmoid_t__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module sig_prime__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module adder__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module sigmoid_function__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module sigmoid_t__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module sig_prime__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module adder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module sigmoid_function 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module dual_port_memory__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__32 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__33 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__34 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__35 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__36 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module memory__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module interleaver_set 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
Module DFF__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module DFF__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module act_ctr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
Module DFF__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module DFF__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module DFF__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cycle_block_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module interleaver_set__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFF__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module DFF__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module DFF__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DFF__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module act_sp_ctr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
Module DFF__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module DFF__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module DFF__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module DFF__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module DFF__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module memory__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module dual_port_memory__37 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__38 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__39 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__40 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__41 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__42 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__43 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__44 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 2     
Module dual_port_memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module dual_port_memory__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
Module multiplier__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module sigmoid_t 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module sig_prime 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module adder__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module sigmoid_function__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module adder__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module UP_processor_set__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module multiplier__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module multiplier__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module multiplier__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module adder__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module mux__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
Module mux__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
Module mux__parameterized50 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
Module mux__parameterized59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module mux__parameterized76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module mux__parameterized77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module counter__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFF__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module DFF__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module output_layer_state_machine 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module DFF__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module memory__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               40 Bit         RAMs := 1     
Module memory__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	               40 Bit         RAMs := 1     
Module DFF__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module adder__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module mux__parameterized78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module max_finder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module DFF__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module DFF__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module DFF__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module DFF__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'act_sp_ctr/cycle_index_reg/shift_reg_0/q_reg[2:0]' into 'act_sp_ctr/DFF_cycle_index/q_reg[2:0]' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:317]
INFO: [Synth 8-4471] merging register 'DFF_d_mux_sel/q_reg[23:0]' into 'DFF_mux_sel/q_reg[23:0]' [C:/Users/souryadey92/Google Drive/NSF FPGAs for DNNs/Git Repositories/dnn-rtl/src/components.v:317]
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[0]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[1]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[8]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[9]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[10]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[11]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[12]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[13]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[14]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[15]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[16]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[17]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[18]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[19]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[20]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[21]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[22]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[23]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[2]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[3]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[24]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[25]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[26]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[27]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[28]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[29]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[30]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[31]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[32]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[33]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[34]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[35]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[36]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[37]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[38]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[39]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[4]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[5]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[40]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[41]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[42]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[43]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[44]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[45]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[46]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[47]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[48]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[49]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[50]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[51]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[52]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[53]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[54]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[55]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[6]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[7]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[56]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[57]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[58]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[59]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[60]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[61]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[62]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[63]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[64]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[65]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[66]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[67]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[68]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[70]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[69]' (FDC) to 'input_layer_blocki_0/input_layer_wbmem_ctr/dff_memaddr/q_reg[71]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[0].s_function/s_table/sigmoid_out_reg[7]' (FDR) to 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[0].s_function/s_table/sigmoid_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[0].s_function/s_table/sigmoid_out_reg[8]' (FDR) to 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[0].s_function/s_table/sigmoid_out_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (L0_FF_processor/\sigmoid_function_set[0].s_function /\s_table/sigmoid_out_reg[9] )
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[1].s_function/s_table/sigmoid_out_reg[7]' (FDR) to 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[1].s_function/s_table/sigmoid_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[1].s_function/s_table/sigmoid_out_reg[8]' (FDR) to 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[1].s_function/s_table/sigmoid_out_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (L0_FF_processor/\sigmoid_function_set[1].s_function /\s_table/sigmoid_out_reg[9] )
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[2].s_function/s_table/sigmoid_out_reg[7]' (FDR) to 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[2].s_function/s_table/sigmoid_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[2].s_function/s_table/sigmoid_out_reg[8]' (FDR) to 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[2].s_function/s_table/sigmoid_out_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (L0_FF_processor/\sigmoid_function_set[2].s_function /\s_table/sigmoid_out_reg[9] )
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[3].s_function/s_table/sigmoid_out_reg[7]' (FDR) to 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[3].s_function/s_table/sigmoid_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[3].s_function/s_table/sigmoid_out_reg[8]' (FDR) to 'input_layer_blocki_0/L0_FF_processor/sigmoid_function_set[3].s_function/s_table/sigmoid_out_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (L0_FF_processor/\sigmoid_function_set[3].s_function /\s_table/sigmoid_out_reg[9] )
WARNING: [Synth 8-3332] Sequential element (s_table/sigmoid_out_reg[9]) is unused and will be removed from module sigmoid_function__1.
WARNING: [Synth 8-3332] Sequential element (s_table/sigmoid_out_reg[9]) is unused and will be removed from module sigmoid_function__2.
WARNING: [Synth 8-3332] Sequential element (s_table/sigmoid_out_reg[9]) is unused and will be removed from module sigmoid_function__3.
WARNING: [Synth 8-3332] Sequential element (s_table/sigmoid_out_reg[9]) is unused and will be removed from module sigmoid_function.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[9]) is unused and will be removed from module dual_port_memory__1.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[8]) is unused and will be removed from module dual_port_memory__1.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[7]) is unused and will be removed from module dual_port_memory__1.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[6]) is unused and will be removed from module dual_port_memory__1.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[5]) is unused and will be removed from module dual_port_memory__1.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[4]) is unused and will be removed from module dual_port_memory__1.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[3]) is unused and will be removed from module dual_port_memory__1.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[2]) is unused and will be removed from module dual_port_memory__1.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[1]) is unused and will be removed from module dual_port_memory__1.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[0]) is unused and will be removed from module dual_port_memory__1.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[9]) is unused and will be removed from module dual_port_memory__2.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[8]) is unused and will be removed from module dual_port_memory__2.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[7]) is unused and will be removed from module dual_port_memory__2.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[6]) is unused and will be removed from module dual_port_memory__2.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[5]) is unused and will be removed from module dual_port_memory__2.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[4]) is unused and will be removed from module dual_port_memory__2.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[3]) is unused and will be removed from module dual_port_memory__2.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[2]) is unused and will be removed from module dual_port_memory__2.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[1]) is unused and will be removed from module dual_port_memory__2.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[0]) is unused and will be removed from module dual_port_memory__2.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[9]) is unused and will be removed from module dual_port_memory__3.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[8]) is unused and will be removed from module dual_port_memory__3.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[7]) is unused and will be removed from module dual_port_memory__3.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[6]) is unused and will be removed from module dual_port_memory__3.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[5]) is unused and will be removed from module dual_port_memory__3.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[4]) is unused and will be removed from module dual_port_memory__3.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[3]) is unused and will be removed from module dual_port_memory__3.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[2]) is unused and will be removed from module dual_port_memory__3.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[1]) is unused and will be removed from module dual_port_memory__3.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[0]) is unused and will be removed from module dual_port_memory__3.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[9]) is unused and will be removed from module dual_port_memory__4.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[8]) is unused and will be removed from module dual_port_memory__4.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[7]) is unused and will be removed from module dual_port_memory__4.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[6]) is unused and will be removed from module dual_port_memory__4.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[5]) is unused and will be removed from module dual_port_memory__4.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[4]) is unused and will be removed from module dual_port_memory__4.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[3]) is unused and will be removed from module dual_port_memory__4.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[2]) is unused and will be removed from module dual_port_memory__4.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[1]) is unused and will be removed from module dual_port_memory__4.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[0]) is unused and will be removed from module dual_port_memory__4.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[9]) is unused and will be removed from module dual_port_memory__5.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[8]) is unused and will be removed from module dual_port_memory__5.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[7]) is unused and will be removed from module dual_port_memory__5.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[6]) is unused and will be removed from module dual_port_memory__5.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[5]) is unused and will be removed from module dual_port_memory__5.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[4]) is unused and will be removed from module dual_port_memory__5.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[3]) is unused and will be removed from module dual_port_memory__5.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[2]) is unused and will be removed from module dual_port_memory__5.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[1]) is unused and will be removed from module dual_port_memory__5.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[0]) is unused and will be removed from module dual_port_memory__5.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[9]) is unused and will be removed from module dual_port_memory__6.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[8]) is unused and will be removed from module dual_port_memory__6.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[7]) is unused and will be removed from module dual_port_memory__6.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[6]) is unused and will be removed from module dual_port_memory__6.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[5]) is unused and will be removed from module dual_port_memory__6.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[4]) is unused and will be removed from module dual_port_memory__6.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[3]) is unused and will be removed from module dual_port_memory__6.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[2]) is unused and will be removed from module dual_port_memory__6.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[1]) is unused and will be removed from module dual_port_memory__6.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[0]) is unused and will be removed from module dual_port_memory__6.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[9]) is unused and will be removed from module dual_port_memory__7.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[8]) is unused and will be removed from module dual_port_memory__7.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[7]) is unused and will be removed from module dual_port_memory__7.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[6]) is unused and will be removed from module dual_port_memory__7.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[5]) is unused and will be removed from module dual_port_memory__7.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[4]) is unused and will be removed from module dual_port_memory__7.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[3]) is unused and will be removed from module dual_port_memory__7.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[2]) is unused and will be removed from module dual_port_memory__7.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[1]) is unused and will be removed from module dual_port_memory__7.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[0]) is unused and will be removed from module dual_port_memory__7.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[9]) is unused and will be removed from module dual_port_memory__8.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[8]) is unused and will be removed from module dual_port_memory__8.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[7]) is unused and will be removed from module dual_port_memory__8.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[6]) is unused and will be removed from module dual_port_memory__8.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[5]) is unused and will be removed from module dual_port_memory__8.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[4]) is unused and will be removed from module dual_port_memory__8.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[3]) is unused and will be removed from module dual_port_memory__8.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[2]) is unused and will be removed from module dual_port_memory__8.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[1]) is unused and will be removed from module dual_port_memory__8.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[0]) is unused and will be removed from module dual_port_memory__8.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[9]) is unused and will be removed from module dual_port_memory__9.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[8]) is unused and will be removed from module dual_port_memory__9.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[7]) is unused and will be removed from module dual_port_memory__9.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[6]) is unused and will be removed from module dual_port_memory__9.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[5]) is unused and will be removed from module dual_port_memory__9.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[4]) is unused and will be removed from module dual_port_memory__9.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[3]) is unused and will be removed from module dual_port_memory__9.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[2]) is unused and will be removed from module dual_port_memory__9.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[1]) is unused and will be removed from module dual_port_memory__9.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[0]) is unused and will be removed from module dual_port_memory__9.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[9]) is unused and will be removed from module dual_port_memory__10.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[8]) is unused and will be removed from module dual_port_memory__10.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[7]) is unused and will be removed from module dual_port_memory__10.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[6]) is unused and will be removed from module dual_port_memory__10.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[5]) is unused and will be removed from module dual_port_memory__10.
WARNING: [Synth 8-3332] Sequential element (data_outB_reg[4]) is unused and will be removed from module dual_port_memory__10.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[0]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[1]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[2]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[3]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[3]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[4]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[5]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[11]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[6]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[7]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[7]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[8]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[8]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[9]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[9]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[10]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[10]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[12]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[11]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[12]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[13]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[13]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[14]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[14]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[15]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[16]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[16]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[17]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[18]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[19]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[20]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[21]' (FDC) to 'input_layer_blocki_1/input_layer_state_machine/DFF_mux_sel/q_reg[23]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_layer_state_machine/DFF_mux_sel/q_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hidden_layer_block_1/FF_processor/\sigmoid_function_set[0].s_function/s_table/sigmoid_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hidden_layer_block_1/hidden_layer_state_machine/\DFF_mux_sel/q_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 695.777 ; gain = 485.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+--------------------------------------------------------+---------------+----------------+
|Module Name      | RTL Object                                             | Depth x Width | Implemented As | 
+-----------------+--------------------------------------------------------+---------------+----------------+
|sigmoid_t        | sigmoid                                                | 1024x7        | LUT            | 
|sig_prime        | sp_out_reg                                             | 1024x10       | Block RAM      | 
|sigmoid_function | s_table/sigmoid                                        | 1024x7        | LUT            | 
|sigmoid_function | sp_table/sp_out_reg                                    | 1024x10       | Block RAM      | 
|sigmoid_function | s_table/sigmoid                                        | 1024x7        | LUT            | 
|sigmoid_function | sp_table/sp_out_reg                                    | 1024x10       | Block RAM      | 
|sigmoid_function | s_table/sigmoid                                        | 1024x7        | LUT            | 
|sigmoid_function | sp_table/sp_out_reg                                    | 1024x10       | Block RAM      | 
|sigmoid_function | s_table/sigmoid                                        | 1024x7        | LUT            | 
|sigmoid_function | sp_table/sp_out_reg                                    | 1024x10       | Block RAM      | 
|FF_processor_set | sigmoid_function_set[0].s_function/s_table/sigmoid     | 1024x7        | LUT            | 
|FF_processor_set | sigmoid_function_set[0].s_function/sp_table/sp_out_reg | 1024x10       | Block RAM      | 
+-----------------+--------------------------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+-------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name        | RTL Object                                                                    | Inference | Size (Depth x Width) | Primitives      | 
+-------------------+-------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[0].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[1].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[2].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[3].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[4].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[5].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[6].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[7].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[8].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[9].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[10].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[11].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[12].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[13].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[14].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[15].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[16].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[17].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[18].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[19].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[20].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[21].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[22].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[23].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[24].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[25].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[26].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[27].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[28].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[29].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[30].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[0].mem/parallel_mem[31].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[0].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[1].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[2].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[3].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[4].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[5].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[6].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[7].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[8].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[9].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[10].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[11].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[12].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[13].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[14].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[15].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[16].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[17].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[18].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[19].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[20].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[21].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[22].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[23].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[24].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[25].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[26].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[27].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[28].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[29].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[30].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[1].mem/parallel_mem[31].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[0].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[1].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[2].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[3].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[4].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[5].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[6].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[7].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[8].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[9].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[10].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[11].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[12].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[13].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[14].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[15].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[16].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[17].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[18].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[19].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[20].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[21].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[22].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[23].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[24].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[25].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[26].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[27].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[28].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[29].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[30].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[2].mem/parallel_mem[31].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[0].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[1].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[2].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[3].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[4].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[5].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[6].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[7].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[8].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[9].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[10].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[11].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[12].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[13].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[14].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[15].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[16].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[17].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[18].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[19].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[20].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[21].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[22].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[23].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[24].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[25].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[26].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[27].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[28].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[29].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[30].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[3].mem/parallel_mem[31].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[0].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[1].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[2].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[3].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[4].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[5].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[6].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[7].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[8].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[9].mem/mem_reg                    | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[10].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[11].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[12].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[13].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[14].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[15].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[16].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[17].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[18].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[19].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[20].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[21].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[22].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[23].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[24].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[25].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[26].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[27].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[28].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[29].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[30].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|DNN                | AMp_coll/mem_collection[4].mem/parallel_mem[31].mem/mem_reg                   | Implied   | 2 x 8                | RAM16X1S x 8    | 
|hidden_layer_block | AMp/mem_collection[0].mem/parallel_mem[0].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[0].mem/parallel_mem[1].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[0].mem/parallel_mem[2].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[0].mem/parallel_mem[3].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[0].mem/parallel_mem[4].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[0].mem/parallel_mem[5].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[0].mem/parallel_mem[6].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[0].mem/parallel_mem[7].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[1].mem/parallel_mem[0].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[1].mem/parallel_mem[1].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[1].mem/parallel_mem[2].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[1].mem/parallel_mem[3].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[1].mem/parallel_mem[4].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[1].mem/parallel_mem[5].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[1].mem/parallel_mem[6].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[1].mem/parallel_mem[7].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[2].mem/parallel_mem[0].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[2].mem/parallel_mem[1].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[2].mem/parallel_mem[2].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[2].mem/parallel_mem[3].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[2].mem/parallel_mem[4].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[2].mem/parallel_mem[5].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[2].mem/parallel_mem[6].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | AMp/mem_collection[2].mem/parallel_mem[7].mem/mem_reg                         | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[0].mem/parallel_mem[0].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[0].mem/parallel_mem[1].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[0].mem/parallel_mem[2].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[0].mem/parallel_mem[3].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[0].mem/parallel_mem[4].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[0].mem/parallel_mem[5].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[0].mem/parallel_mem[6].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[0].mem/parallel_mem[7].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[1].mem/parallel_mem[0].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[1].mem/parallel_mem[1].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[1].mem/parallel_mem[2].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[1].mem/parallel_mem[3].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[1].mem/parallel_mem[4].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[1].mem/parallel_mem[5].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[1].mem/parallel_mem[6].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[1].mem/parallel_mem[7].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[2].mem/parallel_mem[0].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[2].mem/parallel_mem[1].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[2].mem/parallel_mem[2].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[2].mem/parallel_mem[3].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[2].mem/parallel_mem[4].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[2].mem/parallel_mem[5].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[2].mem/parallel_mem[6].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|hidden_layer_block | sp_mem/mem_collection[2].mem/parallel_mem[7].mem/mem_reg                      | Implied   | 2 x 10               | RAM16X1S x 10   | 
|DNN                | output_layer_block/DMp_coll/mem_collection[0].mem/parallel_mem[0].mem/mem_reg | Implied   | 4 x 10               | RAM16X1S x 10   | 
|DNN                | output_layer_block/DMp_coll/mem_collection[1].mem/parallel_mem[0].mem/mem_reg | Implied   | 4 x 10               | RAM16X1S x 10   | 
+-------------------+-------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |input_layer_block__GB0 |           1|     38628|
|2     |input_layer_block__GB1 |           1|      5686|
|3     |DNN__GC0               |           1|     28499|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 695.777 ; gain = 485.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |input_layer_block__GB0 |           1|     38628|
|2     |input_layer_block__GB1 |           1|      5686|
|3     |DNN__GC0               |           1|     28499|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance input_layer_block/L0_FF_processor/sigmoid_function_set[0].s_function/sp_table/sp_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance input_layer_block/L0_FF_processor/sigmoid_function_set[0].s_function/sp_table/sp_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance input_layer_block/L0_FF_processor/sigmoid_function_set[2].s_function/sp_table/sp_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance input_layer_block/L0_FF_processor/sigmoid_function_set[2].s_function/sp_table/sp_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 1004.922 ; gain = 794.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 1004.922 ; gain = 794.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 1004.922 ; gain = 794.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 1004.922 ; gain = 794.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 1004.922 ; gain = 794.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1004.922 ; gain = 794.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1004.922 ; gain = 794.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DNN         | output_layer_block/sr_idealoutputs/shift_reg[11].shift_reg_dff/q_reg[0] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |  2062|
|3     |LUT1     |   344|
|4     |LUT2     |  3289|
|5     |LUT3     |  2586|
|6     |LUT4     |  3167|
|7     |LUT5     |  3207|
|8     |LUT6     |  8149|
|9     |MUXF7    |   248|
|10    |MUXF8    |    52|
|11    |RAM16X1S |  1554|
|12    |RAMB18E1 |     2|
|13    |SRL16E   |     1|
|14    |FDCE     |   106|
|15    |FDPE     |     5|
|16    |FDRE     |  4509|
|17    |LDC      |     4|
|18    |IBUF     |   119|
|19    |OBUF     |     5|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------+-----------------------------------------+------+
|      |Instance                                                    |Module                                   |Cells |
+------+------------------------------------------------------------+-----------------------------------------+------+
|1     |top                                                         |                                         | 29411|
|2     |  cycle_counter                                             |cycle_block_counter                      |    57|
|3     |  etapos_SR1                                                |shift_reg__parameterized1                |   601|
|4     |    \shift_reg[1].shift_reg_dff                             |DFF__parameterized22                     |     4|
|5     |    \shift_reg[2].shift_reg_dff                             |DFF__parameterized23                     |   593|
|6     |    shift_reg_0                                             |DFF__parameterized24                     |     4|
|7     |  etapos_SR2                                                |shift_reg__parameterized2                |  1667|
|8     |    shift_reg_0                                             |DFF__parameterized25                     |  1667|
|9     |  hidden_layer_block_1                                      |hidden_layer_block                       |  9041|
|10    |    AMp                                                     |mem_collection__parameterized0           |  1283|
|11    |      \mem_collection[0].mem                                |parallel_mem__parameterized0             |   186|
|12    |        \parallel_mem[0].mem                                |memory__parameterized0                   |    86|
|13    |        \parallel_mem[1].mem                                |memory__parameterized1                   |    14|
|14    |        \parallel_mem[2].mem                                |memory__parameterized2                   |    14|
|15    |        \parallel_mem[3].mem                                |memory__parameterized3                   |    14|
|16    |        \parallel_mem[4].mem                                |memory__parameterized4                   |    14|
|17    |        \parallel_mem[5].mem                                |memory__parameterized5                   |    16|
|18    |        \parallel_mem[6].mem                                |memory__parameterized6                   |    14|
|19    |        \parallel_mem[7].mem                                |memory__parameterized7                   |    14|
|20    |      \mem_collection[1].mem                                |parallel_mem__parameterized1             |   981|
|21    |        \parallel_mem[0].mem                                |memory__parameterized8                   |   136|
|22    |        \parallel_mem[1].mem                                |memory__parameterized9                   |   115|
|23    |        \parallel_mem[2].mem                                |memory__parameterized10                  |   115|
|24    |        \parallel_mem[3].mem                                |memory__parameterized11                  |   115|
|25    |        \parallel_mem[4].mem                                |memory__parameterized12                  |   115|
|26    |        \parallel_mem[5].mem                                |memory__parameterized13                  |   155|
|27    |        \parallel_mem[6].mem                                |memory__parameterized14                  |   115|
|28    |        \parallel_mem[7].mem                                |memory__parameterized15                  |   115|
|29    |      \mem_collection[2].mem                                |parallel_mem__parameterized2             |   116|
|30    |        \parallel_mem[0].mem                                |memory__parameterized16                  |    16|
|31    |        \parallel_mem[1].mem                                |memory__parameterized17                  |    14|
|32    |        \parallel_mem[2].mem                                |memory__parameterized18                  |    14|
|33    |        \parallel_mem[3].mem                                |memory__parameterized19                  |    14|
|34    |        \parallel_mem[4].mem                                |memory__parameterized20                  |    14|
|35    |        \parallel_mem[5].mem                                |memory__parameterized21                  |    16|
|36    |        \parallel_mem[6].mem                                |memory__parameterized22                  |    14|
|37    |        \parallel_mem[7].mem                                |memory__parameterized23                  |    14|
|38    |    BP_processor                                            |BP_processor_set                         |  1787|
|39    |      \delta_accumulation_set[0].delta_accumulation[0].a_d  |multiplier_294                           |   141|
|40    |      \delta_accumulation_set[0].delta_accumulation[0].acc  |adder__parameterized45                   |     3|
|41    |      \delta_accumulation_set[0].delta_accumulation[0].w_d  |multiplier_295                           |    84|
|42    |      \delta_accumulation_set[0].delta_accumulation[1].a_d  |multiplier_296                           |   139|
|43    |      \delta_accumulation_set[0].delta_accumulation[1].acc  |adder__parameterized46                   |     3|
|44    |      \delta_accumulation_set[0].delta_accumulation[1].w_d  |multiplier_297                           |    82|
|45    |      \delta_accumulation_set[0].delta_accumulation[2].a_d  |multiplier_298                           |   139|
|46    |      \delta_accumulation_set[0].delta_accumulation[2].acc  |adder__parameterized47                   |     3|
|47    |      \delta_accumulation_set[0].delta_accumulation[2].w_d  |multiplier_299                           |    82|
|48    |      \delta_accumulation_set[0].delta_accumulation[3].a_d  |multiplier_300                           |   139|
|49    |      \delta_accumulation_set[0].delta_accumulation[3].acc  |adder__parameterized48                   |     3|
|50    |      \delta_accumulation_set[0].delta_accumulation[3].w_d  |multiplier_301                           |    82|
|51    |      \delta_accumulation_set[0].delta_accumulation[4].a_d  |multiplier_302                           |   137|
|52    |      \delta_accumulation_set[0].delta_accumulation[4].acc  |adder__parameterized49                   |     3|
|53    |      \delta_accumulation_set[0].delta_accumulation[4].w_d  |multiplier_303                           |    82|
|54    |      \delta_accumulation_set[0].delta_accumulation[5].a_d  |multiplier_304                           |   137|
|55    |      \delta_accumulation_set[0].delta_accumulation[5].acc  |adder__parameterized50                   |     3|
|56    |      \delta_accumulation_set[0].delta_accumulation[5].w_d  |multiplier_305                           |    82|
|57    |      \delta_accumulation_set[0].delta_accumulation[6].a_d  |multiplier_306                           |   136|
|58    |      \delta_accumulation_set[0].delta_accumulation[6].acc  |adder__parameterized51                   |     3|
|59    |      \delta_accumulation_set[0].delta_accumulation[6].w_d  |multiplier_307                           |    82|
|60    |      \delta_accumulation_set[0].delta_accumulation[7].a_d  |multiplier_308                           |   137|
|61    |      \delta_accumulation_set[0].delta_accumulation[7].acc  |adder__parameterized52                   |     3|
|62    |      \delta_accumulation_set[0].delta_accumulation[7].w_d  |multiplier_309                           |    82|
|63    |    FF_processor                                            |FF_processor_set__parameterized0         |   925|
|64    |      \multiplier[0].mul                                    |multiplier                               |   128|
|65    |      \multiplier[1].mul                                    |multiplier_278                           |    82|
|66    |      \multiplier[2].mul                                    |multiplier_279                           |    86|
|67    |      \multiplier[3].mul                                    |multiplier_280                           |    81|
|68    |      \multiplier[4].mul                                    |multiplier_281                           |   104|
|69    |      \multiplier[5].mul                                    |multiplier_282                           |    82|
|70    |      \multiplier[6].mul                                    |multiplier_283                           |    86|
|71    |      \multiplier[7].mul                                    |multiplier_284                           |    81|
|72    |      \sigmoid_function_set[0].s_function                   |sigmoid_function__parameterized0         |   195|
|73    |        bias_adder                                          |adder_285                                |    18|
|74    |        s_table                                             |sigmoid_t_286                            |   121|
|75    |        \tree_adder[1].parallel_adder[0].adder              |adder_287                                |     9|
|76    |        \tree_adder[1].parallel_adder[1].adder              |adder_288                                |     7|
|77    |        \tree_adder[1].parallel_adder[2].adder              |adder_289                                |     8|
|78    |        \tree_adder[1].parallel_adder[3].adder              |adder_290                                |     6|
|79    |        \tree_adder[2].parallel_adder[0].adder              |adder_291                                |     4|
|80    |        \tree_adder[2].parallel_adder[1].adder              |adder_292                                |     4|
|81    |        \tree_adder[3].parallel_adder[0].adder              |adder_293                                |    18|
|82    |    FFcoll_sel                                              |mux__parameterized32                     |    58|
|83    |    UPcoll_sel                                              |mux__parameterized33                     |    58|
|84    |    currentBPcoll_sel                                       |mux__parameterized59                     |    12|
|85    |    d_r_sel                                                 |mux__parameterized77                     |    40|
|86    |    delta_mem                                               |dual_port_mem_collection__parameterized1 |  1712|
|87    |      \mem_collection[0].mem                                |parallel_dual_port_mem__parameterized1   |   562|
|88    |        \parallel_mem[0].dual_port_memory                   |dual_port_memory__parameterized0         |    72|
|89    |        \parallel_mem[1].dual_port_memory                   |dual_port_memory__parameterized1         |    70|
|90    |        \parallel_mem[2].dual_port_memory                   |dual_port_memory__parameterized2         |    70|
|91    |        \parallel_mem[3].dual_port_memory                   |dual_port_memory__parameterized3         |    70|
|92    |        \parallel_mem[4].dual_port_memory                   |dual_port_memory__parameterized4         |    70|
|93    |        \parallel_mem[5].dual_port_memory                   |dual_port_memory__parameterized5         |    70|
|94    |        \parallel_mem[6].dual_port_memory                   |dual_port_memory__parameterized6         |    70|
|95    |        \parallel_mem[7].dual_port_memory                   |dual_port_memory__parameterized7         |    70|
|96    |      \mem_collection[1].mem                                |parallel_dual_port_mem__parameterized2   |  1150|
|97    |        \parallel_mem[0].dual_port_memory                   |dual_port_memory__parameterized8         |   148|
|98    |        \parallel_mem[1].dual_port_memory                   |dual_port_memory__parameterized9         |   130|
|99    |        \parallel_mem[2].dual_port_memory                   |dual_port_memory__parameterized10        |   130|
|100   |        \parallel_mem[3].dual_port_memory                   |dual_port_memory__parameterized11        |   130|
|101   |        \parallel_mem[4].dual_port_memory                   |dual_port_memory__parameterized12        |   155|
|102   |        \parallel_mem[5].dual_port_memory                   |dual_port_memory__parameterized13        |   152|
|103   |        \parallel_mem[6].dual_port_memory                   |dual_port_memory__parameterized14        |   153|
|104   |        \parallel_mem[7].dual_port_memory                   |dual_port_memory__parameterized15        |   152|
|105   |    hidden_layer_state_machine                              |hidden_layer_state_machine               |    46|
|106   |      DFF_mux_sel                                           |DFF__parameterized4                      |     7|
|107   |      DFF_rFF_pt                                            |DFF__parameterized6                      |     2|
|108   |      DFF_rUP_pt                                            |DFF__parameterized7                      |     4|
|109   |      act_sp_ctr                                            |act_sp_ctr                               |    33|
|110   |        DFF_cycle_index                                     |DFF_275                                  |     5|
|111   |        act_rFF                                             |counter__parameterized2                  |     4|
|112   |        act_rUP                                             |counter__parameterized4                  |     4|
|113   |        act_wFF                                             |counter__parameterized3                  |    10|
|114   |        cycle_index_reg                                     |shift_reg_276                            |     1|
|115   |          \shift_reg[1].shift_reg_dff                       |DFF_277                                  |     1|
|116   |        delta_r                                             |counter__parameterized5                  |     6|
|117   |    hidden_layer_wbmem_ctr                                  |w_mem_ctr__parameterized0                |   245|
|118   |      dff_memaddr                                           |DFF__parameterized8                      |   245|
|119   |    sp_mem                                                  |mem_collection__parameterized1           |   863|
|120   |      \mem_collection[0].mem                                |parallel_mem__parameterized3             |   190|
|121   |        \parallel_mem[0].mem                                |memory__parameterized24                  |    50|
|122   |        \parallel_mem[1].mem                                |memory__parameterized25                  |    20|
|123   |        \parallel_mem[2].mem                                |memory__parameterized26                  |    20|
|124   |        \parallel_mem[3].mem                                |memory__parameterized27                  |    20|
|125   |        \parallel_mem[4].mem                                |memory__parameterized28                  |    20|
|126   |        \parallel_mem[5].mem                                |memory__parameterized29                  |    20|
|127   |        \parallel_mem[6].mem                                |memory__parameterized30                  |    20|
|128   |        \parallel_mem[7].mem                                |memory__parameterized31                  |    20|
|129   |      \mem_collection[1].mem                                |parallel_mem__parameterized4             |   513|
|130   |        \parallel_mem[0].mem                                |memory__parameterized32                  |    71|
|131   |        \parallel_mem[1].mem                                |memory__parameterized33                  |    63|
|132   |        \parallel_mem[2].mem                                |memory__parameterized34                  |    63|
|133   |        \parallel_mem[3].mem                                |memory__parameterized35                  |    63|
|134   |        \parallel_mem[4].mem                                |memory__parameterized36                  |    63|
|135   |        \parallel_mem[5].mem                                |memory__parameterized37                  |    63|
|136   |        \parallel_mem[6].mem                                |memory__parameterized38                  |    63|
|137   |        \parallel_mem[7].mem                                |memory__parameterized39                  |    64|
|138   |      \mem_collection[2].mem                                |parallel_mem__parameterized5             |   160|
|139   |        \parallel_mem[0].mem                                |memory__parameterized40                  |    20|
|140   |        \parallel_mem[1].mem                                |memory__parameterized41                  |    20|
|141   |        \parallel_mem[2].mem                                |memory__parameterized42                  |    20|
|142   |        \parallel_mem[3].mem                                |memory__parameterized43                  |    20|
|143   |        \parallel_mem[4].mem                                |memory__parameterized44                  |    20|
|144   |        \parallel_mem[5].mem                                |memory__parameterized45                  |    20|
|145   |        \parallel_mem[6].mem                                |memory__parameterized46                  |    20|
|146   |        \parallel_mem[7].mem                                |memory__parameterized47                  |    20|
|147   |    spcoll_sel                                              |mux__parameterized50                     |    80|
|148   |    wb_mem                                                  |dual_port_mem_collection__parameterized0 |  1932|
|149   |      \mem_collection[0].mem                                |parallel_dual_port_mem__parameterized0   |  1932|
|150   |        \parallel_mem[0].dual_port_memory                   |dual_port_memory_266                     |    80|
|151   |        \parallel_mem[1].dual_port_memory                   |dual_port_memory_267                     |   219|
|152   |        \parallel_mem[2].dual_port_memory                   |dual_port_memory_268                     |   232|
|153   |        \parallel_mem[3].dual_port_memory                   |dual_port_memory_269                     |   232|
|154   |        \parallel_mem[4].dual_port_memory                   |dual_port_memory_270                     |   232|
|155   |        \parallel_mem[5].dual_port_memory                   |dual_port_memory_271                     |   234|
|156   |        \parallel_mem[6].dual_port_memory                   |dual_port_memory_272                     |   234|
|157   |        \parallel_mem[7].dual_port_memory                   |dual_port_memory_273                     |   235|
|158   |        \parallel_mem[8].dual_port_memory                   |dual_port_memory_274                     |   234|
|159   |  input_layer_block                                         |input_layer_block                        | 14279|
|160   |    AMp_coll                                                |mem_collection                           |  5585|
|161   |      \mem_collection[0].mem                                |parallel_mem                             |   448|
|162   |        \parallel_mem[0].mem                                |memory_234                               |    14|
|163   |        \parallel_mem[10].mem                               |memory_235                               |    14|
|164   |        \parallel_mem[11].mem                               |memory_236                               |    14|
|165   |        \parallel_mem[12].mem                               |memory_237                               |    14|
|166   |        \parallel_mem[13].mem                               |memory_238                               |    14|
|167   |        \parallel_mem[14].mem                               |memory_239                               |    14|
|168   |        \parallel_mem[15].mem                               |memory_240                               |    14|
|169   |        \parallel_mem[16].mem                               |memory_241                               |    14|
|170   |        \parallel_mem[17].mem                               |memory_242                               |    14|
|171   |        \parallel_mem[18].mem                               |memory_243                               |    14|
|172   |        \parallel_mem[19].mem                               |memory_244                               |    14|
|173   |        \parallel_mem[1].mem                                |memory_245                               |    14|
|174   |        \parallel_mem[20].mem                               |memory_246                               |    14|
|175   |        \parallel_mem[21].mem                               |memory_247                               |    14|
|176   |        \parallel_mem[22].mem                               |memory_248                               |    14|
|177   |        \parallel_mem[23].mem                               |memory_249                               |    14|
|178   |        \parallel_mem[24].mem                               |memory_250                               |    14|
|179   |        \parallel_mem[25].mem                               |memory_251                               |    14|
|180   |        \parallel_mem[26].mem                               |memory_252                               |    14|
|181   |        \parallel_mem[27].mem                               |memory_253                               |    14|
|182   |        \parallel_mem[28].mem                               |memory_254                               |    14|
|183   |        \parallel_mem[29].mem                               |memory_255                               |    14|
|184   |        \parallel_mem[2].mem                                |memory_256                               |    14|
|185   |        \parallel_mem[30].mem                               |memory_257                               |    14|
|186   |        \parallel_mem[31].mem                               |memory_258                               |    14|
|187   |        \parallel_mem[3].mem                                |memory_259                               |    14|
|188   |        \parallel_mem[4].mem                                |memory_260                               |    14|
|189   |        \parallel_mem[5].mem                                |memory_261                               |    14|
|190   |        \parallel_mem[6].mem                                |memory_262                               |    14|
|191   |        \parallel_mem[7].mem                                |memory_263                               |    14|
|192   |        \parallel_mem[8].mem                                |memory_264                               |    14|
|193   |        \parallel_mem[9].mem                                |memory_265                               |    14|
|194   |      \mem_collection[1].mem                                |parallel_mem_103                         |   448|
|195   |        \parallel_mem[0].mem                                |memory_202                               |    14|
|196   |        \parallel_mem[10].mem                               |memory_203                               |    14|
|197   |        \parallel_mem[11].mem                               |memory_204                               |    14|
|198   |        \parallel_mem[12].mem                               |memory_205                               |    14|
|199   |        \parallel_mem[13].mem                               |memory_206                               |    14|
|200   |        \parallel_mem[14].mem                               |memory_207                               |    14|
|201   |        \parallel_mem[15].mem                               |memory_208                               |    14|
|202   |        \parallel_mem[16].mem                               |memory_209                               |    14|
|203   |        \parallel_mem[17].mem                               |memory_210                               |    14|
|204   |        \parallel_mem[18].mem                               |memory_211                               |    14|
|205   |        \parallel_mem[19].mem                               |memory_212                               |    14|
|206   |        \parallel_mem[1].mem                                |memory_213                               |    14|
|207   |        \parallel_mem[20].mem                               |memory_214                               |    14|
|208   |        \parallel_mem[21].mem                               |memory_215                               |    14|
|209   |        \parallel_mem[22].mem                               |memory_216                               |    14|
|210   |        \parallel_mem[23].mem                               |memory_217                               |    14|
|211   |        \parallel_mem[24].mem                               |memory_218                               |    14|
|212   |        \parallel_mem[25].mem                               |memory_219                               |    14|
|213   |        \parallel_mem[26].mem                               |memory_220                               |    14|
|214   |        \parallel_mem[27].mem                               |memory_221                               |    14|
|215   |        \parallel_mem[28].mem                               |memory_222                               |    14|
|216   |        \parallel_mem[29].mem                               |memory_223                               |    14|
|217   |        \parallel_mem[2].mem                                |memory_224                               |    14|
|218   |        \parallel_mem[30].mem                               |memory_225                               |    14|
|219   |        \parallel_mem[31].mem                               |memory_226                               |    14|
|220   |        \parallel_mem[3].mem                                |memory_227                               |    14|
|221   |        \parallel_mem[4].mem                                |memory_228                               |    14|
|222   |        \parallel_mem[5].mem                                |memory_229                               |    14|
|223   |        \parallel_mem[6].mem                                |memory_230                               |    14|
|224   |        \parallel_mem[7].mem                                |memory_231                               |    14|
|225   |        \parallel_mem[8].mem                                |memory_232                               |    14|
|226   |        \parallel_mem[9].mem                                |memory_233                               |    14|
|227   |      \mem_collection[2].mem                                |parallel_mem_104                         |   448|
|228   |        \parallel_mem[0].mem                                |memory_170                               |    14|
|229   |        \parallel_mem[10].mem                               |memory_171                               |    14|
|230   |        \parallel_mem[11].mem                               |memory_172                               |    14|
|231   |        \parallel_mem[12].mem                               |memory_173                               |    14|
|232   |        \parallel_mem[13].mem                               |memory_174                               |    14|
|233   |        \parallel_mem[14].mem                               |memory_175                               |    14|
|234   |        \parallel_mem[15].mem                               |memory_176                               |    14|
|235   |        \parallel_mem[16].mem                               |memory_177                               |    14|
|236   |        \parallel_mem[17].mem                               |memory_178                               |    14|
|237   |        \parallel_mem[18].mem                               |memory_179                               |    14|
|238   |        \parallel_mem[19].mem                               |memory_180                               |    14|
|239   |        \parallel_mem[1].mem                                |memory_181                               |    14|
|240   |        \parallel_mem[20].mem                               |memory_182                               |    14|
|241   |        \parallel_mem[21].mem                               |memory_183                               |    14|
|242   |        \parallel_mem[22].mem                               |memory_184                               |    14|
|243   |        \parallel_mem[23].mem                               |memory_185                               |    14|
|244   |        \parallel_mem[24].mem                               |memory_186                               |    14|
|245   |        \parallel_mem[25].mem                               |memory_187                               |    14|
|246   |        \parallel_mem[26].mem                               |memory_188                               |    14|
|247   |        \parallel_mem[27].mem                               |memory_189                               |    14|
|248   |        \parallel_mem[28].mem                               |memory_190                               |    14|
|249   |        \parallel_mem[29].mem                               |memory_191                               |    14|
|250   |        \parallel_mem[2].mem                                |memory_192                               |    14|
|251   |        \parallel_mem[30].mem                               |memory_193                               |    14|
|252   |        \parallel_mem[31].mem                               |memory_194                               |    14|
|253   |        \parallel_mem[3].mem                                |memory_195                               |    14|
|254   |        \parallel_mem[4].mem                                |memory_196                               |    14|
|255   |        \parallel_mem[5].mem                                |memory_197                               |    14|
|256   |        \parallel_mem[6].mem                                |memory_198                               |    14|
|257   |        \parallel_mem[7].mem                                |memory_199                               |    14|
|258   |        \parallel_mem[8].mem                                |memory_200                               |    14|
|259   |        \parallel_mem[9].mem                                |memory_201                               |    14|
|260   |      \mem_collection[3].mem                                |parallel_mem_105                         |   896|
|261   |        \parallel_mem[0].mem                                |memory_138                               |    28|
|262   |        \parallel_mem[10].mem                               |memory_139                               |    28|
|263   |        \parallel_mem[11].mem                               |memory_140                               |    28|
|264   |        \parallel_mem[12].mem                               |memory_141                               |    28|
|265   |        \parallel_mem[13].mem                               |memory_142                               |    28|
|266   |        \parallel_mem[14].mem                               |memory_143                               |    28|
|267   |        \parallel_mem[15].mem                               |memory_144                               |    28|
|268   |        \parallel_mem[16].mem                               |memory_145                               |    28|
|269   |        \parallel_mem[17].mem                               |memory_146                               |    28|
|270   |        \parallel_mem[18].mem                               |memory_147                               |    28|
|271   |        \parallel_mem[19].mem                               |memory_148                               |    28|
|272   |        \parallel_mem[1].mem                                |memory_149                               |    28|
|273   |        \parallel_mem[20].mem                               |memory_150                               |    28|
|274   |        \parallel_mem[21].mem                               |memory_151                               |    28|
|275   |        \parallel_mem[22].mem                               |memory_152                               |    28|
|276   |        \parallel_mem[23].mem                               |memory_153                               |    28|
|277   |        \parallel_mem[24].mem                               |memory_154                               |    28|
|278   |        \parallel_mem[25].mem                               |memory_155                               |    28|
|279   |        \parallel_mem[26].mem                               |memory_156                               |    28|
|280   |        \parallel_mem[27].mem                               |memory_157                               |    28|
|281   |        \parallel_mem[28].mem                               |memory_158                               |    28|
|282   |        \parallel_mem[29].mem                               |memory_159                               |    28|
|283   |        \parallel_mem[2].mem                                |memory_160                               |    28|
|284   |        \parallel_mem[30].mem                               |memory_161                               |    28|
|285   |        \parallel_mem[31].mem                               |memory_162                               |    28|
|286   |        \parallel_mem[3].mem                                |memory_163                               |    28|
|287   |        \parallel_mem[4].mem                                |memory_164                               |    28|
|288   |        \parallel_mem[5].mem                                |memory_165                               |    28|
|289   |        \parallel_mem[6].mem                                |memory_166                               |    28|
|290   |        \parallel_mem[7].mem                                |memory_167                               |    28|
|291   |        \parallel_mem[8].mem                                |memory_168                               |    28|
|292   |        \parallel_mem[9].mem                                |memory_169                               |    28|
|293   |      \mem_collection[4].mem                                |parallel_mem_106                         |  3345|
|294   |        \parallel_mem[0].mem                                |memory                                   |   136|
|295   |        \parallel_mem[10].mem                               |memory_107                               |    14|
|296   |        \parallel_mem[11].mem                               |memory_108                               |    99|
|297   |        \parallel_mem[12].mem                               |memory_109                               |    14|
|298   |        \parallel_mem[13].mem                               |memory_110                               |    99|
|299   |        \parallel_mem[14].mem                               |memory_111                               |    99|
|300   |        \parallel_mem[15].mem                               |memory_112                               |    99|
|301   |        \parallel_mem[16].mem                               |memory_113                               |    99|
|302   |        \parallel_mem[17].mem                               |memory_114                               |    14|
|303   |        \parallel_mem[18].mem                               |memory_115                               |    14|
|304   |        \parallel_mem[19].mem                               |memory_116                               |    99|
|305   |        \parallel_mem[1].mem                                |memory_117                               |   495|
|306   |        \parallel_mem[20].mem                               |memory_118                               |    14|
|307   |        \parallel_mem[21].mem                               |memory_119                               |    99|
|308   |        \parallel_mem[22].mem                               |memory_120                               |    99|
|309   |        \parallel_mem[23].mem                               |memory_121                               |    99|
|310   |        \parallel_mem[24].mem                               |memory_122                               |    14|
|311   |        \parallel_mem[25].mem                               |memory_123                               |    99|
|312   |        \parallel_mem[26].mem                               |memory_124                               |    99|
|313   |        \parallel_mem[27].mem                               |memory_125                               |    99|
|314   |        \parallel_mem[28].mem                               |memory_126                               |    99|
|315   |        \parallel_mem[29].mem                               |memory_127                               |    99|
|316   |        \parallel_mem[2].mem                                |memory_128                               |   396|
|317   |        \parallel_mem[30].mem                               |memory_129                               |    99|
|318   |        \parallel_mem[31].mem                               |memory_130                               |    99|
|319   |        \parallel_mem[3].mem                                |memory_131                               |    14|
|320   |        \parallel_mem[4].mem                                |memory_132                               |   297|
|321   |        \parallel_mem[5].mem                                |memory_133                               |    14|
|322   |        \parallel_mem[6].mem                                |memory_134                               |    14|
|323   |        \parallel_mem[7].mem                                |memory_135                               |    99|
|324   |        \parallel_mem[8].mem                                |memory_136                               |   198|
|325   |        \parallel_mem[9].mem                                |memory_137                               |    14|
|326   |    L0_FF_processor                                         |FF_processor_set                         |  1854|
|327   |      \sigmoid_function_set[0].s_function                   |sigmoid_function                         |   464|
|328   |        bias_adder                                          |adder_93                                 |   125|
|329   |        s_table                                             |sigmoid_t_94                             |   115|
|330   |        sp_table                                            |sig_prime_95                             |     1|
|331   |        \tree_adder[1].parallel_adder[0].adder              |adder_96                                 |    97|
|332   |        \tree_adder[1].parallel_adder[1].adder              |adder_97                                 |     4|
|333   |        \tree_adder[1].parallel_adder[2].adder              |adder_98                                 |   106|
|334   |        \tree_adder[1].parallel_adder[3].adder              |adder_99                                 |     4|
|335   |        \tree_adder[2].parallel_adder[0].adder              |adder_100                                |     4|
|336   |        \tree_adder[2].parallel_adder[1].adder              |adder_101                                |     4|
|337   |        \tree_adder[3].parallel_adder[0].adder              |adder_102                                |     4|
|338   |      \sigmoid_function_set[1].s_function                   |sigmoid_function_65                      |   463|
|339   |        bias_adder                                          |adder_84                                 |   125|
|340   |        s_table                                             |sigmoid_t_85                             |   115|
|341   |        \tree_adder[1].parallel_adder[0].adder              |adder_86                                 |    97|
|342   |        \tree_adder[1].parallel_adder[1].adder              |adder_87                                 |     4|
|343   |        \tree_adder[1].parallel_adder[2].adder              |adder_88                                 |   106|
|344   |        \tree_adder[1].parallel_adder[3].adder              |adder_89                                 |     4|
|345   |        \tree_adder[2].parallel_adder[0].adder              |adder_90                                 |     4|
|346   |        \tree_adder[2].parallel_adder[1].adder              |adder_91                                 |     4|
|347   |        \tree_adder[3].parallel_adder[0].adder              |adder_92                                 |     4|
|348   |      \sigmoid_function_set[2].s_function                   |sigmoid_function_66                      |   464|
|349   |        bias_adder                                          |adder_75                                 |   125|
|350   |        s_table                                             |sigmoid_t_76                             |   115|
|351   |        sp_table                                            |sig_prime                                |     1|
|352   |        \tree_adder[1].parallel_adder[0].adder              |adder_77                                 |    97|
|353   |        \tree_adder[1].parallel_adder[1].adder              |adder_78                                 |     4|
|354   |        \tree_adder[1].parallel_adder[2].adder              |adder_79                                 |   106|
|355   |        \tree_adder[1].parallel_adder[3].adder              |adder_80                                 |     4|
|356   |        \tree_adder[2].parallel_adder[0].adder              |adder_81                                 |     4|
|357   |        \tree_adder[2].parallel_adder[1].adder              |adder_82                                 |     4|
|358   |        \tree_adder[3].parallel_adder[0].adder              |adder_83                                 |     4|
|359   |      \sigmoid_function_set[3].s_function                   |sigmoid_function_67                      |   463|
|360   |        bias_adder                                          |adder                                    |   125|
|361   |        s_table                                             |sigmoid_t                                |   115|
|362   |        \tree_adder[1].parallel_adder[0].adder              |adder_68                                 |    97|
|363   |        \tree_adder[1].parallel_adder[1].adder              |adder_69                                 |     4|
|364   |        \tree_adder[1].parallel_adder[2].adder              |adder_70                                 |   106|
|365   |        \tree_adder[1].parallel_adder[3].adder              |adder_71                                 |     4|
|366   |        \tree_adder[2].parallel_adder[0].adder              |adder_72                                 |     4|
|367   |        \tree_adder[2].parallel_adder[1].adder              |adder_73                                 |     4|
|368   |        \tree_adder[3].parallel_adder[0].adder              |adder_74                                 |     4|
|369   |    input_layer_state_machine                               |input_layer_state_machine                |    54|
|370   |      DFF_rFF_pt                                            |DFF                                      |     6|
|371   |      DFF_rUP_pt                                            |DFF_63                                   |     8|
|372   |      act_ctr                                               |act_ctr                                  |    40|
|373   |        act_r0                                              |counter                                  |     6|
|374   |        act_r1                                              |counter__parameterized1                  |     6|
|375   |        act_w                                               |counter__parameterized0                  |    16|
|376   |        cycle_index_reg                                     |shift_reg                                |     2|
|377   |          \shift_reg[1].shift_reg_dff                       |DFF_64                                   |     2|
|378   |    rFF_mux                                                 |mux_set                                  |   259|
|379   |      \M_muxes[10].single_mux                               |mux__parameterized10_36                  |    14|
|380   |      \M_muxes[11].single_mux                               |mux__parameterized11_37                  |     7|
|381   |      \M_muxes[12].single_mux                               |mux__parameterized12_38                  |    14|
|382   |      \M_muxes[13].single_mux                               |mux__parameterized13_39                  |     7|
|383   |      \M_muxes[14].single_mux                               |mux__parameterized14_40                  |     7|
|384   |      \M_muxes[15].single_mux                               |mux__parameterized15_41                  |     7|
|385   |      \M_muxes[16].single_mux                               |mux__parameterized16_42                  |     7|
|386   |      \M_muxes[17].single_mux                               |mux__parameterized17_43                  |    14|
|387   |      \M_muxes[18].single_mux                               |mux__parameterized18_44                  |    14|
|388   |      \M_muxes[19].single_mux                               |mux__parameterized19_45                  |     7|
|389   |      \M_muxes[20].single_mux                               |mux__parameterized20_46                  |    14|
|390   |      \M_muxes[21].single_mux                               |mux__parameterized21_47                  |     7|
|391   |      \M_muxes[22].single_mux                               |mux__parameterized22_48                  |     7|
|392   |      \M_muxes[23].single_mux                               |mux__parameterized23_49                  |     7|
|393   |      \M_muxes[24].single_mux                               |mux__parameterized24_50                  |    14|
|394   |      \M_muxes[25].single_mux                               |mux__parameterized25_51                  |     7|
|395   |      \M_muxes[26].single_mux                               |mux__parameterized26_52                  |     7|
|396   |      \M_muxes[27].single_mux                               |mux__parameterized27_53                  |     7|
|397   |      \M_muxes[28].single_mux                               |mux__parameterized28_54                  |     7|
|398   |      \M_muxes[29].single_mux                               |mux__parameterized29_55                  |     7|
|399   |      \M_muxes[30].single_mux                               |mux__parameterized30_56                  |     7|
|400   |      \M_muxes[31].single_mux                               |mux__parameterized31_57                  |     7|
|401   |      \M_muxes[3].single_mux                                |mux__parameterized3_58                   |    14|
|402   |      \M_muxes[5].single_mux                                |mux__parameterized5_59                   |    14|
|403   |      \M_muxes[6].single_mux                                |mux__parameterized6_60                   |    14|
|404   |      \M_muxes[7].single_mux                                |mux__parameterized7_61                   |     7|
|405   |      \M_muxes[9].single_mux                                |mux__parameterized9_62                   |    14|
|406   |    rUP_mux                                                 |mux_set_0                                |   259|
|407   |      \M_muxes[10].single_mux                               |mux__parameterized10                     |    14|
|408   |      \M_muxes[11].single_mux                               |mux__parameterized11                     |     7|
|409   |      \M_muxes[12].single_mux                               |mux__parameterized12                     |    14|
|410   |      \M_muxes[13].single_mux                               |mux__parameterized13                     |     7|
|411   |      \M_muxes[14].single_mux                               |mux__parameterized14                     |     7|
|412   |      \M_muxes[15].single_mux                               |mux__parameterized15                     |     7|
|413   |      \M_muxes[16].single_mux                               |mux__parameterized16                     |     7|
|414   |      \M_muxes[17].single_mux                               |mux__parameterized17                     |    14|
|415   |      \M_muxes[18].single_mux                               |mux__parameterized18                     |    14|
|416   |      \M_muxes[19].single_mux                               |mux__parameterized19                     |     7|
|417   |      \M_muxes[20].single_mux                               |mux__parameterized20                     |    14|
|418   |      \M_muxes[21].single_mux                               |mux__parameterized21                     |     7|
|419   |      \M_muxes[22].single_mux                               |mux__parameterized22                     |     7|
|420   |      \M_muxes[23].single_mux                               |mux__parameterized23                     |     7|
|421   |      \M_muxes[24].single_mux                               |mux__parameterized24                     |    14|
|422   |      \M_muxes[25].single_mux                               |mux__parameterized25                     |     7|
|423   |      \M_muxes[26].single_mux                               |mux__parameterized26                     |     7|
|424   |      \M_muxes[27].single_mux                               |mux__parameterized27                     |     7|
|425   |      \M_muxes[28].single_mux                               |mux__parameterized28                     |     7|
|426   |      \M_muxes[29].single_mux                               |mux__parameterized29                     |     7|
|427   |      \M_muxes[30].single_mux                               |mux__parameterized30                     |     7|
|428   |      \M_muxes[31].single_mux                               |mux__parameterized31                     |     7|
|429   |      \M_muxes[3].single_mux                                |mux__parameterized3                      |    14|
|430   |      \M_muxes[5].single_mux                                |mux__parameterized5                      |    14|
|431   |      \M_muxes[6].single_mux                                |mux__parameterized6                      |    14|
|432   |      \M_muxes[7].single_mux                                |mux__parameterized7                      |     7|
|433   |      \M_muxes[9].single_mux                                |mux__parameterized9                      |    14|
|434   |    wb_mem                                                  |dual_port_mem_collection                 |  6268|
|435   |      \mem_collection[0].mem                                |parallel_dual_port_mem                   |  6268|
|436   |        \parallel_mem[0].dual_port_memory                   |dual_port_memory                         |    79|
|437   |        \parallel_mem[10].dual_port_memory                  |dual_port_memory_1                       |   186|
|438   |        \parallel_mem[11].dual_port_memory                  |dual_port_memory_2                       |   186|
|439   |        \parallel_mem[12].dual_port_memory                  |dual_port_memory_3                       |   186|
|440   |        \parallel_mem[13].dual_port_memory                  |dual_port_memory_4                       |   186|
|441   |        \parallel_mem[14].dual_port_memory                  |dual_port_memory_5                       |   186|
|442   |        \parallel_mem[15].dual_port_memory                  |dual_port_memory_6                       |   186|
|443   |        \parallel_mem[16].dual_port_memory                  |dual_port_memory_7                       |   186|
|444   |        \parallel_mem[17].dual_port_memory                  |dual_port_memory_8                       |   186|
|445   |        \parallel_mem[18].dual_port_memory                  |dual_port_memory_9                       |   186|
|446   |        \parallel_mem[19].dual_port_memory                  |dual_port_memory_10                      |   186|
|447   |        \parallel_mem[1].dual_port_memory                   |dual_port_memory_11                      |    79|
|448   |        \parallel_mem[20].dual_port_memory                  |dual_port_memory_12                      |   186|
|449   |        \parallel_mem[21].dual_port_memory                  |dual_port_memory_13                      |   186|
|450   |        \parallel_mem[22].dual_port_memory                  |dual_port_memory_14                      |   186|
|451   |        \parallel_mem[23].dual_port_memory                  |dual_port_memory_15                      |   186|
|452   |        \parallel_mem[24].dual_port_memory                  |dual_port_memory_16                      |   186|
|453   |        \parallel_mem[25].dual_port_memory                  |dual_port_memory_17                      |   186|
|454   |        \parallel_mem[26].dual_port_memory                  |dual_port_memory_18                      |   186|
|455   |        \parallel_mem[27].dual_port_memory                  |dual_port_memory_19                      |   186|
|456   |        \parallel_mem[28].dual_port_memory                  |dual_port_memory_20                      |   186|
|457   |        \parallel_mem[29].dual_port_memory                  |dual_port_memory_21                      |   186|
|458   |        \parallel_mem[2].dual_port_memory                   |dual_port_memory_22                      |    79|
|459   |        \parallel_mem[30].dual_port_memory                  |dual_port_memory_23                      |   186|
|460   |        \parallel_mem[31].dual_port_memory                  |dual_port_memory_24                      |   186|
|461   |        \parallel_mem[32].dual_port_memory                  |dual_port_memory_25                      |   186|
|462   |        \parallel_mem[33].dual_port_memory                  |dual_port_memory_26                      |   186|
|463   |        \parallel_mem[34].dual_port_memory                  |dual_port_memory_27                      |   186|
|464   |        \parallel_mem[35].dual_port_memory                  |dual_port_memory_28                      |   186|
|465   |        \parallel_mem[3].dual_port_memory                   |dual_port_memory_29                      |    79|
|466   |        \parallel_mem[4].dual_port_memory                   |dual_port_memory_30                      |   186|
|467   |        \parallel_mem[5].dual_port_memory                   |dual_port_memory_31                      |   186|
|468   |        \parallel_mem[6].dual_port_memory                   |dual_port_memory_32                      |   186|
|469   |        \parallel_mem[7].dual_port_memory                   |dual_port_memory_33                      |   186|
|470   |        \parallel_mem[8].dual_port_memory                   |dual_port_memory_34                      |   186|
|471   |        \parallel_mem[9].dual_port_memory                   |dual_port_memory_35                      |   186|
|472   |  mf_actstored                                              |max_finder                               |    11|
|473   |  output_layer_block                                        |output_layer_block                       |   660|
|474   |    DMp_coll                                                |mem_collection__parameterized2           |   605|
|475   |      \mem_collection[0].mem                                |parallel_mem__parameterized6             |    91|
|476   |        \parallel_mem[0].mem                                |memory__parameterized48                  |    91|
|477   |      \mem_collection[1].mem                                |parallel_mem__parameterized7             |   514|
|478   |        \parallel_mem[0].mem                                |memory__parameterized49                  |   514|
|479   |    costterms                                               |costterm_set                             |    11|
|480   |      \cost_adder_set[0].cost_adder                         |adder__parameterized53                   |    11|
|481   |    output_layer_state_machine                              |output_layer_state_machine               |    16|
|482   |      delta_r_pt                                            |counter__parameterized6                  |    10|
|483   |      dff_pointer                                           |DFF__parameterized9                      |     1|
|484   |    r_collection                                            |mux__parameterized78                     |    10|
|485   |    sr_idealoutputs                                         |shift_reg__parameterized0                |    18|
|486   |      \shift_reg[10].shift_reg_dff                          |DFF__parameterized19                     |     1|
|487   |      \shift_reg[11].shift_reg_dff                          |DFF__parameterized20                     |     4|
|488   |      \shift_reg[9].shift_reg_dff                           |DFF__parameterized18                     |     1|
|489   |      shift_reg_0                                           |DFF__parameterized21                     |     1|
+------+------------------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1004.922 ; gain = 794.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 678 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 1004.922 ; gain = 761.184
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1004.922 ; gain = 794.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1558 instances were transformed.
  LDC => LDCE: 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 1554 instances

INFO: [Common 17-83] Releasing license: Synthesis
728 Infos, 226 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 1004.922 ; gain = 769.156
INFO: [Common 17-1381] The checkpoint 'C:/Users/souryadey92/Desktop/Vivado/DNN_MNIST/DNN_MNIST.runs/synth_1/DNN.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1004.922 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1004.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 13:07:10 2017...
