# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Multiplier.srcs/sources_1/new" \
"fixedcomputeBlock_tb_func_impl.v" \
"../../../../../Multiplier.srcs/sim_1/new/fixedcomputeBlock_tb.v" \

# Do not sort compile order
nosort
