TimeQuest Timing Analyzer report for mips_multi
Sat Dec  8 21:18:24 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_rom'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_rom'
 15. Slow Model Minimum Pulse Width: 'clk_rom'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'clk_rom'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'clk_rom'
 32. Fast Model Minimum Pulse Width: 'clk_rom'
 33. Fast Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mips_multi                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }     ;
; clk_rom    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_rom } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 66.92 MHz  ; 66.92 MHz       ; clk        ;                                                       ;
; 343.17 MHz ; 200.0 MHz       ; clk_rom    ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+---------+---------+---------------+
; Clock   ; Slack   ; End Point TNS ;
+---------+---------+---------------+
; clk     ; -13.943 ; -1776.403     ;
; clk_rom ; -2.142  ; -139.487      ;
+---------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.529 ; 0.000         ;
; clk_rom ; 0.906 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -345.380            ;
; clk     ; -1.627 ; -737.480            ;
+---------+--------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                         ;
+---------+---------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -13.943 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 14.968     ;
; -13.908 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.943     ;
; -13.901 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 14.926     ;
; -13.866 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.901     ;
; -13.794 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.818     ;
; -13.759 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.793     ;
; -13.735 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 14.760     ;
; -13.707 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.010     ; 14.733     ;
; -13.707 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 14.732     ;
; -13.700 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.735     ;
; -13.696 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.720     ;
; -13.696 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.720     ;
; -13.694 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.728     ;
; -13.688 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.724     ;
; -13.684 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.006     ; 14.714     ;
; -13.675 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.711     ;
; -13.672 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.707     ;
; -13.668 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.700     ;
; -13.668 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.700     ;
; -13.668 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.700     ;
; -13.668 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.700     ;
; -13.665 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.010     ; 14.691     ;
; -13.661 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.700     ;
; -13.661 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.700     ;
; -13.661 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.700     ;
; -13.657 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 14.691     ;
; -13.654 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.678     ;
; -13.654 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.678     ;
; -13.652 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.686     ;
; -13.646 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.682     ;
; -13.645 ; mips_control:ctr_mips|pstate.c_mem_add_st   ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 14.670     ;
; -13.643 ; mips_control:ctr_mips|pstate.fetch_st       ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.667     ;
; -13.642 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.006     ; 14.672     ;
; -13.633 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.669     ;
; -13.626 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.658     ;
; -13.626 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.658     ;
; -13.626 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.658     ;
; -13.626 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.658     ;
; -13.619 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.658     ;
; -13.619 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.658     ;
; -13.619 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.658     ;
; -13.615 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 14.649     ;
; -13.610 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.649     ;
; -13.610 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.649     ;
; -13.610 ; mips_control:ctr_mips|pstate.c_mem_add_st   ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.645     ;
; -13.608 ; mips_control:ctr_mips|pstate.fetch_st       ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.642     ;
; -13.605 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; 0.005      ; 14.646     ;
; -13.605 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.005      ; 14.646     ;
; -13.594 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.006     ; 14.624     ;
; -13.588 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.621     ;
; -13.588 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.621     ;
; -13.587 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.620     ;
; -13.574 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.004      ; 14.614     ;
; -13.568 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.607     ;
; -13.568 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.607     ;
; -13.563 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; 0.005      ; 14.604     ;
; -13.563 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.005      ; 14.604     ;
; -13.562 ; reg:ir|sr_out[3]                            ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 14.587     ;
; -13.558 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.011     ; 14.583     ;
; -13.552 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.006     ; 14.582     ;
; -13.551 ; reg:ir|sr_out[4]                            ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 14.576     ;
; -13.547 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.013     ; 14.570     ;
; -13.547 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.013     ; 14.570     ;
; -13.546 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.579     ;
; -13.546 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.579     ;
; -13.545 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.578     ;
; -13.545 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.578     ;
; -13.539 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.574     ;
; -13.535 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.007     ; 14.564     ;
; -13.532 ; reg:pc|sr_out[3]                            ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.015     ; 14.553     ;
; -13.532 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.004      ; 14.572     ;
; -13.527 ; reg:ir|sr_out[3]                            ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.562     ;
; -13.526 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.561     ;
; -13.519 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.005     ; 14.550     ;
; -13.519 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.005     ; 14.550     ;
; -13.519 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.005     ; 14.550     ;
; -13.519 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.005     ; 14.550     ;
; -13.516 ; reg:ir|sr_out[4]                            ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.551     ;
; -13.512 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.550     ;
; -13.512 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.550     ;
; -13.512 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.550     ;
; -13.508 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.541     ;
; -13.499 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.010     ; 14.525     ;
; -13.497 ; reg:pc|sr_out[3]                            ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.005     ; 14.528     ;
; -13.488 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.512     ;
; -13.488 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.512     ;
; -13.486 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.520     ;
; -13.480 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.516     ;
; -13.477 ; reg:ir|sr_out[2]                            ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 14.502     ;
; -13.476 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.006     ; 14.506     ;
; -13.471 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.010     ; 14.497     ;
; -13.467 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.503     ;
; -13.461 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.002      ; 14.499     ;
; -13.461 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.002      ; 14.499     ;
; -13.460 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.484     ;
; -13.460 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.484     ;
; -13.460 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.492     ;
; -13.460 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.492     ;
; -13.460 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.492     ;
; -13.460 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.492     ;
+---------+---------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.142 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.163      ;
; -2.139 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.160      ;
; -2.081 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.102      ;
; -2.078 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.099      ;
; -2.058 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.079      ;
; -1.997 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.018      ;
; -1.996 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.017      ;
; -1.993 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.014      ;
; -1.962 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.983      ;
; -1.934 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.955      ;
; -1.919 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.940      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg0   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg1   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg2   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg3   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg4   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg5   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg6   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg7   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg10  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg11  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg12  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg13  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg15  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg0  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg1  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg2  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg3  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg4  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg5  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg6  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg7  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg8  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg9  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg10 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg11 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg12 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg14 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg15 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.912 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.933      ;
; -1.891 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.912      ;
; -1.869 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.890      ;
; -1.863 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.884      ;
; -1.861 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.884      ;
; -1.855 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.878      ;
; -1.854 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.877      ;
; -1.835 ; regbuf:regULA|sr_out[5]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.863      ;
; -1.826 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.847      ;
; -1.820 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.841      ;
; -1.812 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.835      ;
; -1.803 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.824      ;
; -1.800 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.823      ;
; -1.799 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.820      ;
; -1.793 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.816      ;
; -1.784 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.805      ;
; -1.781 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.802      ;
; -1.775 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 2.791      ;
; -1.767 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.790      ;
; -1.766 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.784      ;
; -1.764 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 2.780      ;
; -1.760 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.781      ;
; -1.756 ; reg:pc|sr_out[9]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.074      ; 2.795      ;
; -1.756 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.777      ;
; -1.748 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.770      ;
; -1.741 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.762      ;
; -1.738 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.759      ;
; -1.732 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.755      ;
; -1.715 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.738      ;
; -1.708 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.731      ;
; -1.706 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.729      ;
; -1.689 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.712      ;
; -1.674 ; mips_control:ctr_mips|pstate.readmem_st                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.695      ;
; -1.674 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.695      ;
; -1.671 ; mips_control:ctr_mips|pstate.readmem_st                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.692      ;
; -1.671 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.694      ;
; -1.670 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.691      ;
; -1.660 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.681      ;
; -1.659 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.680      ;
; -1.654 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.676      ;
; -1.653 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.674      ;
; -1.649 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.670      ;
; -1.645 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.668      ;
; -1.640 ; reg:pc|sr_out[4]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.664      ;
; -1.634 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.657      ;
; -1.633 ; reg:pc|sr_out[3]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.656      ;
; -1.628 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.651      ;
; -1.622 ; regbuf:regULA|sr_out[4]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.646      ;
; -1.621 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.642      ;
; -1.621 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.644      ;
; -1.620 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.642      ;
; -1.618 ; regbuf:rgB|sr_out[7]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 2.644      ;
; -1.616 ; reg:pc|sr_out[6]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.640      ;
; -1.613 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.634      ;
; -1.609 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.630      ;
; -1.604 ; regbuf:rgB|sr_out[19]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 2.635      ;
; -1.603 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.626      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.529 ; breg:bcoreg|breg32_rtl_1_bypass[39]       ; regbuf:rgA|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.795      ;
; 0.663 ; breg:bcoreg|breg32_rtl_1_bypass[16]       ; regbuf:rgB|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; breg:bcoreg|breg32_rtl_1_bypass[27]       ; regbuf:rgB|sr_out[16]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.930      ;
; 0.726 ; regbuf:regULA|sr_out[21]                  ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.992      ;
; 0.795 ; regbuf:rdm|sr_out[27]                     ; breg:bcoreg|breg32_rtl_1_bypass[38]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; breg:bcoreg|breg32_rtl_1_bypass[38]       ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; breg:bcoreg|breg32_rtl_1_bypass[39]       ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.064      ;
; 0.802 ; breg:bcoreg|breg32_rtl_1_bypass[40]       ; regbuf:rgA|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; breg:bcoreg|breg32_rtl_1_bypass[14]       ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; regbuf:rdm|sr_out[31]                     ; breg:bcoreg|breg32_rtl_1_bypass[42]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; breg:bcoreg|breg32_rtl_1_bypass[23]       ; regbuf:rgA|sr_out[12]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.810 ; regbuf:regULA|sr_out[5]                   ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.076      ;
; 0.832 ; breg:bcoreg|breg32_rtl_1_bypass[25]       ; regbuf:rgB|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.098      ;
; 0.833 ; regbuf:regULA|sr_out[3]                   ; reg:pc|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.099      ;
; 0.834 ; regbuf:regULA|sr_out[23]                  ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.100      ;
; 0.839 ; regbuf:regULA|sr_out[7]                   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.840 ; breg:bcoreg|breg32_rtl_1_bypass[22]       ; regbuf:rgA|sr_out[11]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.106      ;
; 0.842 ; regbuf:regULA|sr_out[15]                  ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.108      ;
; 0.849 ; breg:bcoreg|breg32_rtl_1_bypass[30]       ; regbuf:rgB|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.115      ;
; 0.869 ; reg:ir|sr_out[30]                         ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.135      ;
; 0.957 ; mips_control:ctr_mips|pstate.fetch_st     ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.223      ;
; 0.975 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.241      ;
; 0.975 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.241      ;
; 0.975 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.241      ;
; 0.975 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.241      ;
; 0.975 ; regbuf:regULA|sr_out[1]                   ; breg:bcoreg|breg32_rtl_1_bypass[12]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.241      ;
; 0.986 ; regbuf:regULA|sr_out[9]                   ; reg:pc|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.252      ;
; 1.001 ; reg:ir|sr_out[29]                         ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.267      ;
; 1.051 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.060      ; 1.345      ;
; 1.069 ; regbuf:rdm|sr_out[17]                     ; breg:bcoreg|breg32_rtl_1_bypass[28]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.335      ;
; 1.082 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 1.349      ;
; 1.108 ; breg:bcoreg|breg32_rtl_1_bypass[37]       ; regbuf:rgB|sr_out[26]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.374      ;
; 1.114 ; reg:ir|sr_out[8]                          ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; -0.005     ; 1.375      ;
; 1.122 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|breg32_rtl_1_bypass[15]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.388      ;
; 1.123 ; breg:bcoreg|breg32_rtl_1_bypass[19]       ; regbuf:rgB|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; 0.005      ; 1.394      ;
; 1.124 ; reg:ir|sr_out[22]                         ; reg:pc|sr_out[24]                                                                                  ; clk          ; clk         ; 0.000        ; -0.006     ; 1.384      ;
; 1.182 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.056      ; 1.472      ;
; 1.210 ; regbuf:regULA|sr_out[22]                  ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.476      ;
; 1.221 ; regbuf:regULA|sr_out[20]                  ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.235 ; regbuf:regULA|sr_out[24]                  ; reg:pc|sr_out[24]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.501      ;
; 1.257 ; regbuf:regULA|sr_out[1]                   ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 0.000        ; 0.053      ; 1.544      ;
; 1.266 ; regbuf:regULA|sr_out[1]                   ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 0.000        ; 0.050      ; 1.550      ;
; 1.274 ; reg:ir|sr_out[10]                         ; regbuf:regULA|sr_out[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.002      ; 1.542      ;
; 1.279 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|breg32_rtl_1_bypass[14]                                                                ; clk          ; clk         ; 0.000        ; -0.004     ; 1.541      ;
; 1.284 ; regbuf:regULA|sr_out[6]                   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; -0.002     ; 1.548      ;
; 1.288 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.554      ;
; 1.289 ; regbuf:regULA|sr_out[19]                  ; reg:pc|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.555      ;
; 1.303 ; breg:bcoreg|breg32_rtl_1_bypass[32]       ; regbuf:rgB|sr_out[21]                                                                              ; clk          ; clk         ; 0.000        ; -0.004     ; 1.565      ;
; 1.310 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.601      ;
; 1.311 ; regbuf:rdm|sr_out[20]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.602      ;
; 1.319 ; breg:bcoreg|breg32_rtl_1_bypass[22]       ; regbuf:rgB|sr_out[11]                                                                              ; clk          ; clk         ; 0.000        ; 0.007      ; 1.592      ;
; 1.331 ; regbuf:rdm|sr_out[23]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ; clk          ; clk         ; 0.000        ; 0.060      ; 1.625      ;
; 1.331 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.626      ;
; 1.331 ; regbuf:rdm|sr_out[17]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.622      ;
; 1.334 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; mips_control:ctr_mips|pstate.writereg_st                                                           ; clk          ; clk         ; 0.000        ; 0.001      ; 1.601      ;
; 1.337 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.002      ; 1.605      ;
; 1.337 ; regbuf:rdm|sr_out[23]                     ; breg:bcoreg|breg32_rtl_1_bypass[34]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.603      ;
; 1.356 ; breg:bcoreg|breg32_rtl_1_bypass[41]       ; regbuf:rgB|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; -0.011     ; 1.611      ;
; 1.359 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[24]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.625      ;
; 1.363 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.654      ;
; 1.371 ; breg:bcoreg|breg32_rtl_1_bypass[33]       ; regbuf:rgB|sr_out[22]                                                                              ; clk          ; clk         ; 0.000        ; -0.002     ; 1.635      ;
; 1.385 ; regbuf:rdm|sr_out[18]                     ; breg:bcoreg|breg32_rtl_1_bypass[29]                                                                ; clk          ; clk         ; 0.000        ; -0.005     ; 1.646      ;
; 1.386 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.004      ; 1.656      ;
; 1.389 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 0.000        ; 0.061      ; 1.684      ;
; 1.398 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[25]                                                                                  ; clk          ; clk         ; 0.000        ; -0.003     ; 1.661      ;
; 1.398 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; -0.003     ; 1.661      ;
; 1.405 ; breg:bcoreg|breg32_rtl_1_bypass[20]       ; regbuf:rgB|sr_out[9]                                                                               ; clk          ; clk         ; 0.000        ; 0.007      ; 1.678      ;
; 1.409 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; -0.006     ; 1.669      ;
; 1.414 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[28]                                                                                  ; clk          ; clk         ; 0.000        ; -0.006     ; 1.674      ;
; 1.415 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 1.684      ;
; 1.415 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 1.684      ;
; 1.415 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 1.684      ;
; 1.429 ; regbuf:regULA|sr_out[8]                   ; breg:bcoreg|breg32_rtl_1_bypass[19]                                                                ; clk          ; clk         ; 0.000        ; -0.014     ; 1.681      ;
; 1.445 ; reg:ir|sr_out[28]                         ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.711      ;
; 1.456 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.724      ;
; 1.456 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.002      ; 1.724      ;
; 1.456 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.002      ; 1.724      ;
; 1.457 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.053      ; 1.744      ;
; 1.462 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.753      ;
; 1.462 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 0.000        ; 0.058      ; 1.754      ;
; 1.469 ; breg:bcoreg|breg32_rtl_1_bypass[19]       ; regbuf:rgA|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; -0.006     ; 1.729      ;
; 1.470 ; regbuf:regULA|sr_out[1]                   ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; -0.006     ; 1.730      ;
; 1.472 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.760      ;
; 1.473 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.050      ; 1.757      ;
; 1.477 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; -0.001     ; 1.742      ;
; 1.482 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.053      ; 1.769      ;
; 1.489 ; breg:bcoreg|breg32_rtl_1_bypass[40]       ; regbuf:rgB|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; -0.003     ; 1.752      ;
; 1.503 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.794      ;
; 1.512 ; regbuf:rdm|sr_out[21]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 0.000        ; 0.056      ; 1.802      ;
; 1.513 ; breg:bcoreg|breg32_rtl_1_bypass[21]       ; regbuf:rgA|sr_out[10]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 1.780      ;
; 1.515 ; regbuf:regULA|sr_out[16]                  ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.004      ; 1.785      ;
; 1.517 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; -0.004     ; 1.779      ;
; 1.526 ; reg:ir|sr_out[15]                         ; reg:pc|sr_out[17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.010      ; 1.802      ;
; 1.526 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|breg32_rtl_1_bypass[30]                                                                ; clk          ; clk         ; 0.000        ; -0.004     ; 1.788      ;
; 1.534 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|breg32_rtl_1_bypass[36]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.800      ;
; 1.557 ; reg:ir|sr_out[30]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.002      ; 1.825      ;
; 1.559 ; regbuf:rdm|sr_out[31]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ; clk          ; clk         ; 0.000        ; 0.050      ; 1.843      ;
; 1.567 ; regbuf:rdm|sr_out[27]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ; clk          ; clk         ; 0.000        ; 0.060      ; 1.861      ;
; 1.576 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; -0.004     ; 1.838      ;
; 1.576 ; breg:bcoreg|breg32_rtl_1_bypass[36]       ; regbuf:rgB|sr_out[25]                                                                              ; clk          ; clk         ; 0.000        ; -0.010     ; 1.832      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_rom'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.906 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.197      ;
; 0.911 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.204      ;
; 0.914 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.205      ;
; 0.928 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.221      ;
; 1.114 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.406      ;
; 1.165 ; regbuf:rgB|sr_out[13]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.457      ;
; 1.173 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.465      ;
; 1.188 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.483      ;
; 1.204 ; regbuf:regULA|sr_out[8]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.496      ;
; 1.216 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.511      ;
; 1.218 ; regbuf:regULA|sr_out[8]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.508      ;
; 1.293 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 1.581      ;
; 1.313 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.604      ;
; 1.348 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.639      ;
; 1.355 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.646      ;
; 1.423 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.713      ;
; 1.456 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.750      ;
; 1.460 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.745      ;
; 1.470 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.762      ;
; 1.493 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.786      ;
; 1.513 ; regbuf:rgB|sr_out[9]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.805      ;
; 1.519 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.811      ;
; 1.534 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.825      ;
; 1.550 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.842      ;
; 1.574 ; regbuf:rgB|sr_out[21]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.870      ;
; 1.575 ; regbuf:rgB|sr_out[11]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.867      ;
; 1.582 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.874      ;
; 1.594 ; regbuf:rgB|sr_out[23]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.884      ;
; 1.608 ; regbuf:rgB|sr_out[14]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.902      ;
; 1.615 ; reg:pc|sr_out[7]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.908      ;
; 1.619 ; regbuf:rgB|sr_out[24]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.919      ;
; 1.623 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.915      ;
; 1.626 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.918      ;
; 1.634 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.926      ;
; 1.635 ; regbuf:rgB|sr_out[16]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.935      ;
; 1.647 ; regbuf:regULA|sr_out[7]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.940      ;
; 1.714 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 2.015      ;
; 1.764 ; regbuf:rgB|sr_out[12]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 2.059      ;
; 1.765 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.058      ;
; 1.771 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.063      ;
; 1.775 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.067      ;
; 1.778 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.070      ;
; 1.780 ; regbuf:rgB|sr_out[10]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.074      ;
; 1.780 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 2.075      ;
; 1.783 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.068      ;
; 1.814 ; regbuf:rgB|sr_out[8]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 2.112      ;
; 1.816 ; regbuf:regULA|sr_out[2]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.108      ;
; 1.834 ; regbuf:rgB|sr_out[30]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 2.135      ;
; 1.843 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.131      ;
; 1.845 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.132      ;
; 1.848 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.140      ;
; 1.859 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.149      ;
; 1.866 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.158      ;
; 1.876 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.173      ;
; 1.891 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.181      ;
; 1.895 ; regbuf:rgB|sr_out[29]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 2.199      ;
; 1.901 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.190      ;
; 1.906 ; reg:pc|sr_out[7]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.197      ;
; 1.908 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.200      ;
; 1.909 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.201      ;
; 1.914 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.206      ;
; 1.914 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 2.215      ;
; 1.916 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.199      ;
; 1.916 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.206      ;
; 1.918 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.209      ;
; 1.918 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.210      ;
; 1.919 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 2.222      ;
; 1.921 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.206      ;
; 1.921 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.213      ;
; 1.922 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.212      ;
; 1.923 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.213      ;
; 1.927 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.210      ;
; 1.933 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.223      ;
; 1.937 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.227      ;
; 1.938 ; regbuf:regULA|sr_out[7]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.229      ;
; 1.942 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.233      ;
; 1.944 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 2.239      ;
; 1.945 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.237      ;
; 1.946 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.238      ;
; 1.948 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.240      ;
; 1.953 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.250      ;
; 1.955 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.249      ;
; 1.956 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.248      ;
; 1.958 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.247      ;
; 1.959 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.250      ;
; 1.961 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.252      ;
; 1.963 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.246      ;
; 1.965 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.250      ;
; 1.970 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.261      ;
; 1.971 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.260      ;
; 1.973 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.256      ;
; 1.983 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.272      ;
; 1.983 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.280      ;
; 1.987 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.279      ;
; 1.991 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.283      ;
; 1.993 ; reg:pc|sr_out[2]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.075      ; 2.302      ;
; 2.007 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.299      ;
; 2.016 ; reg:pc|sr_out[5]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 2.315      ;
; 2.030 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.322      ;
; 2.030 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.322      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.851 ; 1.851 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.434 ; 0.434 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 21.676 ; 21.676 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 17.453 ; 17.453 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 17.325 ; 17.325 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 19.415 ; 19.415 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 19.230 ; 19.230 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 19.749 ; 19.749 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 18.225 ; 18.225 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 19.631 ; 19.631 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 18.749 ; 18.749 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 19.495 ; 19.495 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 18.779 ; 18.779 ; Rise       ; clk             ;
;  data[10] ; clk        ; 20.237 ; 20.237 ; Rise       ; clk             ;
;  data[11] ; clk        ; 17.892 ; 17.892 ; Rise       ; clk             ;
;  data[12] ; clk        ; 21.676 ; 21.676 ; Rise       ; clk             ;
;  data[13] ; clk        ; 18.588 ; 18.588 ; Rise       ; clk             ;
;  data[14] ; clk        ; 18.517 ; 18.517 ; Rise       ; clk             ;
;  data[15] ; clk        ; 17.247 ; 17.247 ; Rise       ; clk             ;
;  data[16] ; clk        ; 18.644 ; 18.644 ; Rise       ; clk             ;
;  data[17] ; clk        ; 18.071 ; 18.071 ; Rise       ; clk             ;
;  data[18] ; clk        ; 18.274 ; 18.274 ; Rise       ; clk             ;
;  data[19] ; clk        ; 17.039 ; 17.039 ; Rise       ; clk             ;
;  data[20] ; clk        ; 18.396 ; 18.396 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.785 ; 18.785 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.917 ; 18.917 ; Rise       ; clk             ;
;  data[23] ; clk        ; 17.796 ; 17.796 ; Rise       ; clk             ;
;  data[24] ; clk        ; 17.595 ; 17.595 ; Rise       ; clk             ;
;  data[25] ; clk        ; 19.328 ; 19.328 ; Rise       ; clk             ;
;  data[26] ; clk        ; 19.576 ; 19.576 ; Rise       ; clk             ;
;  data[27] ; clk        ; 19.753 ; 19.753 ; Rise       ; clk             ;
;  data[28] ; clk        ; 18.209 ; 18.209 ; Rise       ; clk             ;
;  data[29] ; clk        ; 18.137 ; 18.137 ; Rise       ; clk             ;
;  data[30] ; clk        ; 19.202 ; 19.202 ; Rise       ; clk             ;
;  data[31] ; clk        ; 16.526 ; 16.526 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 13.951 ; 13.951 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.272 ; 11.272 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.410 ; 11.410 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.647 ; 12.647 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 11.806 ; 11.806 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 13.951 ; 13.951 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 12.189 ; 12.189 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 11.940 ; 11.940 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.605 ; 12.605 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.633 ; 11.633 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 12.156 ; 12.156 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 12.170 ; 12.170 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 11.365 ; 11.365 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.769 ; 12.769 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.853 ; 11.853 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.726 ; 11.726 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.811 ; 11.811 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.713 ; 11.713 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.514 ; 11.514 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 12.727 ; 12.727 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.316 ; 11.316 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.558 ; 11.558 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.316 ; 11.316 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.726 ; 11.726 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.323 ; 11.323 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.044 ; 12.044 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 12.172 ; 12.172 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.659 ; 11.659 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 12.312 ; 12.312 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.916 ; 11.916 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.006 ; 11.006 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.882 ; 11.882 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.251 ; 12.251 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 8.104  ; 8.104  ; Rise       ; clk             ;
;  data[0]  ; clk        ; 8.763  ; 8.763  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 9.243  ; 9.243  ; Rise       ; clk             ;
;  data[2]  ; clk        ; 9.075  ; 9.075  ; Rise       ; clk             ;
;  data[3]  ; clk        ; 9.685  ; 9.685  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 10.061 ; 10.061 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 8.995  ; 8.995  ; Rise       ; clk             ;
;  data[6]  ; clk        ; 9.417  ; 9.417  ; Rise       ; clk             ;
;  data[7]  ; clk        ; 9.791  ; 9.791  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 8.579  ; 8.579  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 10.046 ; 10.046 ; Rise       ; clk             ;
;  data[10] ; clk        ; 8.844  ; 8.844  ; Rise       ; clk             ;
;  data[11] ; clk        ; 9.081  ; 9.081  ; Rise       ; clk             ;
;  data[12] ; clk        ; 10.308 ; 10.308 ; Rise       ; clk             ;
;  data[13] ; clk        ; 9.794  ; 9.794  ; Rise       ; clk             ;
;  data[14] ; clk        ; 8.594  ; 8.594  ; Rise       ; clk             ;
;  data[15] ; clk        ; 9.243  ; 9.243  ; Rise       ; clk             ;
;  data[16] ; clk        ; 8.104  ; 8.104  ; Rise       ; clk             ;
;  data[17] ; clk        ; 9.096  ; 9.096  ; Rise       ; clk             ;
;  data[18] ; clk        ; 9.087  ; 9.087  ; Rise       ; clk             ;
;  data[19] ; clk        ; 9.288  ; 9.288  ; Rise       ; clk             ;
;  data[20] ; clk        ; 8.153  ; 8.153  ; Rise       ; clk             ;
;  data[21] ; clk        ; 9.587  ; 9.587  ; Rise       ; clk             ;
;  data[22] ; clk        ; 8.957  ; 8.957  ; Rise       ; clk             ;
;  data[23] ; clk        ; 9.448  ; 9.448  ; Rise       ; clk             ;
;  data[24] ; clk        ; 8.662  ; 8.662  ; Rise       ; clk             ;
;  data[25] ; clk        ; 10.062 ; 10.062 ; Rise       ; clk             ;
;  data[26] ; clk        ; 9.671  ; 9.671  ; Rise       ; clk             ;
;  data[27] ; clk        ; 9.592  ; 9.592  ; Rise       ; clk             ;
;  data[28] ; clk        ; 8.968  ; 8.968  ; Rise       ; clk             ;
;  data[29] ; clk        ; 9.793  ; 9.793  ; Rise       ; clk             ;
;  data[30] ; clk        ; 8.934  ; 8.934  ; Rise       ; clk             ;
;  data[31] ; clk        ; 8.983  ; 8.983  ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 11.006 ; 11.006 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.272 ; 11.272 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.410 ; 11.410 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.647 ; 12.647 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 11.806 ; 11.806 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 13.951 ; 13.951 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 12.189 ; 12.189 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 11.940 ; 11.940 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.605 ; 12.605 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.633 ; 11.633 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 12.156 ; 12.156 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 12.170 ; 12.170 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 11.365 ; 11.365 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.769 ; 12.769 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.853 ; 11.853 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.726 ; 11.726 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.811 ; 11.811 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.713 ; 11.713 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.514 ; 11.514 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 12.727 ; 12.727 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.316 ; 11.316 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.558 ; 11.558 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.316 ; 11.316 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.726 ; 11.726 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.323 ; 11.323 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.044 ; 12.044 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 12.172 ; 12.172 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.659 ; 11.659 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 12.312 ; 12.312 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.916 ; 11.916 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.006 ; 11.006 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.882 ; 11.882 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.251 ; 12.251 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.359 ; 11.359 ; 11.359 ; 11.359 ;
; debug[0]   ; data[1]     ; 11.031 ; 11.031 ; 11.031 ; 11.031 ;
; debug[0]   ; data[2]     ; 13.068 ; 13.068 ; 13.068 ; 13.068 ;
; debug[0]   ; data[3]     ; 12.646 ; 12.646 ; 12.646 ; 12.646 ;
; debug[0]   ; data[4]     ; 14.683 ; 14.683 ; 14.683 ; 14.683 ;
; debug[0]   ; data[5]     ; 11.043 ; 11.043 ; 11.043 ; 11.043 ;
; debug[0]   ; data[6]     ; 14.068 ; 14.068 ; 14.068 ; 14.068 ;
; debug[0]   ; data[7]     ; 14.118 ; 14.118 ; 14.118 ; 14.118 ;
; debug[0]   ; data[8]     ; 12.831 ; 12.831 ; 12.831 ; 12.831 ;
; debug[0]   ; data[9]     ; 14.031 ; 14.031 ; 14.031 ; 14.031 ;
; debug[0]   ; data[10]    ; 13.135 ; 13.135 ; 13.135 ; 13.135 ;
; debug[0]   ; data[11]    ; 12.967 ; 12.967 ; 12.967 ; 12.967 ;
; debug[0]   ; data[12]    ; 15.225 ; 15.225 ; 15.225 ; 15.225 ;
; debug[0]   ; data[13]    ; 13.392 ; 13.392 ; 13.392 ; 13.392 ;
; debug[0]   ; data[14]    ; 13.540 ; 13.540 ; 13.540 ; 13.540 ;
; debug[0]   ; data[15]    ; 13.819 ; 13.819 ; 13.819 ; 13.819 ;
; debug[0]   ; data[16]    ; 14.370 ; 14.370 ; 14.370 ; 14.370 ;
; debug[0]   ; data[17]    ; 13.041 ; 13.041 ; 13.041 ; 13.041 ;
; debug[0]   ; data[18]    ; 13.161 ; 13.161 ; 13.161 ; 13.161 ;
; debug[0]   ; data[19]    ; 12.708 ; 12.708 ; 12.708 ; 12.708 ;
; debug[0]   ; data[20]    ; 13.620 ; 13.620 ; 13.620 ; 13.620 ;
; debug[0]   ; data[21]    ; 13.507 ; 13.507 ; 13.507 ; 13.507 ;
; debug[0]   ; data[22]    ; 12.485 ; 12.485 ; 12.485 ; 12.485 ;
; debug[0]   ; data[23]    ; 12.614 ; 12.614 ; 12.614 ; 12.614 ;
; debug[0]   ; data[24]    ; 12.307 ; 12.307 ; 12.307 ; 12.307 ;
; debug[0]   ; data[25]    ; 12.989 ; 12.989 ; 12.989 ; 12.989 ;
; debug[0]   ; data[26]    ; 13.140 ; 13.140 ; 13.140 ; 13.140 ;
; debug[0]   ; data[27]    ; 13.577 ; 13.577 ; 13.577 ; 13.577 ;
; debug[0]   ; data[28]    ; 12.277 ; 12.277 ; 12.277 ; 12.277 ;
; debug[0]   ; data[29]    ; 11.678 ; 11.678 ; 11.678 ; 11.678 ;
; debug[0]   ; data[30]    ; 12.567 ; 12.567 ; 12.567 ; 12.567 ;
; debug[0]   ; data[31]    ; 12.958 ; 12.958 ; 12.958 ; 12.958 ;
; debug[1]   ; data[0]     ; 10.902 ; 10.902 ; 10.902 ; 10.902 ;
; debug[1]   ; data[1]     ; 10.570 ; 10.570 ; 10.570 ; 10.570 ;
; debug[1]   ; data[2]     ; 13.581 ; 13.581 ; 13.581 ; 13.581 ;
; debug[1]   ; data[3]     ; 12.996 ; 12.996 ; 12.996 ; 12.996 ;
; debug[1]   ; data[4]     ; 14.832 ; 14.832 ; 14.832 ; 14.832 ;
; debug[1]   ; data[5]     ; 10.901 ; 10.901 ; 10.901 ; 10.901 ;
; debug[1]   ; data[6]     ; 14.041 ; 14.041 ; 14.041 ; 14.041 ;
; debug[1]   ; data[7]     ; 12.279 ; 12.279 ; 12.279 ; 12.279 ;
; debug[1]   ; data[8]     ; 11.771 ; 11.771 ; 11.771 ; 11.771 ;
; debug[1]   ; data[9]     ; 12.332 ; 12.332 ; 12.332 ; 12.332 ;
; debug[1]   ; data[10]    ; 12.531 ; 12.531 ; 12.531 ; 12.531 ;
; debug[1]   ; data[11]    ; 11.450 ; 11.450 ; 11.450 ; 11.450 ;
; debug[1]   ; data[12]    ; 15.674 ; 15.674 ; 15.674 ; 15.674 ;
; debug[1]   ; data[13]    ; 12.279 ; 12.279 ; 12.279 ; 12.279 ;
; debug[1]   ; data[14]    ; 13.543 ; 13.543 ; 13.543 ; 13.543 ;
; debug[1]   ; data[15]    ; 12.120 ; 12.120 ; 12.120 ; 12.120 ;
; debug[1]   ; data[16]    ; 13.252 ; 13.252 ; 13.252 ; 13.252 ;
; debug[1]   ; data[17]    ; 11.944 ; 11.944 ; 11.944 ; 11.944 ;
; debug[1]   ; data[18]    ; 13.389 ; 13.389 ; 13.389 ; 13.389 ;
; debug[1]   ; data[19]    ; 11.176 ; 11.176 ; 11.176 ; 11.176 ;
; debug[1]   ; data[20]    ; 12.736 ; 12.736 ; 12.736 ; 12.736 ;
; debug[1]   ; data[21]    ; 12.547 ; 12.547 ; 12.547 ; 12.547 ;
; debug[1]   ; data[22]    ; 12.027 ; 12.027 ; 12.027 ; 12.027 ;
; debug[1]   ; data[23]    ; 13.142 ; 13.142 ; 13.142 ; 13.142 ;
; debug[1]   ; data[24]    ; 11.996 ; 11.996 ; 11.996 ; 11.996 ;
; debug[1]   ; data[25]    ; 13.071 ; 13.071 ; 13.071 ; 13.071 ;
; debug[1]   ; data[26]    ; 13.229 ; 13.229 ; 13.229 ; 13.229 ;
; debug[1]   ; data[27]    ; 12.048 ; 12.048 ; 12.048 ; 12.048 ;
; debug[1]   ; data[28]    ; 13.431 ; 13.431 ; 13.431 ; 13.431 ;
; debug[1]   ; data[29]    ; 12.830 ; 12.830 ; 12.830 ; 12.830 ;
; debug[1]   ; data[30]    ; 14.066 ; 14.066 ; 14.066 ; 14.066 ;
; debug[1]   ; data[31]    ; 12.839 ; 12.839 ; 12.839 ; 12.839 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.359 ; 11.359 ; 11.359 ; 11.359 ;
; debug[0]   ; data[1]     ; 10.636 ; 10.636 ; 10.636 ; 10.636 ;
; debug[0]   ; data[2]     ; 13.068 ; 13.068 ; 13.068 ; 13.068 ;
; debug[0]   ; data[3]     ; 12.209 ; 12.209 ; 12.209 ; 12.209 ;
; debug[0]   ; data[4]     ; 14.683 ; 14.683 ; 14.683 ; 14.683 ;
; debug[0]   ; data[5]     ; 10.820 ; 10.820 ; 10.820 ; 10.820 ;
; debug[0]   ; data[6]     ; 14.068 ; 14.068 ; 14.068 ; 14.068 ;
; debug[0]   ; data[7]     ; 13.409 ; 13.409 ; 13.409 ; 13.409 ;
; debug[0]   ; data[8]     ; 12.831 ; 12.831 ; 12.831 ; 12.831 ;
; debug[0]   ; data[9]     ; 13.107 ; 13.107 ; 13.107 ; 13.107 ;
; debug[0]   ; data[10]    ; 13.135 ; 13.135 ; 13.135 ; 13.135 ;
; debug[0]   ; data[11]    ; 12.793 ; 12.793 ; 12.793 ; 12.793 ;
; debug[0]   ; data[12]    ; 15.225 ; 15.225 ; 15.225 ; 15.225 ;
; debug[0]   ; data[13]    ; 12.955 ; 12.955 ; 12.955 ; 12.955 ;
; debug[0]   ; data[14]    ; 13.540 ; 13.540 ; 13.540 ; 13.540 ;
; debug[0]   ; data[15]    ; 13.109 ; 13.109 ; 13.109 ; 13.109 ;
; debug[0]   ; data[16]    ; 14.370 ; 14.370 ; 14.370 ; 14.370 ;
; debug[0]   ; data[17]    ; 12.931 ; 12.931 ; 12.931 ; 12.931 ;
; debug[0]   ; data[18]    ; 13.161 ; 13.161 ; 13.161 ; 13.161 ;
; debug[0]   ; data[19]    ; 12.305 ; 12.305 ; 12.305 ; 12.305 ;
; debug[0]   ; data[20]    ; 13.620 ; 13.620 ; 13.620 ; 13.620 ;
; debug[0]   ; data[21]    ; 12.321 ; 12.321 ; 12.321 ; 12.321 ;
; debug[0]   ; data[22]    ; 12.485 ; 12.485 ; 12.485 ; 12.485 ;
; debug[0]   ; data[23]    ; 12.172 ; 12.172 ; 12.172 ; 12.172 ;
; debug[0]   ; data[24]    ; 12.307 ; 12.307 ; 12.307 ; 12.307 ;
; debug[0]   ; data[25]    ; 12.461 ; 12.461 ; 12.461 ; 12.461 ;
; debug[0]   ; data[26]    ; 13.140 ; 13.140 ; 13.140 ; 13.140 ;
; debug[0]   ; data[27]    ; 13.161 ; 13.161 ; 13.161 ; 13.161 ;
; debug[0]   ; data[28]    ; 12.277 ; 12.277 ; 12.277 ; 12.277 ;
; debug[0]   ; data[29]    ; 10.997 ; 10.997 ; 10.997 ; 10.997 ;
; debug[0]   ; data[30]    ; 12.567 ; 12.567 ; 12.567 ; 12.567 ;
; debug[0]   ; data[31]    ; 12.559 ; 12.559 ; 12.559 ; 12.559 ;
; debug[1]   ; data[0]     ; 10.194 ; 10.194 ; 10.194 ; 10.194 ;
; debug[1]   ; data[1]     ; 10.570 ; 10.570 ; 10.570 ; 10.570 ;
; debug[1]   ; data[2]     ; 11.014 ; 11.014 ; 11.014 ; 11.014 ;
; debug[1]   ; data[3]     ; 12.996 ; 12.996 ; 12.996 ; 12.996 ;
; debug[1]   ; data[4]     ; 13.866 ; 13.866 ; 13.866 ; 13.866 ;
; debug[1]   ; data[5]     ; 10.901 ; 10.901 ; 10.901 ; 10.901 ;
; debug[1]   ; data[6]     ; 11.760 ; 11.760 ; 11.760 ; 11.760 ;
; debug[1]   ; data[7]     ; 12.279 ; 12.279 ; 12.279 ; 12.279 ;
; debug[1]   ; data[8]     ; 11.344 ; 11.344 ; 11.344 ; 11.344 ;
; debug[1]   ; data[9]     ; 12.332 ; 12.332 ; 12.332 ; 12.332 ;
; debug[1]   ; data[10]    ; 12.010 ; 12.010 ; 12.010 ; 12.010 ;
; debug[1]   ; data[11]    ; 11.450 ; 11.450 ; 11.450 ; 11.450 ;
; debug[1]   ; data[12]    ; 12.530 ; 12.530 ; 12.530 ; 12.530 ;
; debug[1]   ; data[13]    ; 12.279 ; 12.279 ; 12.279 ; 12.279 ;
; debug[1]   ; data[14]    ; 11.380 ; 11.380 ; 11.380 ; 11.380 ;
; debug[1]   ; data[15]    ; 12.120 ; 12.120 ; 12.120 ; 12.120 ;
; debug[1]   ; data[16]    ; 11.325 ; 11.325 ; 11.325 ; 11.325 ;
; debug[1]   ; data[17]    ; 11.944 ; 11.944 ; 11.944 ; 11.944 ;
; debug[1]   ; data[18]    ; 12.406 ; 12.406 ; 12.406 ; 12.406 ;
; debug[1]   ; data[19]    ; 11.176 ; 11.176 ; 11.176 ; 11.176 ;
; debug[1]   ; data[20]    ; 11.285 ; 11.285 ; 11.285 ; 11.285 ;
; debug[1]   ; data[21]    ; 12.547 ; 12.547 ; 12.547 ; 12.547 ;
; debug[1]   ; data[22]    ; 11.345 ; 11.345 ; 11.345 ; 11.345 ;
; debug[1]   ; data[23]    ; 13.142 ; 13.142 ; 13.142 ; 13.142 ;
; debug[1]   ; data[24]    ; 11.403 ; 11.403 ; 11.403 ; 11.403 ;
; debug[1]   ; data[25]    ; 13.071 ; 13.071 ; 13.071 ; 13.071 ;
; debug[1]   ; data[26]    ; 12.566 ; 12.566 ; 12.566 ; 12.566 ;
; debug[1]   ; data[27]    ; 12.048 ; 12.048 ; 12.048 ; 12.048 ;
; debug[1]   ; data[28]    ; 12.490 ; 12.490 ; 12.490 ; 12.490 ;
; debug[1]   ; data[29]    ; 12.830 ; 12.830 ; 12.830 ; 12.830 ;
; debug[1]   ; data[30]    ; 12.638 ; 12.638 ; 12.638 ; 12.638 ;
; debug[1]   ; data[31]    ; 12.839 ; 12.839 ; 12.839 ; 12.839 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; -5.801 ; -727.502      ;
; clk_rom ; -1.460 ; -53.778       ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.244 ; 0.000         ;
; clk_rom ; 0.381 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -345.380            ;
; clk     ; -1.627 ; -737.480            ;
+---------+--------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                        ;
+--------+---------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -5.801 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.824      ;
; -5.783 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.806      ;
; -5.771 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.804      ;
; -5.753 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.786      ;
; -5.725 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.748      ;
; -5.721 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.744      ;
; -5.720 ; mips_control:ctr_mips|pstate.fetch_st       ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.741      ;
; -5.715 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.736      ;
; -5.695 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.728      ;
; -5.694 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.717      ;
; -5.691 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.724      ;
; -5.690 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.711      ;
; -5.690 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.711      ;
; -5.690 ; mips_control:ctr_mips|pstate.fetch_st       ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.721      ;
; -5.685 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.716      ;
; -5.684 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.715      ;
; -5.679 ; mips_control:ctr_mips|pstate.c_mem_add_st   ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.702      ;
; -5.677 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.704      ;
; -5.677 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.709      ;
; -5.676 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.699      ;
; -5.673 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.705      ;
; -5.672 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.693      ;
; -5.672 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.693      ;
; -5.666 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.697      ;
; -5.661 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.696      ;
; -5.661 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.696      ;
; -5.661 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.696      ;
; -5.660 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.690      ;
; -5.660 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.690      ;
; -5.660 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.690      ;
; -5.660 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.690      ;
; -5.659 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.686      ;
; -5.659 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.691      ;
; -5.655 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.687      ;
; -5.652 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.001     ; 6.683      ;
; -5.649 ; mips_control:ctr_mips|pstate.c_mem_add_st   ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.682      ;
; -5.643 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.678      ;
; -5.643 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.678      ;
; -5.643 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.678      ;
; -5.642 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.672      ;
; -5.642 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.672      ;
; -5.642 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.672      ;
; -5.642 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.672      ;
; -5.640 ; reg:pc|sr_out[3]                            ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.659      ;
; -5.634 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.001     ; 6.665      ;
; -5.631 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.667      ;
; -5.631 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.667      ;
; -5.630 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; 0.006      ; 6.668      ;
; -5.630 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.668      ;
; -5.628 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.654      ;
; -5.621 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.651      ;
; -5.621 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.651      ;
; -5.621 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.651      ;
; -5.618 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.641      ;
; -5.615 ; reg:ir|sr_out[3]                            ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.638      ;
; -5.614 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.637      ;
; -5.614 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.635      ;
; -5.614 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.635      ;
; -5.613 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.649      ;
; -5.613 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.649      ;
; -5.613 ; mips_control:ctr_mips|pstate.fetch_st       ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.634      ;
; -5.612 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; 0.006      ; 6.650      ;
; -5.612 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.650      ;
; -5.610 ; mips_control:ctr_mips|pstate.logical_imm_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.646      ;
; -5.610 ; reg:pc|sr_out[3]                            ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.003     ; 6.639      ;
; -5.610 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.631      ;
; -5.610 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.631      ;
; -5.610 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.636      ;
; -5.609 ; mips_control:ctr_mips|pstate.fetch_st       ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.628      ;
; -5.609 ; mips_control:ctr_mips|pstate.fetch_st       ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.628      ;
; -5.608 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.629      ;
; -5.608 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.639      ;
; -5.604 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.623      ;
; -5.604 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.623      ;
; -5.604 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.635      ;
; -5.603 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.633      ;
; -5.603 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.633      ;
; -5.603 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.633      ;
; -5.603 ; mips_control:ctr_mips|pstate.fetch_st       ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.003     ; 6.632      ;
; -5.601 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.628      ;
; -5.601 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.633      ;
; -5.598 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.003     ; 6.627      ;
; -5.597 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.624      ;
; -5.597 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.629      ;
; -5.597 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.629      ;
; -5.596 ; mips_control:ctr_mips|pstate.fetch_st       ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.621      ;
; -5.596 ; mips_control:ctr_mips|pstate.fetch_st       ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.626      ;
; -5.595 ; reg:ir|sr_out[4]                            ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.618      ;
; -5.593 ; mips_control:ctr_mips|pstate.rtype_ex_st    ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.625      ;
; -5.592 ; mips_control:ctr_mips|pstate.branch_ex_st   ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.628      ;
; -5.592 ; mips_control:ctr_mips|pstate.fetch_st       ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.622      ;
; -5.591 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.616      ;
; -5.591 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.621      ;
; -5.587 ; reg:ir|sr_out[5]                            ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.617      ;
; -5.585 ; reg:ir|sr_out[3]                            ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.618      ;
; -5.585 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.620      ;
; -5.585 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.620      ;
; -5.585 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.620      ;
; -5.584 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.614      ;
; -5.584 ; mips_control:ctr_mips|pstate.decode_st      ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.614      ;
+--------+---------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg0   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg1   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg2   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg3   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg4   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg5   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg6   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg7   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg10  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg11  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg12  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg13  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg15  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg0  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg1  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg2  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg3  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg4  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg5  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg6  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg7  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg8  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg9  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg10 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg11 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg12 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg14 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg15 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -0.370 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.432      ;
; -0.368 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.430      ;
; -0.345 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.407      ;
; -0.343 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.405      ;
; -0.339 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.401      ;
; -0.324 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.386      ;
; -0.322 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.384      ;
; -0.314 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.376      ;
; -0.293 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.355      ;
; -0.289 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.351      ;
; -0.284 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.346      ;
; -0.272 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.334      ;
; -0.267 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.329      ;
; -0.259 ; reg:pc|sr_out[9]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.081      ; 1.339      ;
; -0.253 ; regbuf:regULA|sr_out[5]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.322      ;
; -0.250 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.312      ;
; -0.248 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.310      ;
; -0.247 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.305      ;
; -0.242 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.306      ;
; -0.239 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.303      ;
; -0.238 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.296      ;
; -0.238 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.298      ;
; -0.238 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.302      ;
; -0.233 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.295      ;
; -0.231 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.293      ;
; -0.223 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.285      ;
; -0.222 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.284      ;
; -0.221 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.285      ;
; -0.217 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.281      ;
; -0.214 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.278      ;
; -0.213 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.275      ;
; -0.212 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.274      ;
; -0.209 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.064      ; 1.272      ;
; -0.207 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.271      ;
; -0.206 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.268      ;
; -0.205 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.267      ;
; -0.201 ; mips_control:ctr_mips|pstate.readmem_st                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.263      ;
; -0.199 ; mips_control:ctr_mips|pstate.readmem_st                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.261      ;
; -0.196 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.260      ;
; -0.196 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.258      ;
; -0.195 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.257      ;
; -0.193 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.257      ;
; -0.188 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.252      ;
; -0.182 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.246      ;
; -0.176 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.064      ; 1.239      ;
; -0.175 ; reg:pc|sr_out[3]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.240      ;
; -0.175 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.237      ;
; -0.174 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.064      ; 1.237      ;
; -0.173 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.235      ;
; -0.171 ; regbuf:regULA|sr_out[4]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.236      ;
; -0.171 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.235      ;
; -0.170 ; mips_control:ctr_mips|pstate.readmem_st                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.232      ;
; -0.166 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.228      ;
; -0.165 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.227      ;
; -0.164 ; reg:pc|sr_out[4]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.229      ;
; -0.163 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.225      ;
; -0.161 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.225      ;
; -0.160 ; reg:pc|sr_out[6]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.225      ;
; -0.158 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.220      ;
; -0.157 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.221      ;
; -0.155 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.064      ; 1.218      ;
; -0.153 ; regbuf:rgB|sr_out[7]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.068      ; 1.220      ;
; -0.153 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.215      ;
; -0.153 ; reg:pc|sr_out[8]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.081      ; 1.233      ;
; -0.153 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.217      ;
; -0.150 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.212      ;
; -0.148 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.212      ;
; -0.148 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.210      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                      ;
+-------+------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.244 ; breg:bcoreg|breg32_rtl_1_bypass[39]      ; regbuf:rgA|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.294 ; breg:bcoreg|breg32_rtl_1_bypass[16]      ; regbuf:rgB|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.446      ;
; 0.296 ; breg:bcoreg|breg32_rtl_1_bypass[27]      ; regbuf:rgB|sr_out[16]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.448      ;
; 0.333 ; regbuf:regULA|sr_out[21]                 ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.485      ;
; 0.357 ; regbuf:rdm|sr_out[27]                    ; breg:bcoreg|breg32_rtl_1_bypass[38]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.509      ;
; 0.363 ; breg:bcoreg|breg32_rtl_1_bypass[14]      ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; breg:bcoreg|breg32_rtl_1_bypass[38]      ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; regbuf:regULA|sr_out[5]                  ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; breg:bcoreg|breg32_rtl_1_bypass[40]      ; regbuf:rgA|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; breg:bcoreg|breg32_rtl_1_bypass[23]      ; regbuf:rgA|sr_out[12]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; breg:bcoreg|breg32_rtl_1_bypass[39]      ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.369 ; regbuf:regULA|sr_out[3]                  ; reg:pc|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; regbuf:regULA|sr_out[23]                 ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.375 ; regbuf:regULA|sr_out[7]                  ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; regbuf:regULA|sr_out[15]                 ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; breg:bcoreg|breg32_rtl_1_bypass[25]      ; regbuf:rgB|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; breg:bcoreg|breg32_rtl_1_bypass[30]      ; regbuf:rgB|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; breg:bcoreg|breg32_rtl_1_bypass[22]      ; regbuf:rgA|sr_out[11]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.389 ; regbuf:rdm|sr_out[31]                    ; breg:bcoreg|breg32_rtl_1_bypass[42]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; reg:ir|sr_out[30]                        ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.001      ; 0.543      ;
; 0.424 ; regbuf:rdm|sr_out[2]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.627      ;
; 0.425 ; mips_control:ctr_mips|pstate.fetch_st    ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.577      ;
; 0.448 ; regbuf:regULA|sr_out[9]                  ; reg:pc|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.600      ;
; 0.463 ; regbuf:regULA|sr_out[1]                  ; breg:bcoreg|breg32_rtl_1_bypass[12]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.615      ;
; 0.484 ; reg:ir|sr_out[29]                        ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.001      ; 0.637      ;
; 0.497 ; breg:bcoreg|breg32_rtl_1_bypass[19]      ; regbuf:rgB|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; 0.005      ; 0.654      ;
; 0.498 ; regbuf:rdm|sr_out[17]                    ; breg:bcoreg|breg32_rtl_1_bypass[28]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.502 ; breg:bcoreg|breg32_rtl_1_bypass[37]      ; regbuf:rgB|sr_out[26]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; mips_control:ctr_mips|pstate.decode_st   ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; 0.002      ; 0.658      ;
; 0.528 ; regbuf:rdm|sr_out[25]                    ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.727      ;
; 0.530 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:ir|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:ir|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:ir|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:ir|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.532 ; reg:ir|sr_out[8]                         ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; -0.004     ; 0.680      ;
; 0.540 ; regbuf:regULA|sr_out[22]                 ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; reg:ir|sr_out[22]                        ; reg:pc|sr_out[24]                                                                                  ; clk          ; clk         ; 0.000        ; -0.006     ; 0.687      ;
; 0.544 ; regbuf:regULA|sr_out[20]                 ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; regbuf:rdm|sr_out[23]                    ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.748      ;
; 0.550 ; regbuf:rdm|sr_out[20]                    ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.749      ;
; 0.552 ; regbuf:rdm|sr_out[19]                    ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.751      ;
; 0.552 ; regbuf:rdm|sr_out[4]                     ; breg:bcoreg|breg32_rtl_1_bypass[15]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.704      ;
; 0.554 ; regbuf:regULA|sr_out[24]                 ; reg:pc|sr_out[24]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.706      ;
; 0.559 ; mips_control:ctr_mips|pstate.ldreg_st    ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.066      ; 0.763      ;
; 0.559 ; reg:ir|sr_out[10]                        ; regbuf:regULA|sr_out[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.002      ; 0.713      ;
; 0.563 ; regbuf:rdm|sr_out[17]                    ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.762      ;
; 0.566 ; regbuf:regULA|sr_out[1]                  ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.763      ;
; 0.569 ; regbuf:rdm|sr_out[2]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.768      ;
; 0.575 ; regbuf:regULA|sr_out[1]                  ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.768      ;
; 0.577 ; reg:ir|sr_out[31]                        ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.001      ; 0.730      ;
; 0.589 ; breg:bcoreg|breg32_rtl_1_bypass[22]      ; regbuf:rgB|sr_out[11]                                                                              ; clk          ; clk         ; 0.000        ; 0.006      ; 0.747      ;
; 0.598 ; reg:ir|sr_out[31]                        ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.002      ; 0.752      ;
; 0.600 ; breg:bcoreg|breg32_rtl_1_bypass[32]      ; regbuf:rgB|sr_out[21]                                                                              ; clk          ; clk         ; 0.000        ; -0.004     ; 0.748      ;
; 0.601 ; regbuf:regULA|sr_out[19]                 ; reg:pc|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; regbuf:rdm|sr_out[3]                     ; breg:bcoreg|breg32_rtl_1_bypass[14]                                                                ; clk          ; clk         ; 0.000        ; -0.003     ; 0.750      ;
; 0.607 ; regbuf:regULA|sr_out[6]                  ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; -0.002     ; 0.757      ;
; 0.609 ; regbuf:rdm|sr_out[23]                    ; breg:bcoreg|breg32_rtl_1_bypass[34]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.761      ;
; 0.614 ; mips_control:ctr_mips|pstate.ldreg_st    ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.818      ;
; 0.623 ; regbuf:rdm|sr_out[18]                    ; breg:bcoreg|breg32_rtl_1_bypass[29]                                                                ; clk          ; clk         ; 0.000        ; -0.005     ; 0.770      ;
; 0.624 ; mips_control:ctr_mips|pstate.rtype_ex_st ; mips_control:ctr_mips|pstate.writereg_st                                                           ; clk          ; clk         ; 0.000        ; 0.002      ; 0.778      ;
; 0.630 ; breg:bcoreg|breg32_rtl_1_bypass[41]      ; regbuf:rgB|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; -0.010     ; 0.772      ;
; 0.636 ; regbuf:rdm|sr_out[16]                    ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.835      ;
; 0.641 ; regbuf:rdm|sr_out[21]                    ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.840      ;
; 0.647 ; regbuf:rdm|sr_out[3]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.848      ;
; 0.650 ; regbuf:regULA|sr_out[8]                  ; breg:bcoreg|breg32_rtl_1_bypass[19]                                                                ; clk          ; clk         ; 0.000        ; -0.013     ; 0.789      ;
; 0.651 ; mips_control:ctr_mips|pstate.jump_ex_st  ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; -0.008     ; 0.795      ;
; 0.652 ; regbuf:rdm|sr_out[25]                    ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.057      ; 0.847      ;
; 0.654 ; mips_control:ctr_mips|pstate.ldreg_st    ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.854      ;
; 0.655 ; breg:bcoreg|breg32_rtl_1_bypass[19]      ; regbuf:rgA|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; -0.006     ; 0.801      ;
; 0.657 ; regbuf:rdm|sr_out[27]                    ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.860      ;
; 0.657 ; mips_control:ctr_mips|pstate.jump_ex_st  ; reg:pc|sr_out[28]                                                                                  ; clk          ; clk         ; 0.000        ; -0.008     ; 0.801      ;
; 0.658 ; mips_control:ctr_mips|pstate.ldreg_st    ; breg:bcoreg|breg32_rtl_1_bypass[24]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.810      ;
; 0.660 ; regbuf:rdm|sr_out[3]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.857      ;
; 0.660 ; reg:ir|sr_out[28]                        ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.001      ; 0.813      ;
; 0.663 ; regbuf:rdm|sr_out[4]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.860      ;
; 0.664 ; regbuf:rdm|sr_out[4]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.857      ;
; 0.664 ; regbuf:regULA|sr_out[1]                  ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; -0.007     ; 0.809      ;
; 0.665 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.004      ; 0.821      ;
; 0.668 ; breg:bcoreg|breg32_rtl_1_bypass[33]      ; regbuf:rgB|sr_out[22]                                                                              ; clk          ; clk         ; 0.000        ; -0.002     ; 0.818      ;
; 0.676 ; regbuf:rdm|sr_out[2]                     ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; -0.001     ; 0.827      ;
; 0.678 ; regbuf:rdm|sr_out[19]                    ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.881      ;
; 0.678 ; regbuf:rdm|sr_out[27]                    ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.877      ;
; 0.678 ; mips_control:ctr_mips|pstate.ldreg_st    ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.062      ; 0.878      ;
; 0.680 ; regbuf:rdm|sr_out[17]                    ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.883      ;
; 0.683 ; regbuf:rdm|sr_out[20]                    ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.886      ;
; 0.683 ; breg:bcoreg|breg32_rtl_1_bypass[20]      ; regbuf:rgB|sr_out[9]                                                                               ; clk          ; clk         ; 0.000        ; 0.006      ; 0.841      ;
; 0.684 ; breg:bcoreg|breg32_rtl_1_bypass[21]      ; regbuf:rgA|sr_out[10]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.837      ;
; 0.689 ; regbuf:regULA|sr_out[16]                 ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 0.844      ;
; 0.689 ; breg:bcoreg|breg32_rtl_1_bypass[40]      ; regbuf:rgB|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; -0.004     ; 0.837      ;
; 0.690 ; reg:ir|sr_out[30]                        ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.002      ; 0.844      ;
; 0.702 ; mips_control:ctr_mips|pstate.jump_ex_st  ; reg:pc|sr_out[25]                                                                                  ; clk          ; clk         ; 0.000        ; -0.004     ; 0.850      ;
; 0.702 ; mips_control:ctr_mips|pstate.jump_ex_st  ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; -0.004     ; 0.850      ;
; 0.704 ; regbuf:rdm|sr_out[16]                    ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; -0.004     ; 0.852      ;
; 0.713 ; regbuf:rdm|sr_out[19]                    ; breg:bcoreg|breg32_rtl_1_bypass[30]                                                                ; clk          ; clk         ; 0.000        ; -0.004     ; 0.861      ;
; 0.717 ; regbuf:rdm|sr_out[31]                    ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ; clk          ; clk         ; 0.000        ; 0.055      ; 0.910      ;
; 0.723 ; mips_control:ctr_mips|pstate.decode_st   ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.010      ; 0.885      ;
; 0.724 ; breg:bcoreg|breg32_rtl_1_bypass[34]      ; regbuf:rgB|sr_out[23]                                                                              ; clk          ; clk         ; 0.000        ; 0.005      ; 0.881      ;
; 0.725 ; breg:bcoreg|breg32_rtl_1_bypass[36]      ; regbuf:rgA|sr_out[25]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.877      ;
; 0.726 ; reg:ir|sr_out[10]                        ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.002      ; 0.880      ;
; 0.727 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:ir|sr_out[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 0.882      ;
+-------+------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_rom'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.585      ;
; 0.392 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.596      ;
; 0.392 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.594      ;
; 0.396 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.598      ;
; 0.497 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.702      ;
; 0.498 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.701      ;
; 0.516 ; regbuf:rgB|sr_out[13]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.719      ;
; 0.520 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.723      ;
; 0.521 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.726      ;
; 0.543 ; regbuf:regULA|sr_out[8]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.746      ;
; 0.549 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.751      ;
; 0.553 ; regbuf:regULA|sr_out[8]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.754      ;
; 0.560 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.762      ;
; 0.563 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.765      ;
; 0.571 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.770      ;
; 0.625 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.822      ;
; 0.626 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.829      ;
; 0.629 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.833      ;
; 0.630 ; regbuf:rgB|sr_out[9]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.833      ;
; 0.640 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.841      ;
; 0.641 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.846      ;
; 0.642 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.844      ;
; 0.657 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.860      ;
; 0.660 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.863      ;
; 0.663 ; regbuf:rgB|sr_out[11]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.866      ;
; 0.666 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.869      ;
; 0.667 ; regbuf:rgB|sr_out[14]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.871      ;
; 0.671 ; regbuf:rgB|sr_out[21]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 0.877      ;
; 0.672 ; regbuf:rgB|sr_out[23]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.873      ;
; 0.679 ; regbuf:rgB|sr_out[24]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.072      ; 0.889      ;
; 0.680 ; regbuf:rgB|sr_out[16]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.072      ; 0.890      ;
; 0.691 ; reg:pc|sr_out[7]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.895      ;
; 0.707 ; regbuf:regULA|sr_out[7]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.911      ;
; 0.722 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.925      ;
; 0.726 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.929      ;
; 0.729 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.932      ;
; 0.740 ; regbuf:rgB|sr_out[12]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.945      ;
; 0.744 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.948      ;
; 0.750 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 0.956      ;
; 0.754 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.074      ; 0.966      ;
; 0.765 ; regbuf:rgB|sr_out[8]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 0.973      ;
; 0.765 ; regbuf:rgB|sr_out[10]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.970      ;
; 0.777 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.974      ;
; 0.780 ; regbuf:rgB|sr_out[30]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 0.991      ;
; 0.782 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.985      ;
; 0.784 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.987      ;
; 0.784 ; regbuf:regULA|sr_out[2]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.988      ;
; 0.784 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.987      ;
; 0.787 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.986      ;
; 0.794 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.001      ;
; 0.798 ; regbuf:rgB|sr_out[29]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.077      ; 1.013      ;
; 0.799 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.000      ;
; 0.808 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.007      ;
; 0.808 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.009      ;
; 0.809 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.074      ; 1.021      ;
; 0.813 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.016      ;
; 0.815 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.018      ;
; 0.815 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.018      ;
; 0.818 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.076      ; 1.032      ;
; 0.818 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.021      ;
; 0.820 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.025      ;
; 0.823 ; reg:pc|sr_out[7]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 1.025      ;
; 0.823 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 1.025      ;
; 0.824 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.024      ;
; 0.831 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.034      ;
; 0.835 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 1.037      ;
; 0.837 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.037      ;
; 0.838 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.033      ;
; 0.839 ; regbuf:regULA|sr_out[7]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 1.041      ;
; 0.842 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.049      ;
; 0.843 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.040      ;
; 0.843 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.043      ;
; 0.845 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.048      ;
; 0.845 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.048      ;
; 0.847 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.042      ;
; 0.847 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.050      ;
; 0.847 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.054      ;
; 0.848 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.051      ;
; 0.849 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.054      ;
; 0.849 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.052      ;
; 0.849 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.052      ;
; 0.852 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.055      ;
; 0.854 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.051      ;
; 0.855 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.056      ;
; 0.855 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.050      ;
; 0.856 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 1.058      ;
; 0.856 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.059      ;
; 0.857 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.058      ;
; 0.858 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.059      ;
; 0.863 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.063      ;
; 0.864 ; reg:pc|sr_out[2]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.081      ; 1.083      ;
; 0.864 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.059      ;
; 0.865 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.066      ;
; 0.866 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.069      ;
; 0.867 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.068      ;
; 0.868 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 1.074      ;
; 0.869 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 1.071      ;
; 0.869 ; reg:pc|sr_out[5]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.072      ; 1.079      ;
; 0.870 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.073      ;
; 0.873 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.076      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ram_block1a16~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.643 ; 0.643 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.458 ; 0.458 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 10.461 ; 10.461 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 8.607  ; 8.607  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 8.438  ; 8.438  ; Rise       ; clk             ;
;  data[2]  ; clk        ; 9.276  ; 9.276  ; Rise       ; clk             ;
;  data[3]  ; clk        ; 9.309  ; 9.309  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 9.654  ; 9.654  ; Rise       ; clk             ;
;  data[5]  ; clk        ; 8.832  ; 8.832  ; Rise       ; clk             ;
;  data[6]  ; clk        ; 9.452  ; 9.452  ; Rise       ; clk             ;
;  data[7]  ; clk        ; 9.124  ; 9.124  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 9.411  ; 9.411  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 9.114  ; 9.114  ; Rise       ; clk             ;
;  data[10] ; clk        ; 9.801  ; 9.801  ; Rise       ; clk             ;
;  data[11] ; clk        ; 8.722  ; 8.722  ; Rise       ; clk             ;
;  data[12] ; clk        ; 10.461 ; 10.461 ; Rise       ; clk             ;
;  data[13] ; clk        ; 9.013  ; 9.013  ; Rise       ; clk             ;
;  data[14] ; clk        ; 9.017  ; 9.017  ; Rise       ; clk             ;
;  data[15] ; clk        ; 8.472  ; 8.472  ; Rise       ; clk             ;
;  data[16] ; clk        ; 9.062  ; 9.062  ; Rise       ; clk             ;
;  data[17] ; clk        ; 8.852  ; 8.852  ; Rise       ; clk             ;
;  data[18] ; clk        ; 8.950  ; 8.950  ; Rise       ; clk             ;
;  data[19] ; clk        ; 8.362  ; 8.362  ; Rise       ; clk             ;
;  data[20] ; clk        ; 8.927  ; 8.927  ; Rise       ; clk             ;
;  data[21] ; clk        ; 9.080  ; 9.080  ; Rise       ; clk             ;
;  data[22] ; clk        ; 9.221  ; 9.221  ; Rise       ; clk             ;
;  data[23] ; clk        ; 8.783  ; 8.783  ; Rise       ; clk             ;
;  data[24] ; clk        ; 8.605  ; 8.605  ; Rise       ; clk             ;
;  data[25] ; clk        ; 9.477  ; 9.477  ; Rise       ; clk             ;
;  data[26] ; clk        ; 9.534  ; 9.534  ; Rise       ; clk             ;
;  data[27] ; clk        ; 9.699  ; 9.699  ; Rise       ; clk             ;
;  data[28] ; clk        ; 8.922  ; 8.922  ; Rise       ; clk             ;
;  data[29] ; clk        ; 8.921  ; 8.921  ; Rise       ; clk             ;
;  data[30] ; clk        ; 9.456  ; 9.456  ; Rise       ; clk             ;
;  data[31] ; clk        ; 8.245  ; 8.245  ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 7.831  ; 7.831  ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.445  ; 6.445  ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.483  ; 6.483  ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 7.042  ; 7.042  ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.720  ; 6.720  ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 7.831  ; 7.831  ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.857  ; 6.857  ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.758  ; 6.758  ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 7.068  ; 7.068  ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.648  ; 6.648  ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.889  ; 6.889  ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.913  ; 6.913  ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.552  ; 6.552  ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 7.121  ; 7.121  ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.747  ; 6.747  ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.710  ; 6.710  ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.778  ; 6.778  ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.684  ; 6.684  ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.582  ; 6.582  ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 7.142  ; 7.142  ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.507  ; 6.507  ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.608  ; 6.608  ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.460  ; 6.460  ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.697  ; 6.697  ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.498  ; 6.498  ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.821  ; 6.821  ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.888  ; 6.888  ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.677  ; 6.677  ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.970  ; 6.970  ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.714  ; 6.714  ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.306  ; 6.306  ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.761  ; 6.761  ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.918  ; 6.918  ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.437 ; 4.437 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 4.718 ; 4.718 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 4.895 ; 4.895 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 4.783 ; 4.783 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 5.138 ; 5.138 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 5.440 ; 5.440 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 4.775 ; 4.775 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.998 ; 4.998 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 5.168 ; 5.168 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.659 ; 4.659 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 5.341 ; 5.341 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.787 ; 4.787 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.936 ; 4.936 ; Rise       ; clk             ;
;  data[12] ; clk        ; 5.434 ; 5.434 ; Rise       ; clk             ;
;  data[13] ; clk        ; 5.173 ; 5.173 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.681 ; 4.681 ; Rise       ; clk             ;
;  data[15] ; clk        ; 4.969 ; 4.969 ; Rise       ; clk             ;
;  data[16] ; clk        ; 4.437 ; 4.437 ; Rise       ; clk             ;
;  data[17] ; clk        ; 4.870 ; 4.870 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.867 ; 4.867 ; Rise       ; clk             ;
;  data[19] ; clk        ; 5.018 ; 5.018 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.477 ; 4.477 ; Rise       ; clk             ;
;  data[21] ; clk        ; 5.038 ; 5.038 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.836 ; 4.836 ; Rise       ; clk             ;
;  data[23] ; clk        ; 5.013 ; 5.013 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.666 ; 4.666 ; Rise       ; clk             ;
;  data[25] ; clk        ; 5.332 ; 5.332 ; Rise       ; clk             ;
;  data[26] ; clk        ; 5.215 ; 5.215 ; Rise       ; clk             ;
;  data[27] ; clk        ; 5.118 ; 5.118 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.759 ; 4.759 ; Rise       ; clk             ;
;  data[29] ; clk        ; 5.130 ; 5.130 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.805 ; 4.805 ; Rise       ; clk             ;
;  data[31] ; clk        ; 4.824 ; 4.824 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.306 ; 6.306 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.445 ; 6.445 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.483 ; 6.483 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 7.042 ; 7.042 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.720 ; 6.720 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 7.831 ; 7.831 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.857 ; 6.857 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.758 ; 6.758 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 7.068 ; 7.068 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.648 ; 6.648 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.889 ; 6.889 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.913 ; 6.913 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.552 ; 6.552 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 7.121 ; 7.121 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.747 ; 6.747 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.710 ; 6.710 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.778 ; 6.778 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.684 ; 6.684 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.582 ; 6.582 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 7.142 ; 7.142 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.507 ; 6.507 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.608 ; 6.608 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.460 ; 6.460 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.697 ; 6.697 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.498 ; 6.498 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.821 ; 6.821 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.888 ; 6.888 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.677 ; 6.677 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.970 ; 6.970 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.714 ; 6.714 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.306 ; 6.306 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.761 ; 6.761 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.918 ; 6.918 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.166 ; 6.166 ; 6.166 ; 6.166 ;
; debug[0]   ; data[1]     ; 6.020 ; 6.020 ; 6.020 ; 6.020 ;
; debug[0]   ; data[2]     ; 7.061 ; 7.061 ; 7.061 ; 7.061 ;
; debug[0]   ; data[3]     ; 6.942 ; 6.942 ; 6.942 ; 6.942 ;
; debug[0]   ; data[4]     ; 8.004 ; 8.004 ; 8.004 ; 8.004 ;
; debug[0]   ; data[5]     ; 6.023 ; 6.023 ; 6.023 ; 6.023 ;
; debug[0]   ; data[6]     ; 7.582 ; 7.582 ; 7.582 ; 7.582 ;
; debug[0]   ; data[7]     ; 7.576 ; 7.576 ; 7.576 ; 7.576 ;
; debug[0]   ; data[8]     ; 7.002 ; 7.002 ; 7.002 ; 7.002 ;
; debug[0]   ; data[9]     ; 7.565 ; 7.565 ; 7.565 ; 7.565 ;
; debug[0]   ; data[10]    ; 7.112 ; 7.112 ; 7.112 ; 7.112 ;
; debug[0]   ; data[11]    ; 7.097 ; 7.097 ; 7.097 ; 7.097 ;
; debug[0]   ; data[12]    ; 8.075 ; 8.075 ; 8.075 ; 8.075 ;
; debug[0]   ; data[13]    ; 7.270 ; 7.270 ; 7.270 ; 7.270 ;
; debug[0]   ; data[14]    ; 7.311 ; 7.311 ; 7.311 ; 7.311 ;
; debug[0]   ; data[15]    ; 7.486 ; 7.486 ; 7.486 ; 7.486 ;
; debug[0]   ; data[16]    ; 7.716 ; 7.716 ; 7.716 ; 7.716 ;
; debug[0]   ; data[17]    ; 7.121 ; 7.121 ; 7.121 ; 7.121 ;
; debug[0]   ; data[18]    ; 7.083 ; 7.083 ; 7.083 ; 7.083 ;
; debug[0]   ; data[19]    ; 6.986 ; 6.986 ; 6.986 ; 6.986 ;
; debug[0]   ; data[20]    ; 7.323 ; 7.323 ; 7.323 ; 7.323 ;
; debug[0]   ; data[21]    ; 7.271 ; 7.271 ; 7.271 ; 7.271 ;
; debug[0]   ; data[22]    ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; debug[0]   ; data[23]    ; 6.915 ; 6.915 ; 6.915 ; 6.915 ;
; debug[0]   ; data[24]    ; 6.669 ; 6.669 ; 6.669 ; 6.669 ;
; debug[0]   ; data[25]    ; 7.090 ; 7.090 ; 7.090 ; 7.090 ;
; debug[0]   ; data[26]    ; 7.173 ; 7.173 ; 7.173 ; 7.173 ;
; debug[0]   ; data[27]    ; 7.368 ; 7.368 ; 7.368 ; 7.368 ;
; debug[0]   ; data[28]    ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; debug[0]   ; data[29]    ; 6.342 ; 6.342 ; 6.342 ; 6.342 ;
; debug[0]   ; data[30]    ; 6.811 ; 6.811 ; 6.811 ; 6.811 ;
; debug[0]   ; data[31]    ; 7.006 ; 7.006 ; 7.006 ; 7.006 ;
; debug[1]   ; data[0]     ; 5.976 ; 5.976 ; 5.976 ; 5.976 ;
; debug[1]   ; data[1]     ; 5.832 ; 5.832 ; 5.832 ; 5.832 ;
; debug[1]   ; data[2]     ; 7.226 ; 7.226 ; 7.226 ; 7.226 ;
; debug[1]   ; data[3]     ; 7.025 ; 7.025 ; 7.025 ; 7.025 ;
; debug[1]   ; data[4]     ; 7.983 ; 7.983 ; 7.983 ; 7.983 ;
; debug[1]   ; data[5]     ; 5.984 ; 5.984 ; 5.984 ; 5.984 ;
; debug[1]   ; data[6]     ; 7.482 ; 7.482 ; 7.482 ; 7.482 ;
; debug[1]   ; data[7]     ; 6.655 ; 6.655 ; 6.655 ; 6.655 ;
; debug[1]   ; data[8]     ; 6.404 ; 6.404 ; 6.404 ; 6.404 ;
; debug[1]   ; data[9]     ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; debug[1]   ; data[10]    ; 6.792 ; 6.792 ; 6.792 ; 6.792 ;
; debug[1]   ; data[11]    ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; debug[1]   ; data[12]    ; 8.282 ; 8.282 ; 8.282 ; 8.282 ;
; debug[1]   ; data[13]    ; 6.680 ; 6.680 ; 6.680 ; 6.680 ;
; debug[1]   ; data[14]    ; 7.313 ; 7.313 ; 7.313 ; 7.313 ;
; debug[1]   ; data[15]    ; 6.632 ; 6.632 ; 6.632 ; 6.632 ;
; debug[1]   ; data[16]    ; 7.134 ; 7.134 ; 7.134 ; 7.134 ;
; debug[1]   ; data[17]    ; 6.544 ; 6.544 ; 6.544 ; 6.544 ;
; debug[1]   ; data[18]    ; 7.187 ; 7.187 ; 7.187 ; 7.187 ;
; debug[1]   ; data[19]    ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; debug[1]   ; data[20]    ; 6.861 ; 6.861 ; 6.861 ; 6.861 ;
; debug[1]   ; data[21]    ; 6.753 ; 6.753 ; 6.753 ; 6.753 ;
; debug[1]   ; data[22]    ; 6.521 ; 6.521 ; 6.521 ; 6.521 ;
; debug[1]   ; data[23]    ; 7.080 ; 7.080 ; 7.080 ; 7.080 ;
; debug[1]   ; data[24]    ; 6.527 ; 6.527 ; 6.527 ; 6.527 ;
; debug[1]   ; data[25]    ; 7.055 ; 7.055 ; 7.055 ; 7.055 ;
; debug[1]   ; data[26]    ; 7.139 ; 7.139 ; 7.139 ; 7.139 ;
; debug[1]   ; data[27]    ; 6.585 ; 6.585 ; 6.585 ; 6.585 ;
; debug[1]   ; data[28]    ; 7.172 ; 7.172 ; 7.172 ; 7.172 ;
; debug[1]   ; data[29]    ; 6.904 ; 6.904 ; 6.904 ; 6.904 ;
; debug[1]   ; data[30]    ; 7.516 ; 7.516 ; 7.516 ; 7.516 ;
; debug[1]   ; data[31]    ; 6.935 ; 6.935 ; 6.935 ; 6.935 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.166 ; 6.166 ; 6.166 ; 6.166 ;
; debug[0]   ; data[1]     ; 5.857 ; 5.857 ; 5.857 ; 5.857 ;
; debug[0]   ; data[2]     ; 7.061 ; 7.061 ; 7.061 ; 7.061 ;
; debug[0]   ; data[3]     ; 6.768 ; 6.768 ; 6.768 ; 6.768 ;
; debug[0]   ; data[4]     ; 8.004 ; 8.004 ; 8.004 ; 8.004 ;
; debug[0]   ; data[5]     ; 5.937 ; 5.937 ; 5.937 ; 5.937 ;
; debug[0]   ; data[6]     ; 7.582 ; 7.582 ; 7.582 ; 7.582 ;
; debug[0]   ; data[7]     ; 7.281 ; 7.281 ; 7.281 ; 7.281 ;
; debug[0]   ; data[8]     ; 7.002 ; 7.002 ; 7.002 ; 7.002 ;
; debug[0]   ; data[9]     ; 7.172 ; 7.172 ; 7.172 ; 7.172 ;
; debug[0]   ; data[10]    ; 7.112 ; 7.112 ; 7.112 ; 7.112 ;
; debug[0]   ; data[11]    ; 7.022 ; 7.022 ; 7.022 ; 7.022 ;
; debug[0]   ; data[12]    ; 8.075 ; 8.075 ; 8.075 ; 8.075 ;
; debug[0]   ; data[13]    ; 7.091 ; 7.091 ; 7.091 ; 7.091 ;
; debug[0]   ; data[14]    ; 7.311 ; 7.311 ; 7.311 ; 7.311 ;
; debug[0]   ; data[15]    ; 7.186 ; 7.186 ; 7.186 ; 7.186 ;
; debug[0]   ; data[16]    ; 7.716 ; 7.716 ; 7.716 ; 7.716 ;
; debug[0]   ; data[17]    ; 7.083 ; 7.083 ; 7.083 ; 7.083 ;
; debug[0]   ; data[18]    ; 7.083 ; 7.083 ; 7.083 ; 7.083 ;
; debug[0]   ; data[19]    ; 6.814 ; 6.814 ; 6.814 ; 6.814 ;
; debug[0]   ; data[20]    ; 7.323 ; 7.323 ; 7.323 ; 7.323 ;
; debug[0]   ; data[21]    ; 6.763 ; 6.763 ; 6.763 ; 6.763 ;
; debug[0]   ; data[22]    ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; debug[0]   ; data[23]    ; 6.740 ; 6.740 ; 6.740 ; 6.740 ;
; debug[0]   ; data[24]    ; 6.669 ; 6.669 ; 6.669 ; 6.669 ;
; debug[0]   ; data[25]    ; 6.876 ; 6.876 ; 6.876 ; 6.876 ;
; debug[0]   ; data[26]    ; 7.173 ; 7.173 ; 7.173 ; 7.173 ;
; debug[0]   ; data[27]    ; 7.185 ; 7.185 ; 7.185 ; 7.185 ;
; debug[0]   ; data[28]    ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; debug[0]   ; data[29]    ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; debug[0]   ; data[30]    ; 6.811 ; 6.811 ; 6.811 ; 6.811 ;
; debug[0]   ; data[31]    ; 6.838 ; 6.838 ; 6.838 ; 6.838 ;
; debug[1]   ; data[0]     ; 5.679 ; 5.679 ; 5.679 ; 5.679 ;
; debug[1]   ; data[1]     ; 5.832 ; 5.832 ; 5.832 ; 5.832 ;
; debug[1]   ; data[2]     ; 6.016 ; 6.016 ; 6.016 ; 6.016 ;
; debug[1]   ; data[3]     ; 7.025 ; 7.025 ; 7.025 ; 7.025 ;
; debug[1]   ; data[4]     ; 7.565 ; 7.565 ; 7.565 ; 7.565 ;
; debug[1]   ; data[5]     ; 5.984 ; 5.984 ; 5.984 ; 5.984 ;
; debug[1]   ; data[6]     ; 6.454 ; 6.454 ; 6.454 ; 6.454 ;
; debug[1]   ; data[7]     ; 6.655 ; 6.655 ; 6.655 ; 6.655 ;
; debug[1]   ; data[8]     ; 6.234 ; 6.234 ; 6.234 ; 6.234 ;
; debug[1]   ; data[9]     ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; debug[1]   ; data[10]    ; 6.581 ; 6.581 ; 6.581 ; 6.581 ;
; debug[1]   ; data[11]    ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; debug[1]   ; data[12]    ; 6.796 ; 6.796 ; 6.796 ; 6.796 ;
; debug[1]   ; data[13]    ; 6.680 ; 6.680 ; 6.680 ; 6.680 ;
; debug[1]   ; data[14]    ; 6.290 ; 6.290 ; 6.290 ; 6.290 ;
; debug[1]   ; data[15]    ; 6.632 ; 6.632 ; 6.632 ; 6.632 ;
; debug[1]   ; data[16]    ; 6.244 ; 6.244 ; 6.244 ; 6.244 ;
; debug[1]   ; data[17]    ; 6.544 ; 6.544 ; 6.544 ; 6.544 ;
; debug[1]   ; data[18]    ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; debug[1]   ; data[19]    ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; debug[1]   ; data[20]    ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; debug[1]   ; data[21]    ; 6.753 ; 6.753 ; 6.753 ; 6.753 ;
; debug[1]   ; data[22]    ; 6.266 ; 6.266 ; 6.266 ; 6.266 ;
; debug[1]   ; data[23]    ; 7.080 ; 7.080 ; 7.080 ; 7.080 ;
; debug[1]   ; data[24]    ; 6.272 ; 6.272 ; 6.272 ; 6.272 ;
; debug[1]   ; data[25]    ; 7.055 ; 7.055 ; 7.055 ; 7.055 ;
; debug[1]   ; data[26]    ; 6.857 ; 6.857 ; 6.857 ; 6.857 ;
; debug[1]   ; data[27]    ; 6.585 ; 6.585 ; 6.585 ; 6.585 ;
; debug[1]   ; data[28]    ; 6.771 ; 6.771 ; 6.771 ; 6.771 ;
; debug[1]   ; data[29]    ; 6.904 ; 6.904 ; 6.904 ; 6.904 ;
; debug[1]   ; data[30]    ; 6.902 ; 6.902 ; 6.902 ; 6.902 ;
; debug[1]   ; data[31]    ; 6.935 ; 6.935 ; 6.935 ; 6.935 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -13.943   ; 0.244 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -13.943   ; 0.244 ; N/A      ; N/A     ; -1.627              ;
;  clk_rom         ; -2.142    ; 0.381 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -1915.89  ; 0.0   ; 0.0      ; 0.0     ; -1082.86            ;
;  clk             ; -1776.403 ; 0.000 ; N/A      ; N/A     ; -737.480            ;
;  clk_rom         ; -139.487  ; 0.000 ; N/A      ; N/A     ; -345.380            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.851 ; 1.851 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.458 ; 0.458 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 21.676 ; 21.676 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 17.453 ; 17.453 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 17.325 ; 17.325 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 19.415 ; 19.415 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 19.230 ; 19.230 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 19.749 ; 19.749 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 18.225 ; 18.225 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 19.631 ; 19.631 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 18.749 ; 18.749 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 19.495 ; 19.495 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 18.779 ; 18.779 ; Rise       ; clk             ;
;  data[10] ; clk        ; 20.237 ; 20.237 ; Rise       ; clk             ;
;  data[11] ; clk        ; 17.892 ; 17.892 ; Rise       ; clk             ;
;  data[12] ; clk        ; 21.676 ; 21.676 ; Rise       ; clk             ;
;  data[13] ; clk        ; 18.588 ; 18.588 ; Rise       ; clk             ;
;  data[14] ; clk        ; 18.517 ; 18.517 ; Rise       ; clk             ;
;  data[15] ; clk        ; 17.247 ; 17.247 ; Rise       ; clk             ;
;  data[16] ; clk        ; 18.644 ; 18.644 ; Rise       ; clk             ;
;  data[17] ; clk        ; 18.071 ; 18.071 ; Rise       ; clk             ;
;  data[18] ; clk        ; 18.274 ; 18.274 ; Rise       ; clk             ;
;  data[19] ; clk        ; 17.039 ; 17.039 ; Rise       ; clk             ;
;  data[20] ; clk        ; 18.396 ; 18.396 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.785 ; 18.785 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.917 ; 18.917 ; Rise       ; clk             ;
;  data[23] ; clk        ; 17.796 ; 17.796 ; Rise       ; clk             ;
;  data[24] ; clk        ; 17.595 ; 17.595 ; Rise       ; clk             ;
;  data[25] ; clk        ; 19.328 ; 19.328 ; Rise       ; clk             ;
;  data[26] ; clk        ; 19.576 ; 19.576 ; Rise       ; clk             ;
;  data[27] ; clk        ; 19.753 ; 19.753 ; Rise       ; clk             ;
;  data[28] ; clk        ; 18.209 ; 18.209 ; Rise       ; clk             ;
;  data[29] ; clk        ; 18.137 ; 18.137 ; Rise       ; clk             ;
;  data[30] ; clk        ; 19.202 ; 19.202 ; Rise       ; clk             ;
;  data[31] ; clk        ; 16.526 ; 16.526 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 13.951 ; 13.951 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.272 ; 11.272 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.410 ; 11.410 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.647 ; 12.647 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 11.806 ; 11.806 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 13.951 ; 13.951 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 12.189 ; 12.189 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 11.940 ; 11.940 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.605 ; 12.605 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.633 ; 11.633 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 12.156 ; 12.156 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 12.170 ; 12.170 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 11.365 ; 11.365 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.769 ; 12.769 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.853 ; 11.853 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.726 ; 11.726 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.811 ; 11.811 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.713 ; 11.713 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.514 ; 11.514 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 12.727 ; 12.727 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.316 ; 11.316 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.558 ; 11.558 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.316 ; 11.316 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.726 ; 11.726 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.323 ; 11.323 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.044 ; 12.044 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 12.172 ; 12.172 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.659 ; 11.659 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 12.312 ; 12.312 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.916 ; 11.916 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.006 ; 11.006 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.882 ; 11.882 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.251 ; 12.251 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.437 ; 4.437 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 4.718 ; 4.718 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 4.895 ; 4.895 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 4.783 ; 4.783 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 5.138 ; 5.138 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 5.440 ; 5.440 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 4.775 ; 4.775 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.998 ; 4.998 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 5.168 ; 5.168 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.659 ; 4.659 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 5.341 ; 5.341 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.787 ; 4.787 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.936 ; 4.936 ; Rise       ; clk             ;
;  data[12] ; clk        ; 5.434 ; 5.434 ; Rise       ; clk             ;
;  data[13] ; clk        ; 5.173 ; 5.173 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.681 ; 4.681 ; Rise       ; clk             ;
;  data[15] ; clk        ; 4.969 ; 4.969 ; Rise       ; clk             ;
;  data[16] ; clk        ; 4.437 ; 4.437 ; Rise       ; clk             ;
;  data[17] ; clk        ; 4.870 ; 4.870 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.867 ; 4.867 ; Rise       ; clk             ;
;  data[19] ; clk        ; 5.018 ; 5.018 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.477 ; 4.477 ; Rise       ; clk             ;
;  data[21] ; clk        ; 5.038 ; 5.038 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.836 ; 4.836 ; Rise       ; clk             ;
;  data[23] ; clk        ; 5.013 ; 5.013 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.666 ; 4.666 ; Rise       ; clk             ;
;  data[25] ; clk        ; 5.332 ; 5.332 ; Rise       ; clk             ;
;  data[26] ; clk        ; 5.215 ; 5.215 ; Rise       ; clk             ;
;  data[27] ; clk        ; 5.118 ; 5.118 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.759 ; 4.759 ; Rise       ; clk             ;
;  data[29] ; clk        ; 5.130 ; 5.130 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.805 ; 4.805 ; Rise       ; clk             ;
;  data[31] ; clk        ; 4.824 ; 4.824 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.306 ; 6.306 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.445 ; 6.445 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.483 ; 6.483 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 7.042 ; 7.042 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.720 ; 6.720 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 7.831 ; 7.831 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.857 ; 6.857 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.758 ; 6.758 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 7.068 ; 7.068 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.648 ; 6.648 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.889 ; 6.889 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.913 ; 6.913 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.552 ; 6.552 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 7.121 ; 7.121 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.747 ; 6.747 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.710 ; 6.710 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.778 ; 6.778 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.684 ; 6.684 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.582 ; 6.582 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 7.142 ; 7.142 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.507 ; 6.507 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.608 ; 6.608 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.460 ; 6.460 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.697 ; 6.697 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.498 ; 6.498 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.821 ; 6.821 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.888 ; 6.888 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.677 ; 6.677 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.970 ; 6.970 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.714 ; 6.714 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.306 ; 6.306 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.761 ; 6.761 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.918 ; 6.918 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.359 ; 11.359 ; 11.359 ; 11.359 ;
; debug[0]   ; data[1]     ; 11.031 ; 11.031 ; 11.031 ; 11.031 ;
; debug[0]   ; data[2]     ; 13.068 ; 13.068 ; 13.068 ; 13.068 ;
; debug[0]   ; data[3]     ; 12.646 ; 12.646 ; 12.646 ; 12.646 ;
; debug[0]   ; data[4]     ; 14.683 ; 14.683 ; 14.683 ; 14.683 ;
; debug[0]   ; data[5]     ; 11.043 ; 11.043 ; 11.043 ; 11.043 ;
; debug[0]   ; data[6]     ; 14.068 ; 14.068 ; 14.068 ; 14.068 ;
; debug[0]   ; data[7]     ; 14.118 ; 14.118 ; 14.118 ; 14.118 ;
; debug[0]   ; data[8]     ; 12.831 ; 12.831 ; 12.831 ; 12.831 ;
; debug[0]   ; data[9]     ; 14.031 ; 14.031 ; 14.031 ; 14.031 ;
; debug[0]   ; data[10]    ; 13.135 ; 13.135 ; 13.135 ; 13.135 ;
; debug[0]   ; data[11]    ; 12.967 ; 12.967 ; 12.967 ; 12.967 ;
; debug[0]   ; data[12]    ; 15.225 ; 15.225 ; 15.225 ; 15.225 ;
; debug[0]   ; data[13]    ; 13.392 ; 13.392 ; 13.392 ; 13.392 ;
; debug[0]   ; data[14]    ; 13.540 ; 13.540 ; 13.540 ; 13.540 ;
; debug[0]   ; data[15]    ; 13.819 ; 13.819 ; 13.819 ; 13.819 ;
; debug[0]   ; data[16]    ; 14.370 ; 14.370 ; 14.370 ; 14.370 ;
; debug[0]   ; data[17]    ; 13.041 ; 13.041 ; 13.041 ; 13.041 ;
; debug[0]   ; data[18]    ; 13.161 ; 13.161 ; 13.161 ; 13.161 ;
; debug[0]   ; data[19]    ; 12.708 ; 12.708 ; 12.708 ; 12.708 ;
; debug[0]   ; data[20]    ; 13.620 ; 13.620 ; 13.620 ; 13.620 ;
; debug[0]   ; data[21]    ; 13.507 ; 13.507 ; 13.507 ; 13.507 ;
; debug[0]   ; data[22]    ; 12.485 ; 12.485 ; 12.485 ; 12.485 ;
; debug[0]   ; data[23]    ; 12.614 ; 12.614 ; 12.614 ; 12.614 ;
; debug[0]   ; data[24]    ; 12.307 ; 12.307 ; 12.307 ; 12.307 ;
; debug[0]   ; data[25]    ; 12.989 ; 12.989 ; 12.989 ; 12.989 ;
; debug[0]   ; data[26]    ; 13.140 ; 13.140 ; 13.140 ; 13.140 ;
; debug[0]   ; data[27]    ; 13.577 ; 13.577 ; 13.577 ; 13.577 ;
; debug[0]   ; data[28]    ; 12.277 ; 12.277 ; 12.277 ; 12.277 ;
; debug[0]   ; data[29]    ; 11.678 ; 11.678 ; 11.678 ; 11.678 ;
; debug[0]   ; data[30]    ; 12.567 ; 12.567 ; 12.567 ; 12.567 ;
; debug[0]   ; data[31]    ; 12.958 ; 12.958 ; 12.958 ; 12.958 ;
; debug[1]   ; data[0]     ; 10.902 ; 10.902 ; 10.902 ; 10.902 ;
; debug[1]   ; data[1]     ; 10.570 ; 10.570 ; 10.570 ; 10.570 ;
; debug[1]   ; data[2]     ; 13.581 ; 13.581 ; 13.581 ; 13.581 ;
; debug[1]   ; data[3]     ; 12.996 ; 12.996 ; 12.996 ; 12.996 ;
; debug[1]   ; data[4]     ; 14.832 ; 14.832 ; 14.832 ; 14.832 ;
; debug[1]   ; data[5]     ; 10.901 ; 10.901 ; 10.901 ; 10.901 ;
; debug[1]   ; data[6]     ; 14.041 ; 14.041 ; 14.041 ; 14.041 ;
; debug[1]   ; data[7]     ; 12.279 ; 12.279 ; 12.279 ; 12.279 ;
; debug[1]   ; data[8]     ; 11.771 ; 11.771 ; 11.771 ; 11.771 ;
; debug[1]   ; data[9]     ; 12.332 ; 12.332 ; 12.332 ; 12.332 ;
; debug[1]   ; data[10]    ; 12.531 ; 12.531 ; 12.531 ; 12.531 ;
; debug[1]   ; data[11]    ; 11.450 ; 11.450 ; 11.450 ; 11.450 ;
; debug[1]   ; data[12]    ; 15.674 ; 15.674 ; 15.674 ; 15.674 ;
; debug[1]   ; data[13]    ; 12.279 ; 12.279 ; 12.279 ; 12.279 ;
; debug[1]   ; data[14]    ; 13.543 ; 13.543 ; 13.543 ; 13.543 ;
; debug[1]   ; data[15]    ; 12.120 ; 12.120 ; 12.120 ; 12.120 ;
; debug[1]   ; data[16]    ; 13.252 ; 13.252 ; 13.252 ; 13.252 ;
; debug[1]   ; data[17]    ; 11.944 ; 11.944 ; 11.944 ; 11.944 ;
; debug[1]   ; data[18]    ; 13.389 ; 13.389 ; 13.389 ; 13.389 ;
; debug[1]   ; data[19]    ; 11.176 ; 11.176 ; 11.176 ; 11.176 ;
; debug[1]   ; data[20]    ; 12.736 ; 12.736 ; 12.736 ; 12.736 ;
; debug[1]   ; data[21]    ; 12.547 ; 12.547 ; 12.547 ; 12.547 ;
; debug[1]   ; data[22]    ; 12.027 ; 12.027 ; 12.027 ; 12.027 ;
; debug[1]   ; data[23]    ; 13.142 ; 13.142 ; 13.142 ; 13.142 ;
; debug[1]   ; data[24]    ; 11.996 ; 11.996 ; 11.996 ; 11.996 ;
; debug[1]   ; data[25]    ; 13.071 ; 13.071 ; 13.071 ; 13.071 ;
; debug[1]   ; data[26]    ; 13.229 ; 13.229 ; 13.229 ; 13.229 ;
; debug[1]   ; data[27]    ; 12.048 ; 12.048 ; 12.048 ; 12.048 ;
; debug[1]   ; data[28]    ; 13.431 ; 13.431 ; 13.431 ; 13.431 ;
; debug[1]   ; data[29]    ; 12.830 ; 12.830 ; 12.830 ; 12.830 ;
; debug[1]   ; data[30]    ; 14.066 ; 14.066 ; 14.066 ; 14.066 ;
; debug[1]   ; data[31]    ; 12.839 ; 12.839 ; 12.839 ; 12.839 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.166 ; 6.166 ; 6.166 ; 6.166 ;
; debug[0]   ; data[1]     ; 5.857 ; 5.857 ; 5.857 ; 5.857 ;
; debug[0]   ; data[2]     ; 7.061 ; 7.061 ; 7.061 ; 7.061 ;
; debug[0]   ; data[3]     ; 6.768 ; 6.768 ; 6.768 ; 6.768 ;
; debug[0]   ; data[4]     ; 8.004 ; 8.004 ; 8.004 ; 8.004 ;
; debug[0]   ; data[5]     ; 5.937 ; 5.937 ; 5.937 ; 5.937 ;
; debug[0]   ; data[6]     ; 7.582 ; 7.582 ; 7.582 ; 7.582 ;
; debug[0]   ; data[7]     ; 7.281 ; 7.281 ; 7.281 ; 7.281 ;
; debug[0]   ; data[8]     ; 7.002 ; 7.002 ; 7.002 ; 7.002 ;
; debug[0]   ; data[9]     ; 7.172 ; 7.172 ; 7.172 ; 7.172 ;
; debug[0]   ; data[10]    ; 7.112 ; 7.112 ; 7.112 ; 7.112 ;
; debug[0]   ; data[11]    ; 7.022 ; 7.022 ; 7.022 ; 7.022 ;
; debug[0]   ; data[12]    ; 8.075 ; 8.075 ; 8.075 ; 8.075 ;
; debug[0]   ; data[13]    ; 7.091 ; 7.091 ; 7.091 ; 7.091 ;
; debug[0]   ; data[14]    ; 7.311 ; 7.311 ; 7.311 ; 7.311 ;
; debug[0]   ; data[15]    ; 7.186 ; 7.186 ; 7.186 ; 7.186 ;
; debug[0]   ; data[16]    ; 7.716 ; 7.716 ; 7.716 ; 7.716 ;
; debug[0]   ; data[17]    ; 7.083 ; 7.083 ; 7.083 ; 7.083 ;
; debug[0]   ; data[18]    ; 7.083 ; 7.083 ; 7.083 ; 7.083 ;
; debug[0]   ; data[19]    ; 6.814 ; 6.814 ; 6.814 ; 6.814 ;
; debug[0]   ; data[20]    ; 7.323 ; 7.323 ; 7.323 ; 7.323 ;
; debug[0]   ; data[21]    ; 6.763 ; 6.763 ; 6.763 ; 6.763 ;
; debug[0]   ; data[22]    ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; debug[0]   ; data[23]    ; 6.740 ; 6.740 ; 6.740 ; 6.740 ;
; debug[0]   ; data[24]    ; 6.669 ; 6.669 ; 6.669 ; 6.669 ;
; debug[0]   ; data[25]    ; 6.876 ; 6.876 ; 6.876 ; 6.876 ;
; debug[0]   ; data[26]    ; 7.173 ; 7.173 ; 7.173 ; 7.173 ;
; debug[0]   ; data[27]    ; 7.185 ; 7.185 ; 7.185 ; 7.185 ;
; debug[0]   ; data[28]    ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; debug[0]   ; data[29]    ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; debug[0]   ; data[30]    ; 6.811 ; 6.811 ; 6.811 ; 6.811 ;
; debug[0]   ; data[31]    ; 6.838 ; 6.838 ; 6.838 ; 6.838 ;
; debug[1]   ; data[0]     ; 5.679 ; 5.679 ; 5.679 ; 5.679 ;
; debug[1]   ; data[1]     ; 5.832 ; 5.832 ; 5.832 ; 5.832 ;
; debug[1]   ; data[2]     ; 6.016 ; 6.016 ; 6.016 ; 6.016 ;
; debug[1]   ; data[3]     ; 7.025 ; 7.025 ; 7.025 ; 7.025 ;
; debug[1]   ; data[4]     ; 7.565 ; 7.565 ; 7.565 ; 7.565 ;
; debug[1]   ; data[5]     ; 5.984 ; 5.984 ; 5.984 ; 5.984 ;
; debug[1]   ; data[6]     ; 6.454 ; 6.454 ; 6.454 ; 6.454 ;
; debug[1]   ; data[7]     ; 6.655 ; 6.655 ; 6.655 ; 6.655 ;
; debug[1]   ; data[8]     ; 6.234 ; 6.234 ; 6.234 ; 6.234 ;
; debug[1]   ; data[9]     ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; debug[1]   ; data[10]    ; 6.581 ; 6.581 ; 6.581 ; 6.581 ;
; debug[1]   ; data[11]    ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; debug[1]   ; data[12]    ; 6.796 ; 6.796 ; 6.796 ; 6.796 ;
; debug[1]   ; data[13]    ; 6.680 ; 6.680 ; 6.680 ; 6.680 ;
; debug[1]   ; data[14]    ; 6.290 ; 6.290 ; 6.290 ; 6.290 ;
; debug[1]   ; data[15]    ; 6.632 ; 6.632 ; 6.632 ; 6.632 ;
; debug[1]   ; data[16]    ; 6.244 ; 6.244 ; 6.244 ; 6.244 ;
; debug[1]   ; data[17]    ; 6.544 ; 6.544 ; 6.544 ; 6.544 ;
; debug[1]   ; data[18]    ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; debug[1]   ; data[19]    ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; debug[1]   ; data[20]    ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; debug[1]   ; data[21]    ; 6.753 ; 6.753 ; 6.753 ; 6.753 ;
; debug[1]   ; data[22]    ; 6.266 ; 6.266 ; 6.266 ; 6.266 ;
; debug[1]   ; data[23]    ; 7.080 ; 7.080 ; 7.080 ; 7.080 ;
; debug[1]   ; data[24]    ; 6.272 ; 6.272 ; 6.272 ; 6.272 ;
; debug[1]   ; data[25]    ; 7.055 ; 7.055 ; 7.055 ; 7.055 ;
; debug[1]   ; data[26]    ; 6.857 ; 6.857 ; 6.857 ; 6.857 ;
; debug[1]   ; data[27]    ; 6.585 ; 6.585 ; 6.585 ; 6.585 ;
; debug[1]   ; data[28]    ; 6.771 ; 6.771 ; 6.771 ; 6.771 ;
; debug[1]   ; data[29]    ; 6.904 ; 6.904 ; 6.904 ; 6.904 ;
; debug[1]   ; data[30]    ; 6.902 ; 6.902 ; 6.902 ; 6.902 ;
; debug[1]   ; data[31]    ; 6.935 ; 6.935 ; 6.935 ; 6.935 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4073782  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 1314     ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 284      ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4073782  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 1314     ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 284      ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 114   ; 114  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 4084  ; 4084 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File mem_byenabled.qip not found
    Info (125063): set_global_assignment -name QIP_FILE mem_byenabled.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec  8 21:18:23 2018
Info: Command: quartus_sta mips_multi -c mips_multi
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips_multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_rom clk_rom
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -13.943
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.943     -1776.403 clk 
    Info (332119):    -2.142      -139.487 clk_rom 
Info (332146): Worst-case hold slack is 0.529
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.529         0.000 clk 
    Info (332119):     0.906         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -345.380 clk_rom 
    Info (332119):    -1.627      -737.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.801
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.801      -727.502 clk 
    Info (332119):    -1.460       -53.778 clk_rom 
Info (332146): Worst-case hold slack is 0.244
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.244         0.000 clk 
    Info (332119):     0.381         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -345.380 clk_rom 
    Info (332119):    -1.627      -737.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Sat Dec  8 21:18:24 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


