# Verilog_Vivado
### univ. assignment about logic gates (verilog with vivado)
