<root><simulation><result_generated_time />2023-05-12 16:19:41<layer><layer_spec />{'B': 1, 'K': 64, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 58, 'IX': 58, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 36864, 'I': 215296, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 536.9607609988109, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />72/86</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [12, 1, 1], 'I': [768, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OX', 8), ('OY', 4)]], [[('FY', 3), ('C', 4)], []], [], []]<I />[[], [[('FY', 3), ('OY', 2), ('C', 4)], [('OX', 8), ('OY', 4)]], [], []]<O />[[[('FY', 3), ('C', 4)], []], [[('OY', 2)], [('OX', 8), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 64)], [('C', 2), ('FX', 3), ('C', 8), ('OX', 7), ('OY', 7)], []]<I />[[('K', 64), ('C', 2), ('FX', 3), ('C', 8)], [('OX', 7), ('OY', 7)], []]<O />[[('K', 64), ('C', 2), ('FX', 3), ('C', 8)], [('OX', 7), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [64.0, 1, 49, 1], 'I': [2.4, 185.38, 1.21, 1.0], 'O': [12.0, 48, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, True, False, False]<used_mem_size_bit />{'W': [512, 294912, 294912], 'I': [384, 1722368, 1722368], 'O': [512, 1605632, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [1.0, 0.01, 0.0], 'I': [0.75, 0.05, 0.0], 'O': [1.0, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.11, 0.0], 'I': [0.75, 0.11, 0.0], 'O': [1.0, 0.11, 0.0]}<effective_mem_size_bit />{'W': [8, 294912, 294912], 'I': [48, 1722368, 1722368], 'O': [512, 229376, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 229376, 1605632]}<total_unit_count />{'W': [768, 12, 1, 1], 'I': [768, 768, 1, 1], 'O': [768, 64, 1, 1]}<unique_unit_count />{'W': [12, 12, 1, 1], 'I': [320, 320, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [64.0, 1.0, 1.0, 1.0], 'I': [2.4, 2.4, 1.0, 1.0], 'O': [12.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1806336, 1806336], [1806336, 36864], [36864, 0]]<I />[[1806335, 623616], [259840, 215296], [215296, 0]]<O />[[(9433088, 9633792), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(9433088, 9633792), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[225792, 225792], [28224, 576], [144, 0]]<I />[[225792, 77952], [4060, 3364], [841, 0]]<O />[[(1179136, 1204224), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([1179136, 1204224], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />38535168</mac_count></basic_info><energy><total_energy />254648238.7<mem_energy_breakdown><W />[158.2, 3024.9, 191.8]<I />[104.3, 740.0, 1120.1]<O />[843.7, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />1926758.4<total />254640390.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7308<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.9744<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />154480<latency_cycle_without_data_loading />150528<ideal_computing_cycle />150528<data_loading><load_cycle_total />3952<load_cycle_individual />{'W': [12, 576, 0], 'I': [240, 3364, 0]}<load_cycle_combined />{'W': 576, 'I': 3364}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-150527], [-131656, -122252], [-150528, -150528]], 'I': [[-150527], [-147168, -135936], [-150528, -150528]], 'O': [[-150528], [-2744, 0], [-147392, -149744]]}<mem_stall_cycle_shared />{'W': [[-150527], [-131656, 0], [0, 0]], 'I': [[-150527], [-147168, 0], [0, 0]], 'O': [[-150528], [-2744, 0], [-147392, -149744]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 294912, 294912], 'I': [384, 1722368, 1722368], 'O': [512, 1605632, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [6144, 294912, 294912], 'I': [122880, 1722368, 1722368], 'O': [32768, 1605632, 1605632]}<loop_cycles_each_level />{'W': [64, 150528, 150528], 'I': [3072, 150528, 150528], 'O': [3072, 150528, 150528]}<top_ir_loop_size />{'W': [1, 49, 1], 'I': [1, 1, 1], 'O': [48, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [96.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.1], [40.0, 11.4], [11.4, 11.4]], 'O': [[8.0, 0.2], [10.7, 10.7], [10.7, 10.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [96.0, 96.0], [96.0, 2.0]], 'I': [[8.0, 0.1], [40.0, 11.4], [11.4, 11.4]], 'O': [[8.0, 8.0], [512.0, 10.7], [10.7, 10.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [96.0, 2.0], [2.0, 0]], 'I': [[8.0, 0.1], [40.0, 11.4], [11.4, 0]], 'O': [[8.0, 8.0], [512.0, 10.7], [10.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [146.7, 525.4], [13.4, 10.7]], 'I': [[8.0, 0.1], [146.7, 525.4], [13.4, 10.7]], 'O': [[8.0, 8.0], [146.7, 525.4], [13.4, 10.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 150528], [64, 64, 2352], [150528, 150528, 1]], 'I': [[1, 1, 150528], [3072, 3072, 49], [150528, 150528, 1]], 'O': [[1, 1, 150528], [64, 3072, 49], [150528, 150528, 1]]}<trans_time_real />{'W': [[0, 1, 150528], [[8, 64, 2352], [12, 64, 2352]], [[576, 150528, 1], [144, 150528, 1]]], 'I': [[0, 1, 150528], [[6, 3072, 49], [240, 3072, 49]], [[3364, 150528, 1], [841, 150528, 1]]], 'O': [[0, 1, 150528], [[8, 3072, 49], [64, 3072, 49]], [[3136, 150528, 1], [784, 150528, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -52], [-149952, -150384]], 'I': [[-1], [-3066, -2832], [-147164, -149687]], 'O': [[-1], [-56, 0], [-147392, -149744]]}<single_stall_count />{'W': [150527, 2351, 0], 'I': [150527, 48, 0], 'O': [150528, 49, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [28212, 0], 'I': [11520, 0], 'O': [3136, 3136]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-110796, -150528], [-147392, -147392]], 1: [[-150528, -150528], [-147392, -150528]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />2</simulation></root>